{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610967774018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610967774018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 18 12:02:53 2021 " "Processing started: Mon Jan 18 12:02:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610967774018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967774018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=off --write_settings_files=off ZXNext -c ZXNext " "Command: quartus_map --read_settings_files=off --write_settings_files=off ZXNext -c ZXNext" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967774019 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967775103 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1610967775177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "rtl/pll.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967787944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "rtl/pll/pll_0002.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967787947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi " "Found entity 1: pll_hdmi" {  } { { "sys/pll_hdmi.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967787950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_hdmi/pll_hdmi_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_hdmi/pll_hdmi_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_0002 " "Found entity 1: pll_hdmi_0002" {  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967787953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_cfg " "Found entity 1: pll_cfg" {  } { { "sys/pll_cfg.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967787956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_cfg/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "sys/pll_cfg/altera_pll_reconfig_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967787962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967787967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967787969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967787969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file sys/pll_cfg/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787970 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787970 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787970 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787970 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787970 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967787970 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer sys/pll_cfg/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"sys/pll_cfg/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "sys/pll_cfg/altera_std_synchronizer.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1610967787973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_cfg/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "sys/pll_cfg/altera_std_synchronizer.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967787973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sd_miso SD_MISO sys_top.v(141) " "Verilog HDL Declaration information at sys_top.v(141): object \"sd_miso\" differs only in case from object \"SD_MISO\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967787980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_USER btn_user sys_top.v(98) " "Verilog HDL Declaration information at sys_top.v(98): object \"BTN_USER\" differs only in case from object \"btn_user\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967787980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_OSD btn_osd sys_top.v(99) " "Verilog HDL Declaration information at sys_top.v(99): object \"BTN_OSD\" differs only in case from object \"btn_osd\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967787980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HDMI_TX_CLK hdmi_tx_clk sys_top.v(43) " "Verilog HDL Declaration information at sys_top.v(43): object \"HDMI_TX_CLK\" differs only in case from object \"hdmi_tx_clk\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967787980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDIO_L audio_l sys_top.v(85) " "Verilog HDL Declaration information at sys_top.v(85): object \"AUDIO_L\" differs only in case from object \"audio_l\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967787981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDIO_R audio_r sys_top.v(86) " "Verilog HDL Declaration information at sys_top.v(86): object \"AUDIO_R\" differs only in case from object \"audio_r\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967787981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED_USER led_user sys_top.v(95) " "Verilog HDL Declaration information at sys_top.v(95): object \"LED_USER\" differs only in case from object \"led_user\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967787981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED_POWER led_power sys_top.v(97) " "Verilog HDL Declaration information at sys_top.v(97): object \"LED_POWER\" differs only in case from object \"led_power\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967787981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sys_top.v 4 4 " "Found 4 design units, including 4 entities, in source file sys/sys_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_top " "Found entity 1: sys_top" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787982 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_fix " "Found entity 2: sync_fix" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787982 ""} { "Info" "ISGN_ENTITY_NAME" "3 aud_mix_top " "Found entity 3: aud_mix_top" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787982 ""} { "Info" "ISGN_ENTITY_NAME" "4 csync " "Found entity 4: csync" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967787982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967787982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/ascal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys/ascal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascal-rtl " "Found design unit 1: ascal-rtl" {  } { { "sys/ascal.vhd" "" { Text "C:/github/ZXnext_MiSTer/sys/ascal.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788615 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascal " "Found entity 1: ascal" {  } { { "sys/ascal.vhd" "" { Text "C:/github/ZXnext_MiSTer/sys/ascal.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_hdmi_adj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys/pll_hdmi_adj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_hdmi_adj-rtl " "Found design unit 1: pll_hdmi_adj-rtl" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi_adj.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788617 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_adj " "Found entity 1: pll_hdmi_adj" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi_adj.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a hq2x.sv(304) " "Verilog HDL Declaration information at hq2x.sv(304): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967788620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b hq2x.sv(305) " "Verilog HDL Declaration information at hq2x.sv(305): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967788620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d hq2x.sv(306) " "Verilog HDL Declaration information at hq2x.sv(306): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967788620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e hq2x.sv(303) " "Verilog HDL Declaration information at hq2x.sv(303): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967788620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h hq2x.sv(308) " "Verilog HDL Declaration information at hq2x.sv(308): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967788620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f hq2x.sv(307) " "Verilog HDL Declaration information at hq2x.sv(307): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967788621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/hq2x.sv 5 5 " "Found 5 design units, including 5 entities, in source file sys/hq2x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hq2x " "Found entity 1: Hq2x" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788621 ""} { "Info" "ISGN_ENTITY_NAME" "2 hq2x_in " "Found entity 2: hq2x_in" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788621 ""} { "Info" "ISGN_ENTITY_NAME" "3 hq2x_buf " "Found entity 3: hq2x_buf" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788621 ""} { "Info" "ISGN_ENTITY_NAME" "4 DiffCheck " "Found entity 4: DiffCheck" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788621 ""} { "Info" "ISGN_ENTITY_NAME" "5 Blend " "Found entity 5: Blend" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hq2x Hq2x scandoubler.v(29) " "Verilog HDL Declaration information at scandoubler.v(29): object \"hq2x\" differs only in case from object \"Hq2x\" in the same scope" {  } { { "sys/scandoubler.v" "" { Text "C:/github/ZXnext_MiSTer/sys/scandoubler.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967788623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/scandoubler.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scandoubler " "Found entity 1: scandoubler" {  } { { "sys/scandoubler.v" "" { Text "C:/github/ZXnext_MiSTer/sys/scandoubler.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/scanlines.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/scanlines.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanlines " "Found entity 1: scanlines" {  } { { "sys/scanlines.v" "" { Text "C:/github/ZXnext_MiSTer/sys/scanlines.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/video_cleaner.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/video_cleaner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_cleaner " "Found entity 1: video_cleaner" {  } { { "sys/video_cleaner.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/video_cleaner.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788629 ""} { "Info" "ISGN_ENTITY_NAME" "2 s_fix " "Found entity 2: s_fix" {  } { { "sys/video_cleaner.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/video_cleaner.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/gamma_corr.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/gamma_corr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gamma_corr " "Found entity 1: gamma_corr" {  } { { "sys/gamma_corr.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/gamma_corr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788631 ""} { "Info" "ISGN_ENTITY_NAME" "2 gamma_fast " "Found entity 2: gamma_fast" {  } { { "sys/gamma_corr.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/gamma_corr.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788631 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "12161 sys/video_mixer.sv(22) " "Verilog HDL or VHDL warning at sys/video_mixer.sv(22): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 12161." {  } { { "sys/video_mixer.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/video_mixer.sv" 22 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1610967788633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/video_mixer.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/video_mixer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_mixer " "Found entity 1: video_mixer" {  } { { "sys/video_mixer.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/video_mixer.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/arcade_video.v 3 3 " "Found 3 design units, including 3 entities, in source file sys/arcade_video.v" { { "Info" "ISGN_ENTITY_NAME" "1 arcade_video " "Found entity 1: arcade_video" {  } { { "sys/arcade_video.v" "" { Text "C:/github/ZXnext_MiSTer/sys/arcade_video.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788637 ""} { "Info" "ISGN_ENTITY_NAME" "2 arcade_vga " "Found entity 2: arcade_vga" {  } { { "sys/arcade_video.v" "" { Text "C:/github/ZXnext_MiSTer/sys/arcade_video.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788637 ""} { "Info" "ISGN_ENTITY_NAME" "3 screen_rotate " "Found entity 3: screen_rotate" {  } { { "sys/arcade_video.v" "" { Text "C:/github/ZXnext_MiSTer/sys/arcade_video.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/osd.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "sys/osd.v" "" { Text "C:/github/ZXnext_MiSTer/sys/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/vga_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/vga_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_out " "Found entity 1: vga_out" {  } { { "sys/vga_out.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/vga_out.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "sys/i2c.v" "" { Text "C:/github/ZXnext_MiSTer/sys/i2c.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/alsa.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/alsa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alsa " "Found entity 1: alsa" {  } { { "sys/alsa.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/alsa.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/i2s.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/i2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "sys/i2s.v" "" { Text "C:/github/ZXnext_MiSTer/sys/i2s.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/spdif.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/spdif.v" { { "Info" "ISGN_ENTITY_NAME" "1 spdif " "Found entity 1: spdif" {  } { { "sys/spdif.v" "" { Text "C:/github/ZXnext_MiSTer/sys/spdif.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788652 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_out.v(38) " "Verilog HDL information at audio_out.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "sys/audio_out.v" "" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1610967788654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/audio_out.v 2 2 " "Found 2 design units, including 2 entities, in source file sys/audio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_out " "Found entity 1: audio_out" {  } { { "sys/audio_out.v" "" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788655 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpf_aud " "Found entity 2: lpf_aud" {  } { { "sys/audio_out.v" "" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/ltc2308.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/ltc2308.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc2308 " "Found entity 1: ltc2308" {  } { { "sys/ltc2308.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/ltc2308.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788657 ""} { "Info" "ISGN_ENTITY_NAME" "2 ltc2308_tape " "Found entity 2: ltc2308_tape" {  } { { "sys/ltc2308.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/ltc2308.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sigma_delta_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/sigma_delta_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma_delta_dac " "Found entity 1: sigma_delta_dac" {  } { { "sys/sigma_delta_dac.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sigma_delta_dac.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/hdmi_config.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/hdmi_config.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_config " "Found entity 1: hdmi_config" {  } { { "sys/hdmi_config.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hdmi_config.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/mcp23009.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/mcp23009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcp23009 " "Found entity 1: mcp23009" {  } { { "sys/mcp23009.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/mcp23009.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/ddr_svc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/ddr_svc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_svc " "Found entity 1: ddr_svc" {  } { { "sys/ddr_svc.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/ddr_svc.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sysmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/sysmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sysmem_lite " "Found entity 1: sysmem_lite" {  } { { "sys/sysmem.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/sysmem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788670 ""} { "Info" "ISGN_ENTITY_NAME" "2 sysmem_HPS_fpga_interfaces " "Found entity 2: sysmem_HPS_fpga_interfaces" {  } { { "sys/sysmem.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/sysmem.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sd_card.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/sd_card.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card " "Found entity 1: sd_card" {  } { { "sys/sd_card.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/sd_card.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788672 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdbuf " "Found entity 2: sdbuf" {  } { { "sys/sd_card.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/sd_card.sv" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/hps_io.v 3 3 " "Found 3 design units, including 3 entities, in source file sys/hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_io " "Found entity 1: hps_io" {  } { { "sys/hps_io.v" "" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788678 ""} { "Info" "ISGN_ENTITY_NAME" "2 ps2_device " "Found entity 2: ps2_device" {  } { { "sys/hps_io.v" "" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788678 ""} { "Info" "ISGN_ENTITY_NAME" "3 video_calc " "Found entity 3: video_calc" {  } { { "sys/hps_io.v" "" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset ZXNext.sv(29) " "Verilog HDL Declaration information at ZXNext.sv(29): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967788682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zxnext.sv 1 1 " "Found 1 design units, including 1 entities, in source file zxnext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 emu " "Found entity 1: emu" {  } { { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/ym2149.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/ym2149.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YM2149-RTL " "Found design unit 1: YM2149-RTL" {  } { { "rtl/audio/ym2149.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/ym2149.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788687 ""} { "Info" "ISGN_ENTITY_NAME" "1 YM2149 " "Found entity 1: YM2149" {  } { { "rtl/audio/ym2149.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/ym2149.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/turbosound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/turbosound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 turbosound-rtl " "Found design unit 1: turbosound-rtl" {  } { { "rtl/audio/turbosound.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/turbosound.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788691 ""} { "Info" "ISGN_ENTITY_NAME" "1 turbosound " "Found entity 1: turbosound" {  } { { "rtl/audio/turbosound.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/turbosound.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/soundrive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/soundrive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soundrive-rtl " "Found design unit 1: soundrive-rtl" {  } { { "rtl/audio/soundrive.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/soundrive.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788694 ""} { "Info" "ISGN_ENTITY_NAME" "1 soundrive " "Found entity 1: soundrive" {  } { { "rtl/audio/soundrive.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/soundrive.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Found design unit 1: pwm-rtl" {  } { { "rtl/audio/pwm.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/pwm.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788696 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "rtl/audio/pwm.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/pwm.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/i2s_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/i2s_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_transmitter-rtl " "Found design unit 1: i2s_transmitter-rtl" {  } { { "rtl/audio/i2s_transmitter.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s_transmitter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788698 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_transmitter " "Found entity 1: i2s_transmitter" {  } { { "rtl/audio/i2s_transmitter.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s_transmitter.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zx_i2s-rtl " "Found design unit 1: zx_i2s-rtl" {  } { { "rtl/audio/i2s.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788701 ""} { "Info" "ISGN_ENTITY_NAME" "1 zx_i2s " "Found entity 1: zx_i2s" {  } { { "rtl/audio/i2s.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac-rtl " "Found design unit 1: dac-rtl" {  } { { "rtl/audio/dac.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/dac.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788703 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "rtl/audio/dac.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/dac.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_mixer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/audio_mixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_mixer-rtl " "Found design unit 1: audio_mixer-rtl" {  } { { "rtl/audio/audio_mixer.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/audio_mixer.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788705 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_mixer " "Found entity 1: audio_mixer" {  } { { "rtl/audio/audio_mixer.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/audio_mixer.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/i2s/i2s_transmit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/i2s/i2s_transmit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_transmit-rtl " "Found design unit 1: i2s_transmit-rtl" {  } { { "rtl/audio/i2s/i2s_transmit.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_transmit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788707 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_transmit " "Found entity 1: i2s_transmit" {  } { { "rtl/audio/i2s/i2s_transmit.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_transmit.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/i2s/i2s_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/i2s/i2s_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_slave-rtl " "Found design unit 1: i2s_slave-rtl" {  } { { "rtl/audio/i2s/i2s_slave.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_slave.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788711 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_slave " "Found entity 1: i2s_slave" {  } { { "rtl/audio/i2s/i2s_slave.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_slave.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/i2s/i2s_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/i2s/i2s_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_receive-rtl " "Found design unit 1: i2s_receive-rtl" {  } { { "rtl/audio/i2s/i2s_receive.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_receive.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788713 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_receive " "Found entity 1: i2s_receive" {  } { { "rtl/audio/i2s/i2s_receive.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_receive.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/i2s/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/i2s/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-rtl " "Found design unit 1: i2s_master-rtl" {  } { { "rtl/audio/i2s/i2s_master.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_master.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788715 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "rtl/audio/i2s/i2s_master.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_master.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/dpram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ram/dpram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram2-rtl " "Found design unit 1: dpram2-rtl" {  } { { "rtl/ram/dpram2.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/dpram2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788735 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram2 " "Found entity 1: dpram2" {  } { { "rtl/ram/dpram2.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/dpram2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu/t80na.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/cpu/t80na.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80Na-rtl " "Found design unit 1: T80Na-rtl" {  } { { "rtl/cpu/t80na.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80na.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788738 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80Na " "Found entity 1: T80Na" {  } { { "rtl/cpu/t80na.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80na.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu/t80n_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file rtl/cpu/t80n_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z80N_pack " "Found design unit 1: Z80N_pack" {  } { { "rtl/cpu/t80n_pack.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_pack.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788740 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T80N_Pack " "Found design unit 2: T80N_Pack" {  } { { "rtl/cpu/t80n_pack.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_pack.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu/t80n_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/cpu/t80n_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80N_MCode-rtl " "Found design unit 1: T80N_MCode-rtl" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788746 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80N_MCode " "Found entity 1: T80N_MCode" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu/t80n_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/cpu/t80n_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80N_ALU-rtl " "Found design unit 1: T80N_ALU-rtl" {  } { { "rtl/cpu/t80n_alu.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_alu.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788748 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80N_ALU " "Found entity 1: T80N_ALU" {  } { { "rtl/cpu/t80n_alu.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_alu.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu/t80n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/cpu/t80n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80N-rtl " "Found design unit 1: T80N-rtl" {  } { { "rtl/cpu/t80n.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788776 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80N " "Found entity 1: T80N" {  } { { "rtl/cpu/t80n.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/device/multiface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/device/multiface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiface-rtl " "Found design unit 1: multiface-rtl" {  } { { "rtl/device/multiface.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/multiface.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788780 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiface " "Found entity 1: multiface" {  } { { "rtl/device/multiface.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/multiface.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/device/dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/device/dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80dma-z80dma_unit " "Found design unit 1: z80dma-z80dma_unit" {  } { { "rtl/device/dma.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/dma.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788783 ""} { "Info" "ISGN_ENTITY_NAME" "1 z80dma " "Found entity 1: z80dma" {  } { { "rtl/device/dma.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/dma.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/device/divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/device/divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-rtl " "Found design unit 1: divmmc-rtl" {  } { { "rtl/device/divmmc.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/divmmc.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788785 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "rtl/device/divmmc.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/divmmc.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/device/copper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/device/copper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 copper-rtl " "Found design unit 1: copper-rtl" {  } { { "rtl/device/copper.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/copper.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788787 ""} { "Info" "ISGN_ENTITY_NAME" "1 copper " "Found entity 1: copper" {  } { { "rtl/device/copper.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/copper.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/input/ps2_mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/input/ps2_mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse " "Found entity 1: ps2_mouse" {  } { { "rtl/input/ps2_mouse.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/ps2_mouse.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/input/membrane/membrane.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/input/membrane/membrane.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 membrane-rtl " "Found design unit 1: membrane-rtl" {  } { { "rtl/input/membrane/membrane.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/membrane/membrane.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788797 ""} { "Info" "ISGN_ENTITY_NAME" "1 membrane " "Found entity 1: membrane" {  } { { "rtl/input/membrane/membrane.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/membrane/membrane.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/input/membrane/emu_fnkeys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/input/membrane/emu_fnkeys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emu_fnkeys-rtl " "Found design unit 1: emu_fnkeys-rtl" {  } { { "rtl/input/membrane/emu_fnkeys.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/membrane/emu_fnkeys.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788801 ""} { "Info" "ISGN_ENTITY_NAME" "1 emu_fnkeys " "Found entity 1: emu_fnkeys" {  } { { "rtl/input/membrane/emu_fnkeys.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/membrane/emu_fnkeys.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/input/keyboard/ps2_keyb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/input/keyboard/ps2_keyb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyb-rtl " "Found design unit 1: ps2_keyb-rtl" {  } { { "rtl/input/keyboard/ps2_keyb.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/ps2_keyb.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788807 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyb " "Found entity 1: ps2_keyb" {  } { { "rtl/input/keyboard/ps2_keyb.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/ps2_keyb.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/input/keyboard/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/input/keyboard/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "rtl/input/keyboard/ps2_iobase.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/ps2_iobase.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788813 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "rtl/input/keyboard/ps2_iobase.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/ps2_iobase.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/input/keyboard/keymaps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/input/keyboard/keymaps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keymaps-Behavior " "Found design unit 1: keymaps-Behavior" {  } { { "rtl/input/keyboard/keymaps.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/keymaps.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788818 ""} { "Info" "ISGN_ENTITY_NAME" "1 keymaps " "Found entity 1: keymaps" {  } { { "rtl/input/keyboard/keymaps.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/keymaps.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/misc/synchronize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/misc/synchronize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronize-rtl " "Found design unit 1: synchronize-rtl" {  } { { "rtl/misc/synchronize.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/synchronize.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788821 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronize " "Found entity 1: synchronize" {  } { { "rtl/misc/synchronize.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/synchronize.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/misc/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/misc/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-rtl " "Found design unit 1: debounce-rtl" {  } { { "rtl/misc/debounce.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/debounce.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788824 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "rtl/misc/debounce.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/debounce.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/misc/asymmetrical_debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/misc/asymmetrical_debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asymmetrical_debounce-rtl " "Found design unit 1: asymmetrical_debounce-rtl" {  } { { "rtl/misc/asymmetrical_debounce.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/asymmetrical_debounce.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788829 ""} { "Info" "ISGN_ENTITY_NAME" "1 asymmetrical_debounce " "Found entity 1: asymmetrical_debounce" {  } { { "rtl/misc/asymmetrical_debounce.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/asymmetrical_debounce.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/vga/scan_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/vga/scan_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scan_convert-RTL " "Found design unit 1: scan_convert-RTL" {  } { { "rtl/video/vga/scan_convert.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/vga/scan_convert.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788833 ""} { "Info" "ISGN_ENTITY_NAME" "1 scan_convert " "Found entity 1: scan_convert" {  } { { "rtl/video/vga/scan_convert.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/vga/scan_convert.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/zxula_timing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/zxula_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zxula_timing-Behavior " "Found design unit 1: zxula_timing-Behavior" {  } { { "rtl/video/zxula_timing.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/zxula_timing.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788837 ""} { "Info" "ISGN_ENTITY_NAME" "1 zxula_timing " "Found entity 1: zxula_timing" {  } { { "rtl/video/zxula_timing.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/zxula_timing.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/zxula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/zxula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zxula-rtl " "Found design unit 1: zxula-rtl" {  } { { "rtl/video/zxula.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/zxula.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788840 ""} { "Info" "ISGN_ENTITY_NAME" "1 zxula " "Found entity 1: zxula" {  } { { "rtl/video/zxula.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/zxula.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/tilemap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/tilemap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tilemap-rtl " "Found design unit 1: tilemap-rtl" {  } { { "rtl/video/tilemap.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/tilemap.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788869 ""} { "Info" "ISGN_ENTITY_NAME" "1 tilemap " "Found entity 1: tilemap" {  } { { "rtl/video/tilemap.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/tilemap.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/sprites.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/sprites.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprites-rtl " "Found design unit 1: sprites-rtl" {  } { { "rtl/video/sprites.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/sprites.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788878 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprites " "Found entity 1: sprites" {  } { { "rtl/video/sprites.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/sprites.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/lores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/lores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lores-rtl " "Found design unit 1: lores-rtl" {  } { { "rtl/video/lores.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/lores.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788882 ""} { "Info" "ISGN_ENTITY_NAME" "1 lores " "Found entity 1: lores" {  } { { "rtl/video/lores.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/lores.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/layer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/layer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer2-rtl " "Found design unit 1: layer2-rtl" {  } { { "rtl/video/layer2.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/layer2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788886 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer2 " "Found entity 1: layer2" {  } { { "rtl/video/layer2.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/layer2.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serial/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/serial/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "rtl/serial/uart.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/serial/uart.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788890 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rtl/serial/uart.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/serial/uart.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serial/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/serial/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "rtl/serial/spi_master.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/serial/spi_master.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788894 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "rtl/serial/spi_master.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/serial/spi_master.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serial/fifop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/serial/fifop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifop-rtl " "Found design unit 1: fifop-rtl" {  } { { "rtl/serial/fifop.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/serial/fifop.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788897 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifop " "Found entity 1: fifop" {  } { { "rtl/serial/fifop.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/serial/fifop.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rom/bootrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/rom/bootrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bootrom-RTL " "Found design unit 1: bootrom-RTL" {  } { { "rtl/rom/bootrom.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/rom/bootrom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788906 ""} { "Info" "ISGN_ENTITY_NAME" "1 bootrom " "Found entity 1: bootrom" {  } { { "rtl/rom/bootrom.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/rom/bootrom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/tdpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ram/tdpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdpram-rtl " "Found design unit 1: tdpram-rtl" {  } { { "rtl/ram/tdpram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/tdpram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788910 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdpram " "Found entity 1: tdpram" {  } { { "rtl/ram/tdpram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/tdpram.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/spram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ram/spram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spram-rtl " "Found design unit 1: spram-rtl" {  } { { "rtl/ram/spram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/spram.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788912 ""} { "Info" "ISGN_ENTITY_NAME" "1 spram " "Found entity 1: spram" {  } { { "rtl/ram/spram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/spram.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/sdpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ram/sdpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdpram-rtl " "Found design unit 1: sdpram-rtl" {  } { { "rtl/ram/sdpram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sdpram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788914 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdpram " "Found entity 1: sdpram" {  } { { "rtl/ram/sdpram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sdpram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ram/dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-rtl " "Found design unit 1: dpram-rtl" {  } { { "rtl/ram/dpram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/dpram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788917 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "rtl/ram/dpram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/dpram.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mister_sRam " "Found entity 1: Mister_sRam" {  } { { "rtl/ram/sram.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/bufgmux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ram/bufgmux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFGMUX1-BUFGMUX1_V " "Found design unit 1: BUFGMUX1-BUFGMUX1_V" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788921 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFGMUX1 " "Found entity 1: BUFGMUX1" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/zxnext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/zxnext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zxnext-rtl " "Found design unit 1: zxnext-rtl" {  } { { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 226 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788948 ""} { "Info" "ISGN_ENTITY_NAME" "1 zxnext " "Found entity 1: zxnext" {  } { { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/zxnext_mister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/zxnext_mister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZXNEXT_Mister-rtl " "Found design unit 1: ZXNEXT_Mister-rtl" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 178 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788952 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZXNEXT_Mister " "Found entity 1: ZXNEXT_Mister" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/device/ctc_chan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/device/ctc_chan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctc_chan-rtl " "Found design unit 1: ctc_chan-rtl" {  } { { "rtl/device/ctc_chan.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/ctc_chan.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788955 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctc_chan " "Found entity 1: ctc_chan" {  } { { "rtl/device/ctc_chan.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/ctc_chan.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/device/ctc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/device/ctc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctc-rtl " "Found design unit 1: ctc-rtl" {  } { { "rtl/device/ctc.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/ctc.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788957 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctc " "Found entity 1: ctc" {  } { { "rtl/device/ctc.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/ctc.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/misc/compressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/misc/compressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compressor " "Found entity 1: compressor" {  } { { "rtl/misc/compressor.sv" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/compressor.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ds1307/ds1307.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ds1307/ds1307.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS1307 " "Found entity 1: DS1307" {  } { { "rtl/ds1307/DS1307.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/DS1307.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ds1307/i2cslave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ds1307/i2cslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cSlave " "Found entity 1: i2cSlave" {  } { { "rtl/ds1307/i2cSlave.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/i2cSlave.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ds1307/registerinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ds1307/registerinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerInterface " "Found entity 1: registerInterface" {  } { { "rtl/ds1307/registerInterface.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/registerInterface.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ds1307/serialinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ds1307/serialinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 serialInterface " "Found entity 1: serialInterface" {  } { { "rtl/ds1307/serialInterface.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/serialInterface.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967788981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967788981 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DS1307.v(121) " "Verilog HDL or VHDL warning at DS1307.v(121): conditional expression evaluates to a constant" {  } { { "rtl/ds1307/DS1307.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/DS1307.v" 121 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1610967789230 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DS1307.v(130) " "Verilog HDL or VHDL warning at DS1307.v(130): conditional expression evaluates to a constant" {  } { { "rtl/ds1307/DS1307.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/DS1307.v" 130 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1610967789230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sys_top " "Elaborating entity \"sys_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610967789715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcp23009 mcp23009:mcp23009 " "Elaborating entity \"mcp23009\" for hierarchy \"mcp23009:mcp23009\"" {  } { { "sys/sys_top.v" "mcp23009" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967789736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c mcp23009:mcp23009\|i2c:i2c " "Elaborating entity \"i2c\" for hierarchy \"mcp23009:mcp23009\|i2c:i2c\"" {  } { { "sys/mcp23009.sv" "i2c" { Text "C:/github/ZXnext_MiSTer/sys/mcp23009.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967789738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysmem_lite sysmem_lite:sysmem " "Elaborating entity \"sysmem_lite\" for hierarchy \"sysmem_lite:sysmem\"" {  } { { "sys/sys_top.v" "sysmem" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967789743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysmem_HPS_fpga_interfaces sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"sysmem_HPS_fpga_interfaces\" for hierarchy \"sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "sys/sysmem.sv" "fpga_interfaces" { Text "C:/github/ZXnext_MiSTer/sys/sysmem.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967789749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_svc ddr_svc:ddr_svc " "Elaborating entity \"ddr_svc\" for hierarchy \"ddr_svc:ddr_svc\"" {  } { { "sys/sys_top.v" "ddr_svc" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967789757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascal ascal:ascal " "Elaborating entity \"ascal\" for hierarchy \"ascal:ascal\"" {  } { { "sys/sys_top.v" "ascal" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967789762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Instantiated megafunction \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791615 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967791615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89q1 " "Found entity 1: altsyncram_89q1" {  } { { "db/altsyncram_89q1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_89q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967791674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967791674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_89q1 ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\|altsyncram_89q1:auto_generated " "Elaborating entity \"altsyncram_89q1\" for hierarchy \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\|altsyncram_89q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Elaborating entity \"altsyncram\" for hierarchy \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791692 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967791692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ccn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ccn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ccn1 " "Found entity 1: altsyncram_ccn1" {  } { { "db/altsyncram_ccn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ccn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967791762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967791762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ccn1 ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\|altsyncram_ccn1:auto_generated " "Elaborating entity \"altsyncram_ccn1\" for hierarchy \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\|altsyncram_ccn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_adj pll_hdmi_adj:pll_hdmi_adj " "Elaborating entity \"pll_hdmi_adj\" for hierarchy \"pll_hdmi_adj:pll_hdmi_adj\"" {  } { { "sys/sys_top.v" "pll_hdmi_adj" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi pll_hdmi:pll_hdmi " "Elaborating entity \"pll_hdmi\" for hierarchy \"pll_hdmi:pll_hdmi\"" {  } { { "sys/sys_top.v" "pll_hdmi" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_0002 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst " "Elaborating entity \"pll_hdmi_0002\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\"" {  } { { "sys/pll_hdmi.v" "pll_hdmi_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "altera_pll_i" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791857 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967791860 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967791861 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967791861 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1610967791861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 148.500000 MHz " "Parameter \"output_clock_frequency0\" = \"148.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 4 " "Parameter \"m_cnt_hi_div\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 4 " "Parameter \"m_cnt_lo_div\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 2 " "Parameter \"c_cnt_hi_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 1 " "Parameter \"c_cnt_lo_div0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 true " "Parameter \"c_cnt_bypass_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 4000 " "Parameter \"pll_bwctrl\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 445.499999 MHz " "Parameter \"pll_output_clk_frequency\" = \"445.499999 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 3908420153 " "Parameter \"pll_fractional_division\" = \"3908420153\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst true " "Parameter \"pll_slf_rst\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967791862 ""}  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967791862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791869 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791903 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791930 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967791934 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967791935 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967791935 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967791935 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cfg pll_cfg:pll_cfg " "Elaborating entity \"pll_cfg\" for hierarchy \"pll_cfg:pll_cfg\"" {  } { { "sys/sys_top.v" "pll_cfg" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\"" {  } { { "sys/pll_cfg.v" "pll_cfg_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791951 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967791970 "|sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1610967791970 "|sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1610967791970 "|sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "altera_std_synchronizer_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "self_reset_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967791996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_config hdmi_config:hdmi_config " "Elaborating entity \"hdmi_config\" for hierarchy \"hdmi_config:hdmi_config\"" {  } { { "sys/sys_top.v" "hdmi_config" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c hdmi_config:hdmi_config\|i2c:i2c_av " "Elaborating entity \"i2c\" for hierarchy \"hdmi_config:hdmi_config\|i2c:i2c_av\"" {  } { { "sys/hdmi_config.sv" "i2c_av" { Text "C:/github/ZXnext_MiSTer/sys/hdmi_config.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanlines scanlines:HDMI_scanlines " "Elaborating entity \"scanlines\" for hierarchy \"scanlines:HDMI_scanlines\"" {  } { { "sys/sys_top.v" "HDMI_scanlines" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd osd:hdmi_osd " "Elaborating entity \"osd\" for hierarchy \"osd:hdmi_osd\"" {  } { { "sys/sys_top.v" "hdmi_osd" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csync csync:csync_hdmi " "Elaborating entity \"csync\" for hierarchy \"csync:csync_hdmi\"" {  } { { "sys/sys_top.v" "csync_hdmi" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out altddio_out:hdmiclk_ddr " "Elaborating entity \"altddio_out\" for hierarchy \"altddio_out:hdmiclk_ddr\"" {  } { { "sys/sys_top.v" "hdmiclk_ddr" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altddio_out:hdmiclk_ddr " "Elaborated megafunction instantiation \"altddio_out:hdmiclk_ddr\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 994 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altddio_out:hdmiclk_ddr " "Instantiated megafunction \"altddio_out:hdmiclk_ddr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792053 ""}  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 994 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967792053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b2j " "Found entity 1: ddio_out_b2j" {  } { { "db/ddio_out_b2j.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/ddio_out_b2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967792102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b2j altddio_out:hdmiclk_ddr\|ddio_out_b2j:auto_generated " "Elaborating entity \"ddio_out_b2j\" for hierarchy \"altddio_out:hdmiclk_ddr\|ddio_out_b2j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanlines scanlines:VGA_scanlines " "Elaborating entity \"scanlines\" for hierarchy \"scanlines:VGA_scanlines\"" {  } { { "sys/sys_top.v" "VGA_scanlines" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_out vga_out:vga_out " "Elaborating entity \"vga_out\" for hierarchy \"vga_out:vga_out\"" {  } { { "sys/sys_top.v" "vga_out" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aud_mix_top aud_mix_top:audmix_l " "Elaborating entity \"aud_mix_top\" for hierarchy \"aud_mix_top:audmix_l\"" {  } { { "sys/sys_top.v" "audmix_l" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_out audio_out:audio_out " "Elaborating entity \"audio_out\" for hierarchy \"audio_out:audio_out\"" {  } { { "sys/sys_top.v" "audio_out" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s audio_out:audio_out\|i2s:i2s " "Elaborating entity \"i2s\" for hierarchy \"audio_out:audio_out\|i2s:i2s\"" {  } { { "sys/audio_out.v" "i2s" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spdif audio_out:audio_out\|spdif:toslink " "Elaborating entity \"spdif\" for hierarchy \"audio_out:audio_out\|spdif:toslink\"" {  } { { "sys/audio_out.v" "toslink" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma_delta_dac audio_out:audio_out\|sigma_delta_dac:sd_l " "Elaborating entity \"sigma_delta_dac\" for hierarchy \"audio_out:audio_out\|sigma_delta_dac:sd_l\"" {  } { { "sys/audio_out.v" "sd_l" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf_aud audio_out:audio_out\|lpf_aud:lpf_l " "Elaborating entity \"lpf_aud\" for hierarchy \"audio_out:audio_out\|lpf_aud:lpf_l\"" {  } { { "sys/audio_out.v" "lpf_l" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alsa alsa:alsa " "Elaborating entity \"alsa\" for hierarchy \"alsa:alsa\"" {  } { { "sys/sys_top.v" "alsa" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fix sync_fix:sync_v " "Elaborating entity \"sync_fix\" for hierarchy \"sync_fix:sync_v\"" {  } { { "sys/sys_top.v" "sync_v" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emu emu:emu " "Elaborating entity \"emu\" for hierarchy \"emu:emu\"" {  } { { "sys/sys_top.v" "emu" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_io emu:emu\|hps_io:hps_io " "Elaborating entity \"hps_io\" for hierarchy \"emu:emu\|hps_io:hps_io\"" {  } { { "ZXNext.sv" "hps_io" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792150 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hps_io.v(381) " "Verilog HDL Case Statement information at hps_io.v(381): all case item expressions in this case statement are onehot" {  } { { "sys/hps_io.v" "" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 381 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610967792182 "|sys_top|emu:emu|hps_io:hps_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_calc emu:emu\|hps_io:hps_io\|video_calc:video_calc " "Elaborating entity \"video_calc\" for hierarchy \"emu:emu\|hps_io:hps_io\|video_calc:video_calc\"" {  } { { "sys/hps_io.v" "video_calc" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_device emu:emu\|hps_io:hps_io\|ps2_device:keyboard " "Elaborating entity \"ps2_device\" for hierarchy \"emu:emu\|hps_io:hps_io\|ps2_device:keyboard\"" {  } { { "sys/hps_io.v" "keyboard" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll emu:emu\|pll:pll " "Elaborating entity \"pll\" for hierarchy \"emu:emu\|pll:pll\"" {  } { { "ZXNext.sv" "pll" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 emu:emu\|pll:pll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"emu:emu\|pll:pll\|pll_0002:pll_inst\"" {  } { { "rtl/pll.v" "pll_inst" { Text "C:/github/ZXnext_MiSTer/rtl/pll.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "rtl/pll/pll_0002.v" "altera_pll_i" { Text "C:/github/ZXnext_MiSTer/rtl/pll/pll_0002.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792197 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1610967792203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "rtl/pll/pll_0002.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/pll/pll_0002.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 5 " "Parameter \"number_of_clocks\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 28.000000 MHz " "Parameter \"output_clock_frequency0\" = \"28.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 28.000000 MHz " "Parameter \"output_clock_frequency1\" = \"28.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 17857 ps " "Parameter \"phase_shift1\" = \"17857 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 56.000000 MHz " "Parameter \"output_clock_frequency2\" = \"56.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 14.000000 MHz " "Parameter \"output_clock_frequency3\" = \"14.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 7.000000 MHz " "Parameter \"output_clock_frequency4\" = \"7.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967792203 ""}  } { { "rtl/pll/pll_0002.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/pll/pll_0002.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967792203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mister_sRam emu:emu\|Mister_sRam:sRam " "Elaborating entity \"Mister_sRam\" for hierarchy \"emu:emu\|Mister_sRam:sRam\"" {  } { { "ZXNext.sv" "sRam" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZXNEXT_Mister emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister " "Elaborating entity \"ZXNEXT_Mister\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\"" {  } { { "ZXNext.sv" "ZXNEXT_Mister" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792209 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_hdmi_audio zxnext_Mister.vhd(403) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(403): object \"zxn_hdmi_audio\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792213 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_speaker_en zxnext_Mister.vhd(404) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(404): object \"zxn_speaker_en\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792213 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_speaker_beep zxnext_Mister.vhd(405) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(405): object \"zxn_speaker_beep\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792213 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_tape_mic zxnext_Mister.vhd(406) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(406): object \"zxn_tape_mic\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 406 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792213 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_audio_ear zxnext_Mister.vhd(408) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(408): object \"zxn_audio_ear\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792213 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_audio_mic zxnext_Mister.vhd(409) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(409): object \"zxn_audio_mic\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 409 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792213 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank_out zxnext_Mister.vhd(429) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(429): object \"blank_out\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792214 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_hdmi_reset zxnext_Mister.vhd(443) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(443): object \"zxn_hdmi_reset\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 443 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792214 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_visible_s zxnext_Mister.vhd(445) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(445): object \"h_visible_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792214 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hsync_start_s zxnext_Mister.vhd(446) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(446): object \"hsync_start_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792214 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hsync_end_s zxnext_Mister.vhd(447) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(447): object \"hsync_end_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 447 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792214 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hcnt_end_s zxnext_Mister.vhd(448) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(448): object \"hcnt_end_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792214 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_visible_s zxnext_Mister.vhd(449) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(449): object \"v_visible_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 449 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792214 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_start_s zxnext_Mister.vhd(450) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(450): object \"vsync_start_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792214 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_end_s zxnext_Mister.vhd(451) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(451): object \"vsync_end_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792215 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vcnt_end_s zxnext_Mister.vhd(452) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(452): object \"vcnt_end_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792215 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_joy_io_mode_en zxnext_Mister.vhd(484) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(484): object \"zxn_joy_io_mode_en\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792215 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_joy_io_mode_lr zxnext_Mister.vhd(485) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(485): object \"zxn_joy_io_mode_lr\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792215 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_joy_io_mode_pin_7 zxnext_Mister.vhd(486) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(486): object \"zxn_joy_io_mode_pin_7\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792215 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zxn_ps2_mode zxnext_Mister.vhd(494) " "VHDL Signal Declaration warning at zxnext_Mister.vhd(494): used explicit default value for signal \"zxn_ps2_mode\" because signal was never assigned a value" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 494 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610967792215 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "membrane_function_keys zxnext_Mister.vhd(517) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(517): object \"membrane_function_keys\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792216 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "membrane_col zxnext_Mister.vhd(522) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(522): object \"membrane_col\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792216 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd_cs1_n_o zxnext_Mister.vhd(526) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(526): object \"sd_cs1_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 526 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792216 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_cs_n_o zxnext_Mister.vhd(531) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(531): object \"flash_cs_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 531 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792216 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sclk_o zxnext_Mister.vhd(532) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(532): object \"flash_sclk_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 532 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792216 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_mosi_o zxnext_Mister.vhd(533) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(533): object \"flash_mosi_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 533 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792216 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flash_miso_i zxnext_Mister.vhd(534) " "VHDL Signal Declaration warning at zxnext_Mister.vhd(534): used implicit default value for signal \"flash_miso_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 534 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610967792216 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_wp_o zxnext_Mister.vhd(535) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(535): object \"flash_wp_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792216 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_hold_o zxnext_Mister.vhd(536) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(536): object \"flash_hold_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 536 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792216 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyb_row_o zxnext_Mister.vhd(549) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(549): object \"keyb_row_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 549 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792216 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zxn_i2c_scl_n_i zxnext_Mister.vhd(557) " "VHDL Signal Declaration warning at zxnext_Mister.vhd(557): used implicit default value for signal \"zxn_i2c_scl_n_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 557 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610967792216 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_bus_nmi_debounce_disable zxnext_Mister.vhd(611) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(611): object \"zxn_bus_nmi_debounce_disable\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 611 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792217 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_clk35_o zxnext_Mister.vhd(615) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(615): object \"bus_clk35_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792217 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_addr_o zxnext_Mister.vhd(616) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(616): object \"bus_addr_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 616 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792217 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_ramcs_i zxnext_Mister.vhd(620) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(620): object \"bus_ramcs_i\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 620 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792217 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_halt_n_o zxnext_Mister.vhd(623) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(623): object \"bus_halt_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 623 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792217 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_iorq_n_o zxnext_Mister.vhd(624) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(624): object \"bus_iorq_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792217 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_m1_n_o zxnext_Mister.vhd(625) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(625): object \"bus_m1_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 625 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792217 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_mreq_n_o zxnext_Mister.vhd(626) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(626): object \"bus_mreq_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 626 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792217 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_rd_n_o zxnext_Mister.vhd(627) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(627): object \"bus_rd_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792217 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_wr_n_o zxnext_Mister.vhd(628) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(628): object \"bus_wr_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 628 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792217 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_rfsh_n_o zxnext_Mister.vhd(629) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(629): object \"bus_rfsh_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 629 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792217 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_busack_n_o zxnext_Mister.vhd(631) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(631): object \"bus_busack_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 631 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792217 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_flashboot zxnext_Mister.vhd(658) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(658): object \"zxn_flashboot\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 658 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792218 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_coreid zxnext_Mister.vhd(659) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(659): object \"zxn_coreid\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792218 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extras_io zxnext_Mister.vhd(690) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(690): object \"extras_io\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 690 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792218 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zxn_audio_L zxnext_Mister.vhd(1251) " "VHDL Process Statement warning at zxnext_Mister.vhd(1251): signal \"zxn_audio_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610967792222 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zxn_audio_R zxnext_Mister.vhd(1252) " "VHDL Process Statement warning at zxnext_Mister.vhd(1252): signal \"zxn_audio_R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610967792223 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronize emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|synchronize:ear_sync " "Elaborating entity \"synchronize\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|synchronize:ear_sync\"" {  } { { "rtl/zxnext_Mister.vhd" "ear_sync" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|debounce:db_expbus_rst_noise " "Elaborating entity \"debounce\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|debounce:db_expbus_rst_noise\"" {  } { { "rtl/zxnext_Mister.vhd" "db_expbus_rst_noise" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|debounce:db_expbus_rst " "Elaborating entity \"debounce\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|debounce:db_expbus_rst\"" {  } { { "rtl/zxnext_Mister.vhd" "db_expbus_rst" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFGMUX1 emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i0 " "Elaborating entity \"BUFGMUX1\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i0\"" {  } { { "rtl/zxnext_Mister.vhd" "BUFGMUX1_i0" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792418 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q0 BUFGMUX1.vhd(61) " "VHDL Process Statement warning at BUFGMUX1.vhd(61): inferring latch(es) for signal or variable \"q0\", which holds its previous value in one or more paths through the process" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610967792444 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q1 BUFGMUX1.vhd(68) " "VHDL Process Statement warning at BUFGMUX1.vhd(68): inferring latch(es) for signal or variable \"q1\", which holds its previous value in one or more paths through the process" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610967792444 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q0_enable BUFGMUX1.vhd(75) " "VHDL Process Statement warning at BUFGMUX1.vhd(75): inferring latch(es) for signal or variable \"q0_enable\", which holds its previous value in one or more paths through the process" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610967792444 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q1_enable BUFGMUX1.vhd(85) " "VHDL Process Statement warning at BUFGMUX1.vhd(85): inferring latch(es) for signal or variable \"q1_enable\", which holds its previous value in one or more paths through the process" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610967792444 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1_enable BUFGMUX1.vhd(85) " "Inferred latch for \"q1_enable\" at BUFGMUX1.vhd(85)" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792444 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q0_enable BUFGMUX1.vhd(75) " "Inferred latch for \"q0_enable\" at BUFGMUX1.vhd(75)" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792444 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1 BUFGMUX1.vhd(68) " "Inferred latch for \"q1\" at BUFGMUX1.vhd(68)" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792444 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q0 BUFGMUX1.vhd(61) " "Inferred latch for \"q0\" at BUFGMUX1.vhd(61)" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792444 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_convert emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|scan_convert:sc_mod " "Elaborating entity \"scan_convert\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|scan_convert:sc_mod\"" {  } { { "rtl/zxnext_Mister.vhd" "sc_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|scan_convert:sc_mod\|dpram2:u_run " "Elaborating entity \"dpram2\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|scan_convert:sc_mod\|dpram2:u_run\"" {  } { { "rtl/video/vga/scan_convert.vhd" "u_run" { Text "C:/github/ZXnext_MiSTer/rtl/video/vga/scan_convert.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_mouse emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_mouse:ps2_mouse_mod " "Elaborating entity \"ps2_mouse\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_mouse:ps2_mouse_mod\"" {  } { { "rtl/zxnext_Mister.vhd" "ps2_mouse_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyb emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod " "Elaborating entity \"ps2_keyb\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\"" {  } { { "rtl/zxnext_Mister.vhd" "ps2_kbd_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymaps emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|keymaps:keymaps " "Elaborating entity \"keymaps\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\"" {  } { { "rtl/input/keyboard/ps2_keyb.vhd" "keymaps" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/ps2_keyb.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0 " "Elaborating entity \"ps2_iobase\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\"" {  } { { "rtl/input/keyboard/ps2_keyb.vhd" "ps2_alt0" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/ps2_keyb.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emu_fnkeys emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|emu_fnkeys:emu_fnkeys_mod " "Elaborating entity \"emu_fnkeys\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|emu_fnkeys:emu_fnkeys_mod\"" {  } { { "rtl/zxnext_Mister.vhd" "emu_fnkeys_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "membrane emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|membrane:membrane_mod " "Elaborating entity \"membrane\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|membrane:membrane_mod\"" {  } { { "rtl/zxnext_Mister.vhd" "membrane_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asymmetrical_debounce emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|asymmetrical_debounce:db_expbus_nmi " "Elaborating entity \"asymmetrical_debounce\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|asymmetrical_debounce:db_expbus_nmi\"" {  } { { "rtl/zxnext_Mister.vhd" "db_expbus_nmi" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zxnext emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext " "Elaborating entity \"zxnext\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\"" {  } { { "rtl/zxnext_Mister.vhd" "zxnext" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "machine_type_128 zxnext.vhd(1183) " "Verilog HDL or VHDL warning at zxnext.vhd(1183): object \"machine_type_128\" assigned a value but never read" {  } { { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 1183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792696 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80Na emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod " "Elaborating entity \"T80Na\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\"" {  } { { "rtl/zxnext.vhd" "cpu_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80N emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n " "Elaborating entity \"T80N\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\"" {  } { { "rtl/cpu/t80na.vhd" "z80n" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80na.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792740 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_direct_add_L_c t80n.vhd(283) " "Verilog HDL or VHDL warning at t80n.vhd(283): object \"reg_direct_add_L_c\" assigned a value but never read" {  } { { "rtl/cpu/t80n.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n.vhd" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792824 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80N_MCode emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode " "Elaborating entity \"T80N_MCode\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\"" {  } { { "rtl/cpu/t80n.vhd" "mcode" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792826 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z80N_data_o t80n_mcode.vhd(216) " "VHDL Process Statement warning at t80n_mcode.vhd(216): inferring latch(es) for signal or variable \"Z80N_data_o\", which holds its previous value in one or more paths through the process" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610967792898 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[0\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[0\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792898 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[1\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[1\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[2\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[2\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[3\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[3\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[4\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[4\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[5\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[5\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[6\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[6\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[7\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[7\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[8\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[8\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[9\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[9\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[10\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[10\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[11\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[11\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[12\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[12\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[13\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[13\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[14\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[14\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[15\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[15\]\" at t80n_mcode.vhd(216)" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967792899 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80N_ALU emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_ALU:alu " "Elaborating entity \"T80N_ALU\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_ALU:alu\"" {  } { { "rtl/cpu/t80n.vhd" "alu" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z80dma emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|z80dma:dma_mod " "Elaborating entity \"z80dma\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|z80dma:dma_mod\"" {  } { { "rtl/zxnext.vhd" "dma_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792915 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3_dma_en_s dma.vhd(85) " "Verilog HDL or VHDL warning at dma.vhd(85): object \"R3_dma_en_s\" assigned a value but never read" {  } { { "rtl/device/dma.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/dma.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792954 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5_ce_wait_s dma.vhd(98) " "Verilog HDL or VHDL warning at dma.vhd(98): object \"R5_ce_wait_s\" assigned a value but never read" {  } { { "rtl/device/dma.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/dma.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792954 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count_s dma.vhd(130) " "Verilog HDL or VHDL warning at dma.vhd(130): object \"read_count_s\" assigned a value but never read" {  } { { "rtl/device/dma.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/dma.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967792954 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bootrom emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|bootrom:bootrom_mod " "Elaborating entity \"bootrom\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|bootrom:bootrom_mod\"" {  } { { "rtl/zxnext.vhd" "bootrom_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967792955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|spi_master:spi_master_mod " "Elaborating entity \"spi_master\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|spi_master:spi_master_mod\"" {  } { { "rtl/zxnext.vhd" "spi_master_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|uart:uart0_mod " "Elaborating entity \"uart\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|uart:uart0_mod\"" {  } { { "rtl/zxnext.vhd" "uart0_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 2940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|uart:uart0_mod\|debounce:db " "Elaborating entity \"debounce\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|uart:uart0_mod\|debounce:db\"" {  } { { "rtl/serial/uart.vhd" "db" { Text "C:/github/ZXnext_MiSTer/rtl/serial/uart.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifop emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|fifop:fifop_uart0_rx " "Elaborating entity \"fifop\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|fifop:fifop_uart0_rx\"" {  } { { "rtl/zxnext.vhd" "fifop_uart0_rx" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 2958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdpram emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|tdpram:uart_fifo_rx " "Elaborating entity \"tdpram\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|tdpram:uart_fifo_rx\"" {  } { { "rtl/zxnext.vhd" "uart_fifo_rx" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 3086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "copper emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|copper:copper_mod " "Elaborating entity \"copper\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|copper:copper_mod\"" {  } { { "rtl/zxnext.vhd" "copper_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 3607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_msb_ram " "Elaborating entity \"dpram2\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_msb_ram\"" {  } { { "rtl/zxnext.vhd" "copper_inst_msb_ram" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 3624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctc emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|ctc:ctc_mod " "Elaborating entity \"ctc\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|ctc:ctc_mod\"" {  } { { "rtl/zxnext.vhd" "ctc_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 3670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctc_chan emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|ctc:ctc_mod\|ctc_chan:ctc0 " "Elaborating entity \"ctc_chan\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|ctc:ctc_mod\|ctc_chan:ctc0\"" {  } { { "rtl/device/ctc.vhd" "ctc0" { Text "C:/github/ZXnext_MiSTer/rtl/device/ctc.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divmmc emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|divmmc:divmmc_mod " "Elaborating entity \"divmmc\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|divmmc:divmmc_mod\"" {  } { { "rtl/zxnext.vhd" "divmmc_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 3712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2 emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|layer2:layer2_mod " "Elaborating entity \"layer2\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|layer2:layer2_mod\"" {  } { { "rtl/zxnext.vhd" "layer2_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 3769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lores emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|lores:lores_mod " "Elaborating entity \"lores\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|lores:lores_mod\"" {  } { { "rtl/zxnext.vhd" "lores_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiface emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|multiface:multiface_mod " "Elaborating entity \"multiface\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|multiface:multiface_mod\"" {  } { { "rtl/zxnext.vhd" "multiface_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 3849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprites emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod " "Elaborating entity \"sprites\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\"" {  } { { "rtl/zxnext.vhd" "sprite_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 3890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdpram emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0 " "Elaborating entity \"sdpram\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\"" {  } { { "rtl/video/sprites.vhd" "attr0" { Text "C:/github/ZXnext_MiSTer/rtl/video/sprites.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spram emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0 " "Elaborating entity \"spram\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\"" {  } { { "rtl/video/sprites.vhd" "linebuf0" { Text "C:/github/ZXnext_MiSTer/rtl/video/sprites.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern " "Elaborating entity \"dpram\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\"" {  } { { "rtl/video/sprites.vhd" "pattern" { Text "C:/github/ZXnext_MiSTer/rtl/video/sprites.vhd" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tilemap emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|tilemap:tilemap_mod " "Elaborating entity \"tilemap\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|tilemap:tilemap_mod\"" {  } { { "rtl/zxnext.vhd" "tilemap_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 3939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdpram emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|tilemap:tilemap_mod\|sdpram:tilemem " "Elaborating entity \"sdpram\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|tilemap:tilemap_mod\|sdpram:tilemem\"" {  } { { "rtl/video/tilemap.vhd" "tilemem" { Text "C:/github/ZXnext_MiSTer/rtl/video/tilemap.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zxula emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zxula:ula_mod " "Elaborating entity \"zxula\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zxula:ula_mod\"" {  } { { "rtl/zxnext.vhd" "ula_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 3992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turbosound emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|turbosound:turbosound_mod " "Elaborating entity \"turbosound\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|turbosound:turbosound_mod\"" {  } { { "rtl/zxnext.vhd" "turbosound_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 5665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YM2149 emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|turbosound:turbosound_mod\|YM2149:psg0 " "Elaborating entity \"YM2149\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|turbosound:turbosound_mod\|YM2149:psg0\"" {  } { { "rtl/audio/turbosound.vhd" "psg0" { Text "C:/github/ZXnext_MiSTer/rtl/audio/turbosound.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soundrive emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|soundrive:soundrive_mod " "Elaborating entity \"soundrive\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|soundrive:soundrive_mod\"" {  } { { "rtl/zxnext.vhd" "soundrive_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 5715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zx_i2s emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod " "Elaborating entity \"zx_i2s\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\"" {  } { { "rtl/zxnext.vhd" "i2s_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 5749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_slave emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_slave:i2s_slave_mod " "Elaborating entity \"i2s_slave\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_slave:i2s_slave_mod\"" {  } { { "rtl/audio/i2s.vhd" "i2s_slave_mod" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_receive emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_receive:i2s_receiver_mod " "Elaborating entity \"i2s_receive\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_receive:i2s_receiver_mod\"" {  } { { "rtl/audio/i2s.vhd" "i2s_receiver_mod" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_transmit emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_transmit:i2s_transmit_mod " "Elaborating entity \"i2s_transmit\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zx_i2s:i2s_mod\|i2s_transmit:i2s_transmit_mod\"" {  } { { "rtl/audio/i2s.vhd" "i2s_transmit_mod" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_mixer emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|audio_mixer:audio_mixer_mod " "Elaborating entity \"audio_mixer\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|audio_mixer:audio_mixer_mod\"" {  } { { "rtl/zxnext.vhd" "audio_mixer_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 5789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram " "Elaborating entity \"dpram2\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\"" {  } { { "rtl/zxnext.vhd" "bank5_ram" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 5844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram " "Elaborating entity \"dpram2\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\"" {  } { { "rtl/zxnext.vhd" "bank7_ram" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 5952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zxula_timing emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zxula_timing:timing_mod " "Elaborating entity \"zxula_timing\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|zxula_timing:timing_mod\"" {  } { { "rtl/zxnext.vhd" "timing_mod" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm " "Elaborating entity \"dpram2\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\"" {  } { { "rtl/zxnext.vhd" "palette_utm" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_mixer emu:emu\|video_mixer:video_mixer " "Elaborating entity \"video_mixer\" for hierarchy \"emu:emu\|video_mixer:video_mixer\"" {  } { { "ZXNext.sv" "video_mixer" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamma_corr emu:emu\|video_mixer:video_mixer\|gamma_corr:gamma " "Elaborating entity \"gamma_corr\" for hierarchy \"emu:emu\|video_mixer:video_mixer\|gamma_corr:gamma\"" {  } { { "sys/video_mixer.sv" "gamma" { Text "C:/github/ZXnext_MiSTer/sys/video_mixer.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scandoubler emu:emu\|video_mixer:video_mixer\|scandoubler:sd " "Elaborating entity \"scandoubler\" for hierarchy \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\"" {  } { { "sys/video_mixer.sv" "sd" { Text "C:/github/ZXnext_MiSTer/sys/video_mixer.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hq2x emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x " "Elaborating entity \"Hq2x\" for hierarchy \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\"" {  } { { "sys/scandoubler.v" "Hq2x" { Text "C:/github/ZXnext_MiSTer/sys/scandoubler.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiffCheck emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|DiffCheck:diffcheck0 " "Elaborating entity \"DiffCheck\" for hierarchy \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|DiffCheck:diffcheck0\"" {  } { { "sys/hq2x.sv" "diffcheck0" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blend emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|Blend:blender " "Elaborating entity \"Blend\" for hierarchy \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|Blend:blender\"" {  } { { "sys/hq2x.sv" "blender" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967793993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_in emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in " "Elaborating entity \"hq2x_in\" for hierarchy \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\"" {  } { { "sys/hq2x.sv" "hq2x_in" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967794022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_buf emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0 " "Elaborating entity \"hq2x_buf\" for hierarchy \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\"" {  } { { "sys/hq2x.sv" "buf0" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967794064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_buf emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out " "Elaborating entity \"hq2x_buf\" for hierarchy \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\"" {  } { { "sys/hq2x.sv" "hq2x_out" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967794073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card emu:emu\|sd_card:sd_card " "Elaborating entity \"sd_card\" for hierarchy \"emu:emu\|sd_card:sd_card\"" {  } { { "ZXNext.sv" "sd_card" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967794084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbuf emu:emu\|sd_card:sd_card\|sdbuf:buffer " "Elaborating entity \"sdbuf\" for hierarchy \"emu:emu\|sd_card:sd_card\|sdbuf:buffer\"" {  } { { "sys/sd_card.sv" "buffer" { Text "C:/github/ZXnext_MiSTer/sys/sd_card.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967794130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc2308_tape emu:emu\|ltc2308_tape:ltc2308_tape " "Elaborating entity \"ltc2308_tape\" for hierarchy \"emu:emu\|ltc2308_tape:ltc2308_tape\"" {  } { { "ZXNext.sv" "ltc2308_tape" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967794153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc2308 emu:emu\|ltc2308_tape:ltc2308_tape\|ltc2308:adc " "Elaborating entity \"ltc2308\" for hierarchy \"emu:emu\|ltc2308_tape:ltc2308_tape\|ltc2308:adc\"" {  } { { "sys/ltc2308.sv" "adc" { Text "C:/github/ZXnext_MiSTer/sys/ltc2308.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967794189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DS1307 emu:emu\|DS1307:RTCWrapper " "Elaborating entity \"DS1307\" for hierarchy \"emu:emu\|DS1307:RTCWrapper\"" {  } { { "ZXNext.sv" "RTCWrapper" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967794222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_reg DS1307.v(95) " "Verilog HDL or VHDL warning at DS1307.v(95): object \"a_reg\" assigned a value but never read" {  } { { "rtl/ds1307/DS1307.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/DS1307.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967794271 "|sys_top|emu:emu|DS1307:RTCWrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2cSlave emu:emu\|DS1307:RTCWrapper\|i2cSlave:u_i2cSlave " "Elaborating entity \"i2cSlave\" for hierarchy \"emu:emu\|DS1307:RTCWrapper\|i2cSlave:u_i2cSlave\"" {  } { { "rtl/ds1307/DS1307.v" "u_i2cSlave" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/DS1307.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967794273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerInterface emu:emu\|DS1307:RTCWrapper\|i2cSlave:u_i2cSlave\|registerInterface:u_registerInterface " "Elaborating entity \"registerInterface\" for hierarchy \"emu:emu\|DS1307:RTCWrapper\|i2cSlave:u_i2cSlave\|registerInterface:u_registerInterface\"" {  } { { "rtl/ds1307/i2cSlave.v" "u_registerInterface" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/i2cSlave.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967794293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialInterface emu:emu\|DS1307:RTCWrapper\|i2cSlave:u_i2cSlave\|serialInterface:u_serialInterface " "Elaborating entity \"serialInterface\" for hierarchy \"emu:emu\|DS1307:RTCWrapper\|i2cSlave:u_i2cSlave\|serialInterface:u_serialInterface\"" {  } { { "rtl/ds1307/i2cSlave.v" "u_serialInterface" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/i2cSlave.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967794312 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "serialInterface.v(250) " "Verilog HDL Case Statement information at serialInterface.v(250): all case item expressions in this case statement are onehot" {  } { { "rtl/ds1307/serialInterface.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/serialInterface.v" 250 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610967794395 "|sys_top|emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1610967806471 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[32\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[32\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[32\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[15\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[15\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[14\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[14\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[13\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[13\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[12\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[12\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[11\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[11\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[10\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[10\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[9\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[9\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[8\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[8\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[7\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[7\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[6\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[6\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[5\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[5\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[4\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[4\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[3\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[3\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[2\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[2\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[1\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[1\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[0\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[0\]" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1610967815029 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967815401 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967815401 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967815401 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967815401 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967815401 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 427 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967815401 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1610967815401 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1610967815401 ""}
{ "Info" "IOPT_OPT_CONVERT_GATED_CLOCK" "" "Gated clocks are found and converted to use clock enables" { { "Info" "IOPT_OPT_CONVERT_GATED_CLOCK_SUB" "comb~synth " "Convert gated clock comb~synth" {  } {  } 0 19019 "Convert gated clock %1!s!" 0 0 "Design Software" 0 -1 1610967820096 ""}  } {  } 0 19018 "Gated clocks are found and converted to use clock enables" 0 0 "Analysis & Synthesis" 0 -1 1610967820096 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i2\|O " "Found clock multiplexer emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i2\|O" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1610967820192 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i2|O"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i0\|O " "Found clock multiplexer emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i0\|O" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1610967820192 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i0|O"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i1\|O " "Found clock multiplexer emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|BUFGMUX1:BUFGMUX1_i1\|O" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1610967820192 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i1|O"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1610967820192 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1610967830637 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "emu:emu\|sd_card:sd_card\|sdbuf:conf\|ram_rtl_0 " "Inferred dual-clock RAM node \"emu:emu\|sd_card:sd_card\|sdbuf:conf\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834191 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "emu:emu\|sd_card:sd_card\|sdbuf:buffer\|ram_rtl_0 " "Inferred dual-clock RAM node \"emu:emu\|sd_card:sd_card\|sdbuf:buffer\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834192 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_1 " "Inferred dual-clock RAM node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834193 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_1 " "Inferred dual-clock RAM node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834194 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_1 " "Inferred dual-clock RAM node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834194 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_1 " "Inferred dual-clock RAM node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834195 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|ram_q_rtl_0 " "Inferred dual-clock RAM node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|ram_q_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834195 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|ram_q_rtl_0 " "Inferred RAM node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834195 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr3\|ram_q_rtl_0 " "Inferred RAM node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr3\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834196 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr2\|ram_q_rtl_0 " "Inferred RAM node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr2\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834196 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr1\|ram_q_rtl_0 " "Inferred RAM node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr1\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834197 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\|ram_q_rtl_0 " "Inferred RAM node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834197 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q_rtl_0 " "Inferred RAM node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834197 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q_rtl_0 " "Inferred RAM node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834198 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ascal:ascal\|o_dpram_rtl_0 " "Inferred dual-clock RAM node \"ascal:ascal\|o_dpram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834199 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ascal:ascal\|o_h_poly_rtl_0 " "Inferred dual-clock RAM node \"ascal:ascal\|o_h_poly_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610967834200 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|DS1307:RTCWrapper\|i2cSlave:u_i2cSlave\|registerInterface:u_registerInterface\|mem " "RAM logic \"emu:emu\|DS1307:RTCWrapper\|i2cSlave:u_i2cSlave\|registerInterface:u_registerInterface\|mem\" is uninferred due to asynchronous read logic" {  } { { "rtl/ds1307/registerInterface.v" "mem" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/registerInterface.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1610967834222 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|sd_card:sd_card\|sdbuf:conf\|ram " "RAM logic \"emu:emu\|sd_card:sd_card\|sdbuf:conf\|ram\" is uninferred due to asynchronous read logic" {  } { { "sys/sd_card.sv" "ram" { Text "C:/github/ZXnext_MiSTer/sys/sd_card.sv" 524 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1610967834222 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|tilemap:tilemap_mod\|sdpram:tilemem\|ram_q " "RAM logic \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|tilemap:tilemap_mod\|sdpram:tilemem\|ram_q\" is uninferred due to asynchronous read logic" {  } { { "rtl/ram/sdpram.vhd" "ram_q" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sdpram.vhd" 61 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1610967834222 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q " "RAM logic \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q\" is uninferred due to asynchronous read logic" {  } { { "rtl/ram/dpram2.vhd" "ram_q" { Text "C:/github/ZXnext_MiSTer/rtl/ram/dpram2.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1610967834222 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q " "RAM logic \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q\" is uninferred due to asynchronous read logic" {  } { { "rtl/ram/dpram2.vhd" "ram_q" { Text "C:/github/ZXnext_MiSTer/rtl/ram/dpram2.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1610967834222 ""} { "Info" "IINFER_UNSUPPORTED_READ_DURING_WRITE_BEHAVIOR" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|tdpram:uart_fifo_rx\|RAM " "RAM logic \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|tdpram:uart_fifo_rx\|RAM\" is uninferred due to unsupported read-during-write behavior" {  } { { "rtl/ram/tdpram.vhd" "RAM" { Text "C:/github/ZXnext_MiSTer/rtl/ram/tdpram.vhd" 62 -1 0 } }  } 0 276009 "RAM logic \"%1!s!\" is uninferred due to unsupported read-during-write behavior" 0 0 "Design Software" 0 -1 1610967834222 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "emu:emu\|hps_io:hps_io\|ps2_device:mouse\|fifo " "RAM logic \"emu:emu\|hps_io:hps_io\|ps2_device:mouse\|fifo\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "sys/hps_io.v" "fifo" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 642 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Design Software" 0 -1 1610967834222 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "emu:emu\|hps_io:hps_io\|ps2_device:keyboard\|fifo " "RAM logic \"emu:emu\|hps_io:hps_io\|ps2_device:keyboard\|fifo\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "sys/hps_io.v" "fifo" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 642 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Design Software" 0 -1 1610967834222 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ascal:ascal\|pal_mem " "RAM logic \"ascal:ascal\|pal_mem\" is uninferred due to asynchronous read logic" {  } { { "sys/ascal.vhd" "pal_mem" { Text "C:/github/ZXnext_MiSTer/sys/ascal.vhd" 392 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1610967834222 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1610967834222 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_int_n_io " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_int_n_io\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 618 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|esp_gpio2_io " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|esp_gpio2_io\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 682 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|esp_gpio0_io " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|esp_gpio0_io\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 681 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[27\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[27\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[26\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[26\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[25\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[25\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[24\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[24\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[23\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[23\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[22\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[22\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[21\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[21\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[20\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[20\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[19\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[19\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[18\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[18\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[17\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[17\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[16\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[16\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[15\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[15\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[14\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[14\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[13\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[13\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[12\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[12\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[11\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[11\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[10\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[10\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[9\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[9\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[8\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[8\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[7\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[7\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[6\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[6\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[5\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[5\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[4\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[4\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[3\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[3\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[2\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[2\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[1\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[1\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[0\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|accel_io\[0\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 687 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967845380 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1610967845380 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[7\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[7\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 617 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967849763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[6\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[6\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 617 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967849763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[5\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[5\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 617 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967849763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[4\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[4\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 617 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967849763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[3\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[3\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 617 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967849763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[2\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[2\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 617 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967849763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[1\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[1\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 617 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967849763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[0\] " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_data_io\[0\]\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 617 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967849763 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1610967849763 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_rst_n_io " "Converted tri-state buffer \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|bus_rst_n_io\" feeding internal logic into a wire" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 614 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1610967851386 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1610967851386 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "40 " "Inferred 40 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|sd_card:sd_card\|sdbuf:conf\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|sd_card:sd_card\|sdbuf:conf\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|sd_card:sd_card\|sdbuf:buffer\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|sd_card:sd_card\|sdbuf:buffer\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 96 " "Parameter WIDTH_A set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 896 " "Parameter NUMWORDS_A set to 896" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 96 " "Parameter WIDTH_B set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 896 " "Parameter NUMWORDS_B set to 896" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 448 " "Parameter NUMWORDS_A set to 448" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 448 " "Parameter NUMWORDS_B set to 448" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 448 " "Parameter NUMWORDS_A set to 448" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 448 " "Parameter NUMWORDS_B set to 448" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|video_mixer:video_mixer\|gamma_corr:gamma\|gamma_curve_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|video_mixer:video_mixer\|gamma_corr:gamma\|gamma_curve_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 768 " "Parameter NUMWORDS_A set to 768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 768 " "Parameter NUMWORDS_B set to 768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr3\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr3\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr2\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr2\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr1\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr1\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ZXNext.ram0_keymaps_7e92a721.hdl.mif " "Parameter INIT_FILE set to db/ZXNext.ram0_keymaps_7e92a721.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "osd:vga_osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"osd:vga_osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "osd:hdmi_osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"osd:hdmi_osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|i_dpram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|i_dpram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|pal_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|pal_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|o_dpram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|o_dpram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|o_h_poly_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|o_h_poly_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ZXNext.ram0_ascal_dd81f3e1.hdl.mif " "Parameter INIT_FILE set to db/ZXNext.ram0_ascal_dd81f3e1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|o_v_poly_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|o_v_poly_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ZXNext.ram1_ascal_dd81f3e1.hdl.mif " "Parameter INIT_FILE set to db/ZXNext.ram1_ascal_dd81f3e1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|bootrom:bootrom_mod\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|bootrom:bootrom_mod\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ZXNext.sys_top0.rtl.mif " "Parameter INIT_FILE set to ZXNext.sys_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ascal:ascal\|o_dcptv_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ascal:ascal\|o_dcptv_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "osd:vga_osd\|rdout2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"osd:vga_osd\|rdout2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|rgb_vblank_n_3_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|rgb_vblank_n_3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "osd:vga_osd\|rdout2_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"osd:vga_osd\|rdout2_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "scanlines:HDMI_scanlines\|dout1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"scanlines:HDMI_scanlines\|dout1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|ula_en_1a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|ula_en_1a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "osd:hdmi_osd\|rdout2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"osd:hdmi_osd\|rdout2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 25 " "Parameter WIDTH set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967853744 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1610967853744 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "sys/sys_top.v" "Div1" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 699 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967853763 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "sys/sys_top.v" "Div0" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 698 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967853763 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1610967853763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|sd_card:sd_card\|sdbuf:conf\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|sd_card:sd_card\|sdbuf:conf\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967853816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|sd_card:sd_card\|sdbuf:conf\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|sd_card:sd_card\|sdbuf:conf\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853816 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967853816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o6j1 " "Found entity 1: altsyncram_o6j1" {  } { { "db/altsyncram_o6j1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_o6j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967853881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967853881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967853926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967853926 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967853926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ubn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ubn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ubn1 " "Found entity 1: altsyncram_ubn1" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ubn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967853978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967853978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967854018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854018 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967854018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09n1 " "Found entity 1: altsyncram_09n1" {  } { { "db/altsyncram_09n1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_09n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967854070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967854070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967854137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ZXNext.ram0_keymaps_7e92a721.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ZXNext.ram0_keymaps_7e92a721.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854137 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967854137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkr1 " "Found entity 1: altsyncram_mkr1" {  } { { "db/altsyncram_mkr1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_mkr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967854193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967854193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_v_poly_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_v_poly_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967854238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_v_poly_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_v_poly_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ZXNext.ram1_ascal_dd81f3e1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ZXNext.ram1_ascal_dd81f3e1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854238 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967854238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pin1 " "Found entity 1: altsyncram_pin1" {  } { { "db/altsyncram_pin1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_pin1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967854297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967854297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scanlines:HDMI_scanlines\|altshift_taps:dout1_rtl_0 " "Elaborated megafunction instantiation \"scanlines:HDMI_scanlines\|altshift_taps:dout1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967854437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scanlines:HDMI_scanlines\|altshift_taps:dout1_rtl_0 " "Instantiated megafunction \"scanlines:HDMI_scanlines\|altshift_taps:dout1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854437 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967854437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tuu " "Found entity 1: shift_taps_tuu" {  } { { "db/shift_taps_tuu.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/shift_taps_tuu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967854513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967854513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jr91 " "Found entity 1: altsyncram_jr91" {  } { { "db/altsyncram_jr91.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_jr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967854580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967854580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967854683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967854683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:hdmi_osd\|altshift_taps:rdout2_rtl_0 " "Elaborated megafunction instantiation \"osd:hdmi_osd\|altshift_taps:rdout2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967854846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:hdmi_osd\|altshift_taps:rdout2_rtl_0 " "Instantiated megafunction \"osd:hdmi_osd\|altshift_taps:rdout2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 25 " "Parameter \"WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967854846 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967854846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_uuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_uuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_uuu " "Found entity 1: shift_taps_uuu" {  } { { "db/shift_taps_uuu.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/shift_taps_uuu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967854893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967854893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kr91 " "Found entity 1: altsyncram_kr91" {  } { { "db/altsyncram_kr91.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_kr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967854961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967854961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967855024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967855024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967855104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967855104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:i_dpram_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:i_dpram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967855179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:i_dpram_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:i_dpram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855179 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967855179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9j1 " "Found entity 1: altsyncram_g9j1" {  } { { "db/altsyncram_g9j1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_g9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967855255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967855255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967855339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 96 " "Parameter \"WIDTH_A\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 896 " "Parameter \"NUMWORDS_A\" = \"896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 96 " "Parameter \"WIDTH_B\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 896 " "Parameter \"NUMWORDS_B\" = \"896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855339 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967855339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ean1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ean1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ean1 " "Found entity 1: altsyncram_ean1" {  } { { "db/altsyncram_ean1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ean1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967855413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967855413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|video_mixer:video_mixer\|gamma_corr:gamma\|altsyncram:gamma_curve_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|video_mixer:video_mixer\|gamma_corr:gamma\|altsyncram:gamma_curve_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967855469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|video_mixer:video_mixer\|gamma_corr:gamma\|altsyncram:gamma_curve_rtl_0 " "Instantiated megafunction \"emu:emu\|video_mixer:video_mixer\|gamma_corr:gamma\|altsyncram:gamma_curve_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 768 " "Parameter \"NUMWORDS_A\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 768 " "Parameter \"NUMWORDS_B\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855469 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967855469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ni1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ni1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ni1 " "Found entity 1: altsyncram_4ni1" {  } { { "db/altsyncram_4ni1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4ni1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967855527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967855527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967855576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855576 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967855576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fj1 " "Found entity 1: altsyncram_4fj1" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967855632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967855632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967855666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855666 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967855666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967855689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855689 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967855689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dn1 " "Found entity 1: altsyncram_6dn1" {  } { { "db/altsyncram_6dn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_6dn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967855753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967855753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967855842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967855842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967855902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967855902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_1 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967855953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_1 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967855953 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967855953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgj1 " "Found entity 1: altsyncram_cgj1" {  } { { "db/altsyncram_cgj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_cgj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967856007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967856007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967856091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967856091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967856147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856147 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967856147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3n1 " "Found entity 1: altsyncram_k3n1" {  } { { "db/altsyncram_k3n1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_k3n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967856201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967856201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967856244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856244 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967856244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sji1 " "Found entity 1: altsyncram_sji1" {  } { { "db/altsyncram_sji1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_sji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967856305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967856305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|altshift_taps:rgb_vblank_n_3_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|altshift_taps:rgb_vblank_n_3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967856457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|altshift_taps:rgb_vblank_n_3_rtl_0 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|altshift_taps:rgb_vblank_n_3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856457 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967856457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_puu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_puu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_puu " "Found entity 1: shift_taps_puu" {  } { { "db/shift_taps_puu.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/shift_taps_puu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967856513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967856513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_br91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_br91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_br91 " "Found entity 1: altsyncram_br91" {  } { { "db/altsyncram_br91.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_br91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967856618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967856618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|altshift_taps:ula_en_1a_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|altshift_taps:ula_en_1a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967856744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|altshift_taps:ula_en_1a_rtl_0 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|altshift_taps:ula_en_1a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856744 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967856744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_quu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_quu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_quu " "Found entity 1: shift_taps_quu" {  } { { "db/shift_taps_quu.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/shift_taps_quu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967856800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967856800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cr91 " "Found entity 1: altsyncram_cr91" {  } { { "db/altsyncram_cr91.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_cr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967856869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967856869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967856917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967856917 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967856917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0an1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0an1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0an1 " "Found entity 1: altsyncram_0an1" {  } { { "db/altsyncram_0an1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_0an1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967856970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967856970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_1 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967857014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_1 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857014 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967857014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dj1 " "Found entity 1: altsyncram_6dj1" {  } { { "db/altsyncram_6dj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_6dj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967857067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967857067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|bootrom:bootrom_mod\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|bootrom:bootrom_mod\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967857111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|bootrom:bootrom_mod\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|bootrom:bootrom_mod\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ZXNext.sys_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"ZXNext.sys_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857111 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967857111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cs51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cs51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cs51 " "Found entity 1: altsyncram_cs51" {  } { { "db/altsyncram_cs51.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_cs51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967857166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967857166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:pal_mem_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:pal_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967857214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:pal_mem_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:pal_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857214 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967857214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2aj1 " "Found entity 1: altsyncram_2aj1" {  } { { "db/altsyncram_2aj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_2aj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967857276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967857276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:vga_osd\|altshift_taps:rdout2_rtl_0 " "Elaborated megafunction instantiation \"osd:vga_osd\|altshift_taps:rdout2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967857402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:vga_osd\|altshift_taps:rdout2_rtl_0 " "Instantiated megafunction \"osd:vga_osd\|altshift_taps:rdout2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857403 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967857403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_htu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_htu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_htu " "Found entity 1: shift_taps_htu" {  } { { "db/shift_taps_htu.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/shift_taps_htu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967857451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967857451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_to91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_to91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_to91 " "Found entity 1: altsyncram_to91" {  } { { "db/altsyncram_to91.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_to91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967857527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967857527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/cntr_shf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967857590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967857590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967857650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967857650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|sd_card:sd_card\|sdbuf:buffer\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|sd_card:sd_card\|sdbuf:buffer\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967857705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|sd_card:sd_card\|sdbuf:buffer\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|sd_card:sd_card\|sdbuf:buffer\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857705 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967857705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdt1 " "Found entity 1: altsyncram_cdt1" {  } { { "db/altsyncram_cdt1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_cdt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967857758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967857758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_h_poly_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_h_poly_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967857854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_h_poly_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_h_poly_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ZXNext.ram0_ascal_dd81f3e1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ZXNext.ram0_ascal_dd81f3e1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967857854 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967857854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4sm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4sm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4sm1 " "Found entity 1: altsyncram_4sm1" {  } { { "db/altsyncram_4sm1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4sm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967857916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967857916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altshift_taps:o_dcptv_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altshift_taps:o_dcptv_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967858050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altshift_taps:o_dcptv_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altshift_taps:o_dcptv_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858051 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967858051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vuu " "Found entity 1: shift_taps_vuu" {  } { { "db/shift_taps_vuu.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/shift_taps_vuu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967858099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967858099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lr91 " "Found entity 1: altsyncram_lr91" {  } { { "db/altsyncram_lr91.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_lr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967858171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967858171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/cntr_uhf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967858256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967858256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:hdmi_osd\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"osd:hdmi_osd\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967858307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:hdmi_osd\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"osd:hdmi_osd\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858307 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967858307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i6k1 " "Found entity 1: altsyncram_i6k1" {  } { { "db/altsyncram_i6k1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_i6k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967858361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967858361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf1\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf1\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967858438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf1\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf1\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 448 " "Parameter \"NUMWORDS_A\" = \"448\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 448 " "Parameter \"NUMWORDS_B\" = \"448\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858439 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967858439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u6n1 " "Found entity 1: altsyncram_u6n1" {  } { { "db/altsyncram_u6n1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_u6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967858498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967858498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:vga_osd\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"osd:vga_osd\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967858560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:vga_osd\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"osd:vga_osd\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858560 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967858560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0nl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0nl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0nl1 " "Found entity 1: altsyncram_0nl1" {  } { { "db/altsyncram_0nl1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_0nl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967858612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967858612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:vga_osd\|altshift_taps:rdout2_rtl_1 " "Elaborated megafunction instantiation \"osd:vga_osd\|altshift_taps:rdout2_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967858736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:vga_osd\|altshift_taps:rdout2_rtl_1 " "Instantiated megafunction \"osd:vga_osd\|altshift_taps:rdout2_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858736 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967858736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0vu " "Found entity 1: shift_taps_0vu" {  } { { "db/shift_taps_0vu.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/shift_taps_0vu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967858793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967858793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nr91 " "Found entity 1: altsyncram_nr91" {  } { { "db/altsyncram_nr91.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_nr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967858872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967858872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_dpram_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_dpram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967858932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_dpram_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_dpram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967858932 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967858932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_32k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_32k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_32k1 " "Found entity 1: altsyncram_32k1" {  } { { "db/altsyncram_32k1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_32k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967859016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967859016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 699 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967859077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967859077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967859077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967859077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967859077 ""}  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 699 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967859077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/lpm_divide_jbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967859150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967859150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967859204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967859204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967859248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967859248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 698 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967859356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967859356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967859356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967859356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967859356 ""}  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 698 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967859356 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1610967860288 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a9 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a10 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a11 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a12 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a13 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a14 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a15 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a9 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6313 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a10 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6313 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a11 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6313 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a12 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6313 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a13 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6313 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a14 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_4fj1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6313 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0\|altsyncram_mkr1:auto_generated\|ram_block1a8 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0\|altsyncram_mkr1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_mkr1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_mkr1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/input/keyboard/ps2_keyb.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/ps2_keyb.vhd" 101 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1548 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|keymaps:keymaps|altsyncram:ram_q_rtl_0|altsyncram_mkr1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a9 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ubn1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a10 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ubn1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a11 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ubn1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a12 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ubn1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a13 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ubn1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6260 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a9 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ubn1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6313 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a10 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ubn1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6313 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a11 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ubn1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6313 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a12 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ubn1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6313 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a13 " "Synthesized away node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ubn1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 6313 0 0 } } { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1841 0 0 } } { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967860629 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1610967860629 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1610967860629 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 7 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 7 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1610967861171 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_DQ\[0\] " "Inserted always-enabled tri-state buffer between \"SDRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1610967871090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_DQ\[1\] " "Inserted always-enabled tri-state buffer between \"SDRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1610967871090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_DQ\[2\] " "Inserted always-enabled tri-state buffer between \"SDRAM_DQ\[2\]\" and its non-tri-state driver." {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1610967871090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_DQ\[3\] " "Inserted always-enabled tri-state buffer between \"SDRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1610967871090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_DQ\[12\] " "Inserted always-enabled tri-state buffer between \"SDRAM_DQ\[12\]\" and its non-tri-state driver." {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1610967871090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_DQ\[13\] " "Inserted always-enabled tri-state buffer between \"SDRAM_DQ\[13\]\" and its non-tri-state driver." {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1610967871090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_DQ\[14\] " "Inserted always-enabled tri-state buffer between \"SDRAM_DQ\[14\]\" and its non-tri-state driver." {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1610967871090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_DQ\[15\] " "Inserted always-enabled tri-state buffer between \"SDRAM_DQ\[15\]\" and its non-tri-state driver." {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1610967871090 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1610967871090 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDIO_DAT\[0\] " "bidirectional pin \"SDIO_DAT\[0\]\" has no driver" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1610967871091 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1610967871091 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[2\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[2\] " "Converted the fan-out from the tri-state buffer \"emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[2\]\" to the node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[2\]\" into an OR gate" {  } { { "rtl/ram/sram.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sram.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 0 1610967879693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[0\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[0\] " "Converted the fan-out from the tri-state buffer \"emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[0\]\" to the node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[0\]\" into an OR gate" {  } { { "rtl/ram/sram.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sram.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 0 1610967879693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[5\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[5\] " "Converted the fan-out from the tri-state buffer \"emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[5\]\" to the node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[5\]\" into an OR gate" {  } { { "rtl/ram/sram.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sram.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 0 1610967879693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[7\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[7\] " "Converted the fan-out from the tri-state buffer \"emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[7\]\" to the node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[7\]\" into an OR gate" {  } { { "rtl/ram/sram.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sram.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 0 1610967879693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[3\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[3\] " "Converted the fan-out from the tri-state buffer \"emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[3\]\" to the node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[3\]\" into an OR gate" {  } { { "rtl/ram/sram.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sram.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 0 1610967879693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[4\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[4\] " "Converted the fan-out from the tri-state buffer \"emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[4\]\" to the node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[4\]\" into an OR gate" {  } { { "rtl/ram/sram.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sram.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 0 1610967879693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[1\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[1\] " "Converted the fan-out from the tri-state buffer \"emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[1\]\" to the node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[1\]\" into an OR gate" {  } { { "rtl/ram/sram.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sram.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 0 1610967879693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[6\] emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[6\] " "Converted the fan-out from the tri-state buffer \"emu:emu\|Mister_sRam:sRam\|SRAM_DQ\[6\]\" to the node \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\|sram_data_in\[6\]\" into an OR gate" {  } { { "rtl/ram/sram.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sram.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 0 1610967879693 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1610967879693 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_DQ\[0\]~synth " "Node \"SDRAM_DQ\[0\]~synth\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967900194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_DQ\[1\]~synth " "Node \"SDRAM_DQ\[1\]~synth\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967900194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_DQ\[2\]~synth " "Node \"SDRAM_DQ\[2\]~synth\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967900194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_DQ\[3\]~synth " "Node \"SDRAM_DQ\[3\]~synth\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967900194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_DQ\[12\]~synth " "Node \"SDRAM_DQ\[12\]~synth\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967900194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_DQ\[13\]~synth " "Node \"SDRAM_DQ\[13\]~synth\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967900194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_DQ\[14\]~synth " "Node \"SDRAM_DQ\[14\]~synth\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967900194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_DQ\[15\]~synth " "Node \"SDRAM_DQ\[15\]~synth\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967900194 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1610967900194 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_MCLK GND " "Pin \"HDMI_MCLK\" is stuck at GND" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610967900196 "|sys_top|HDMI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1610967900196 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "545 " "545 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610967943762 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967943981 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967943981 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967943981 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967943981 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967943981 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967943981 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967943981 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "phase_done" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967943981 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "up_dn" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967943981 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967943981 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "gnd" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967943981 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1610967943981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/github/ZXnext_MiSTer/output_files/ZXNext.map.smsg " "Generated suppressed messages file C:/github/ZXnext_MiSTer/output_files/ZXNext.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967945536 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/github/ZXnext_MiSTer/db/ZXNext.map.json_files/ " "Generated JSON formatted report files in C:/github/ZXnext_MiSTer/db/ZXNext.map.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967945613 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/github/ZXnext_MiSTer/db/ZXNext.flow.json_files/ " "Generated JSON formatted report files in C:/github/ZXnext_MiSTer/db/ZXNext.flow.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967945642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "30 1 5 0 0 " "Adding 30 node(s), including 1 DDIO, 5 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1610967949178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967949178 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1610967952638 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1610967952638 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1610967952679 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1610967952679 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[4\].gpll " "RST port on the PLL is not properly connected on instance emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[4\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1610967952807 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1610967952807 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[3\].gpll " "RST port on the PLL is not properly connected on instance emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[3\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1610967952835 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1610967952835 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1610967952881 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1610967952881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610967955451 "|sys_top|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1610967955451 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46793 " "Implemented 46793 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610967955598 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610967955598 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1610967955598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45595 " "Implemented 45595 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610967955598 ""} { "Info" "ICUT_CUT_TM_RAMS" "1002 " "Implemented 1002 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1610967955598 ""} { "Info" "ICUT_CUT_TM_PLLS" "5 " "Implemented 5 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1610967955598 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "29 " "Implemented 29 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1610967955598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610967955598 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/github/ZXnext_MiSTer/db/ZXNext.map.json_files/ " "Generated JSON formatted report files in C:/github/ZXnext_MiSTer/db/ZXNext.map.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967955744 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/github/ZXnext_MiSTer/db/ZXNext.flow.json_files/ " "Generated JSON formatted report files in C:/github/ZXnext_MiSTer/db/ZXNext.flow.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967955768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 209 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5572 " "Peak virtual memory: 5572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610967955841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 18 12:05:55 2021 " "Processing ended: Mon Jan 18 12:05:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610967955841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:02 " "Elapsed time: 00:03:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610967955841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:52 " "Total CPU time (on all processors): 00:03:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610967955841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967955841 ""}
