

================================================================
== Vitis HLS Report for 'Bert_layer'
================================================================
* Date:           Sat Sep  2 22:11:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  426102783|  426102783|  4.261 sec|  4.261 sec|  426102784|  426102784|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                                  |                                                       |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                             Instance                             |                         Module                        |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_Linear_layer_qkv_fu_302                                       |Linear_layer_qkv                                       |  35527694|  35527694|  0.355 sec|  0.355 sec|  35527694|  35527694|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318  |Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2  |      9218|      9218|  92.180 us|  92.180 us|      9218|      9218|       no|
        |grp_Self_attention_fu_324                                         |Self_attention                                         |     44881|     44881|   0.449 ms|   0.449 ms|     44881|     44881|       no|
        |grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332                   |Bert_layer_Pipeline_l_bias_i10_l_j10                   |      9225|      9225|  92.250 us|  92.250 us|      9225|      9225|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339  |Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2  |     36866|     36866|   0.369 ms|   0.369 ms|     36866|     36866|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344                         |Bert_layer_Pipeline_l_S_k_0_k3                         |      3848|      3848|  38.480 us|  38.480 us|      3848|      3848|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356                |Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11                |      9225|      9225|  92.250 us|  92.250 us|      9225|      9225|       no|
        |grp_Layer_norm_fu_364                                             |Layer_norm                                             |     56254|     56254|   0.563 ms|   0.563 ms|     56254|     56254|       no|
        |grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374                   |Bert_layer_Pipeline_l_bias_i16_l_j15                   |     36873|     36873|   0.369 ms|   0.369 ms|     36873|     36873|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381  |Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2  |      9218|      9218|  92.180 us|  92.180 us|      9218|      9218|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386                         |Bert_layer_Pipeline_l_S_k_0_k4                         |      3848|      3848|  38.480 us|  38.480 us|      3848|      3848|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398                |Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16                |     37067|     37067|   0.371 ms|   0.371 ms|     37067|     37067|       no|
        |grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434                   |Bert_layer_Pipeline_l_bias_i19_l_j18                   |      9225|      9225|  92.250 us|  92.250 us|      9225|      9225|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441                         |Bert_layer_Pipeline_l_S_k_0_k5                         |     15368|     15368|   0.154 ms|   0.154 ms|     15368|     15368|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453               |Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117               |      9225|      9225|  92.250 us|  92.250 us|      9225|      9225|       no|
        |grp_Layer_norm_1_fu_460                                           |Layer_norm_1                                           |     56254|     56254|   0.563 ms|   0.563 ms|     56254|     56254|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        +--------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                    |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- l_gemm_i9_l_j9    |   35509248|   35509248|      3853|          -|          -|   9216|        no|
        |- l_gemm_i15_l_j14  |  142036992|  142036992|      3853|          -|          -|  36864|        no|
        |- l_gemm_i18_l_j17  |  141677568|  141677568|     15373|          -|          -|   9216|        no|
        +--------------------+-----------+-----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    474|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      121|  212|   58768|  51918|    0|
|Memory           |      544|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1862|    -|
|Register         |        -|    -|     380|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      665|  212|   59148|  54254|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      237|   96|      55|    101|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318  |Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2  |        0|    0|     45|    182|    0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339  |Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2  |        0|    0|     51|    195|    0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381  |Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2  |        0|    0|     45|    182|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356                |Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11                |        0|    0|    233|    214|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453               |Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117               |        0|    0|    233|    214|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398                |Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16                |       35|  117|  26569|  18214|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344                         |Bert_layer_Pipeline_l_S_k_0_k3                         |        0|    0|    335|    257|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386                         |Bert_layer_Pipeline_l_S_k_0_k4                         |        0|    0|    337|    259|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441                         |Bert_layer_Pipeline_l_S_k_0_k5                         |        0|    0|    339|    266|    0|
    |grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332                   |Bert_layer_Pipeline_l_bias_i10_l_j10                   |        0|    0|    233|    214|    0|
    |grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374                   |Bert_layer_Pipeline_l_bias_i16_l_j15                   |        0|    0|    241|    227|    0|
    |grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434                   |Bert_layer_Pipeline_l_bias_i19_l_j18                   |        0|    0|    233|    214|    0|
    |grp_Layer_norm_fu_364                                             |Layer_norm                                             |        0|    0|   1875|   1490|    0|
    |grp_Layer_norm_1_fu_460                                           |Layer_norm_1                                           |        0|    0|   1875|   1490|    0|
    |grp_Linear_layer_qkv_fu_302                                       |Linear_layer_qkv                                       |        0|    5|   1078|   1721|    0|
    |grp_Self_attention_fu_324                                         |Self_attention                                         |       86|   77|  23720|  24016|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U396                               |dadd_64ns_64ns_64_7_full_dsp_1                         |        0|    3|    630|   1141|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U388                               |fadd_32ns_32ns_32_5_full_dsp_1                         |        0|    2|    205|    390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U387                           |faddfsub_32ns_32ns_32_5_full_dsp_1                     |        0|    2|    205|    390|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U391                                |fdiv_32ns_32ns_32_16_no_dsp_1                          |        0|    0|      0|      0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U392                                |fdiv_32ns_32ns_32_16_no_dsp_1                          |        0|    0|      0|      0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U389                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|    3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U390                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|    3|    143|    321|    0|
    |fpext_32ns_64_2_no_dsp_1_U394                                     |fpext_32ns_64_2_no_dsp_1                               |        0|    0|      0|      0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U393                                   |fptrunc_64ns_32_2_no_dsp_1                             |        0|    0|      0|      0|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U395                               |fsqrt_32ns_32ns_32_16_no_dsp_1                         |        0|    0|      0|      0|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                             |                                                       |      121|  212|  58768|  51918|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v220_U  |v220_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v221_U  |v220_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v222_U  |v220_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v224_U  |v220_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v229_U  |v220_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v223_U  |v223_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v225_U  |v223_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v226_U  |v223_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v230_U  |v223_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v227_U  |v227_RAM_AUTO_1R1W  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    |v228_U  |v228_RAM_AUTO_1R1W  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                    |      544|  0|   0|    0| 156672|  352|    11|      5013504|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln179_1_fu_495_p2             |         +|   0|  0|  17|          14|           1|
    |add_ln179_fu_507_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln180_fu_535_p2               |         +|   0|  0|  13|          10|           1|
    |add_ln286_1_fu_642_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln286_fu_654_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln287_fu_682_p2               |         +|   0|  0|  12|          12|           1|
    |add_ln339_1_fu_806_p2             |         +|   0|  0|  17|          14|           1|
    |add_ln339_fu_818_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln340_fu_846_p2               |         +|   0|  0|  13|          10|           1|
    |empty_374_fu_598_p2               |         +|   0|  0|  17|          14|          14|
    |empty_377_fu_762_p2               |         +|   0|  0|  16|          16|          16|
    |empty_380_fu_911_p2               |         +|   0|  0|  14|          14|          14|
    |empty_376_fu_753_p2               |         -|   0|  0|  16|          16|          16|
    |empty_379_fu_902_p2               |         -|   0|  0|  14|          14|          14|
    |sub_ln182_fu_589_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln183_fu_627_p2               |         -|   0|  0|  27|          20|          20|
    |sub_ln289_fu_740_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln290_fu_791_p2               |         -|   0|  0|  29|          22|          22|
    |sub_ln342_fu_885_p2               |         -|   0|  0|  23|          16|          16|
    |sub_ln343_fu_940_p2               |         -|   0|  0|  29|          22|          22|
    |icmp_ln179_fu_489_p2              |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln180_fu_513_p2              |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln286_fu_636_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln287_fu_660_p2              |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln339_fu_800_p2              |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln340_fu_824_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state14_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state24_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |select_ln179_1_fu_527_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln179_fu_519_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln286_1_fu_674_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln286_fu_666_p3            |    select|   0|  0|  12|           1|           1|
    |select_ln339_1_fu_838_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln339_fu_830_p3            |    select|   0|  0|  10|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 474|         355|         285|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  164|         37|    1|         37|
    |grp_Linear_layer_qkv_fu_302_v203_q0  |   20|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_302_v204_q0  |   20|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_302_v3_q0    |   20|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_302_v3_q1    |   20|          4|   32|        128|
    |grp_fu_1134_ce                       |   65|         13|    1|         13|
    |grp_fu_1134_opcode                   |   65|         13|    2|         26|
    |grp_fu_1134_p0                       |   65|         13|   32|        416|
    |grp_fu_1134_p1                       |   65|         13|   32|        416|
    |grp_fu_1138_ce                       |   25|          5|    1|          5|
    |grp_fu_1138_p0                       |   25|          5|   32|        160|
    |grp_fu_1138_p1                       |   25|          5|   32|        160|
    |grp_fu_1142_ce                       |   42|          8|    1|          8|
    |grp_fu_1142_p0                       |   42|          8|   32|        256|
    |grp_fu_1142_p1                       |   42|          8|   32|        256|
    |grp_fu_1146_ce                       |   14|          3|    1|          3|
    |grp_fu_1146_p0                       |   14|          3|   32|         96|
    |grp_fu_1146_p1                       |   14|          3|   32|         96|
    |grp_fu_1150_ce                       |   20|          4|    1|          4|
    |grp_fu_1150_p0                       |   20|          4|   32|        128|
    |grp_fu_1150_p1                       |   20|          4|   32|        128|
    |grp_fu_1154_ce                       |   20|          4|    1|          4|
    |grp_fu_1154_p0                       |   20|          4|   32|        128|
    |grp_fu_1154_p1                       |   20|          4|   32|        128|
    |grp_fu_1158_ce                       |   20|          4|    1|          4|
    |grp_fu_1158_p0                       |   20|          4|   64|        256|
    |grp_fu_1161_ce                       |   20|          4|    1|          4|
    |grp_fu_1161_p0                       |   20|          4|   32|        128|
    |grp_fu_1164_ce                       |   14|          3|    1|          3|
    |grp_fu_1164_p0                       |   14|          3|   32|         96|
    |grp_fu_1164_p1                       |   14|          3|   32|         96|
    |grp_fu_1168_ce                       |   14|          3|    1|          3|
    |grp_fu_1168_p0                       |   14|          3|   64|        192|
    |grp_fu_1168_p1                       |   14|          3|   64|        192|
    |i15_fu_246                           |    9|          2|    4|          8|
    |i18_fu_258                           |    9|          2|    4|          8|
    |i9_fu_190                            |    9|          2|    4|          8|
    |indvar_flatten38_fu_250              |    9|          2|   16|         32|
    |indvar_flatten6_fu_194               |    9|          2|   14|         28|
    |indvar_flatten70_fu_262              |    9|          2|   14|         28|
    |j14_fu_242                           |    9|          2|   12|         24|
    |j17_fu_254                           |    9|          2|   10|         20|
    |j9_fu_186                            |    9|          2|   10|         20|
    |v202_address0                        |   14|          3|   14|         42|
    |v202_ce0                             |   14|          3|    1|          3|
    |v203_ce0                             |    9|          2|    1|          2|
    |v204_ce0                             |    9|          2|    1|          2|
    |v205_ce0                             |    9|          2|    1|          2|
    |v206_ce0                             |    9|          2|    1|          2|
    |v207_ce0                             |    9|          2|    1|          2|
    |v208_ce0                             |    9|          2|    1|          2|
    |v220_address0                        |   14|          3|   14|         42|
    |v220_ce0                             |   14|          3|    1|          3|
    |v220_ce1                             |    9|          2|    1|          2|
    |v220_we0                             |    9|          2|    1|          2|
    |v221_address0                        |   14|          3|   14|         42|
    |v221_ce0                             |   14|          3|    1|          3|
    |v221_ce1                             |    9|          2|    1|          2|
    |v221_we0                             |    9|          2|    1|          2|
    |v222_address0                        |   14|          3|   14|         42|
    |v222_ce0                             |   14|          3|    1|          3|
    |v222_ce1                             |    9|          2|    1|          2|
    |v222_we0                             |    9|          2|    1|          2|
    |v223_address0                        |   14|          3|   14|         42|
    |v223_ce0                             |   14|          3|    1|          3|
    |v223_we0                             |    9|          2|    1|          2|
    |v224_address0                        |   31|          6|   14|         84|
    |v224_ce0                             |   31|          6|    1|          6|
    |v224_ce1                             |    9|          2|    1|          2|
    |v224_d0                              |   20|          4|   32|        128|
    |v224_we0                             |   20|          4|    1|          4|
    |v225_address0                        |   14|          3|   14|         42|
    |v225_ce0                             |   14|          3|    1|          3|
    |v225_we0                             |    9|          2|    1|          2|
    |v226_address0                        |   20|          4|   14|         56|
    |v226_ce0                             |   20|          4|    1|          4|
    |v226_we0                             |    9|          2|    1|          2|
    |v227_address0                        |   31|          6|   16|         96|
    |v227_ce0                             |   31|          6|    1|          6|
    |v227_ce1                             |    9|          2|    1|          2|
    |v227_d0                              |   20|          4|   32|        128|
    |v227_we0                             |   20|          4|    1|          4|
    |v228_address0                        |   14|          3|   16|         48|
    |v228_ce0                             |   14|          3|    1|          3|
    |v228_we0                             |    9|          2|    1|          2|
    |v229_address0                        |   31|          6|   14|         84|
    |v229_ce0                             |   31|          6|    1|          6|
    |v229_ce1                             |    9|          2|    1|          2|
    |v229_d0                              |   20|          4|   32|        128|
    |v229_we0                             |   20|          4|    1|          4|
    |v230_address0                        |   14|          3|   14|         42|
    |v230_ce0                             |   14|          3|    1|          3|
    |v230_we0                             |    9|          2|    1|          2|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1862|        385| 1204|       5274|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  36|   0|   36|          0|
    |empty_374_reg_1009                                                             |  14|   0|   14|          0|
    |empty_377_reg_1072                                                             |  16|   0|   16|          0|
    |empty_380_reg_1114                                                             |  14|   0|   14|          0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453_ap_start_reg               |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356_ap_start_reg                |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398_ap_start_reg                |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Layer_norm_1_fu_460_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_Layer_norm_fu_364_ap_start_reg                                             |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_fu_302_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_Self_attention_fu_324_ap_start_reg                                         |   1|   0|    1|          0|
    |i15_fu_246                                                                     |   4|   0|    4|          0|
    |i18_fu_258                                                                     |   4|   0|    4|          0|
    |i9_fu_190                                                                      |   4|   0|    4|          0|
    |indvar_flatten38_fu_250                                                        |  16|   0|   16|          0|
    |indvar_flatten6_fu_194                                                         |  14|   0|   14|          0|
    |indvar_flatten70_fu_262                                                        |  14|   0|   14|          0|
    |j14_fu_242                                                                     |  12|   0|   12|          0|
    |j17_fu_254                                                                     |  10|   0|   10|          0|
    |j9_fu_186                                                                      |  10|   0|   10|          0|
    |select_ln179_1_reg_977                                                         |   4|   0|    4|          0|
    |select_ln179_reg_970                                                           |  10|   0|   10|          0|
    |select_ln286_1_reg_1039                                                        |   4|   0|    4|          0|
    |select_ln286_reg_1032                                                          |  12|   0|   12|          0|
    |select_ln339_1_reg_1102                                                        |   4|   0|    4|          0|
    |select_ln339_reg_1095                                                          |  10|   0|   10|          0|
    |sub_ln182_reg_1004                                                             |   6|   0|   14|          8|
    |sub_ln183_reg_1019                                                             |  12|   0|   20|          8|
    |sub_ln289_reg_1067                                                             |   6|   0|   14|          8|
    |sub_ln290_reg_1082                                                             |  14|   0|   22|          8|
    |sub_ln342_reg_1109                                                             |   6|   0|   16|         10|
    |sub_ln343_reg_1124                                                             |  12|   0|   22|         10|
    |v224_load_reg_1024                                                             |  32|   0|   32|          0|
    |v227_load_reg_1087                                                             |  32|   0|   32|          0|
    |v229_load_reg_1129                                                             |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 380|   0|  432|         52|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|v202_address0  |  out|   14|   ap_memory|          v202|         array|
|v202_ce0       |  out|    1|   ap_memory|          v202|         array|
|v202_q0        |   in|   32|   ap_memory|          v202|         array|
|v203_address0  |  out|   20|   ap_memory|          v203|         array|
|v203_ce0       |  out|    1|   ap_memory|          v203|         array|
|v203_q0        |   in|   32|   ap_memory|          v203|         array|
|v204_address0  |  out|   10|   ap_memory|          v204|         array|
|v204_ce0       |  out|    1|   ap_memory|          v204|         array|
|v204_q0        |   in|   32|   ap_memory|          v204|         array|
|v205_address0  |  out|   20|   ap_memory|          v205|         array|
|v205_ce0       |  out|    1|   ap_memory|          v205|         array|
|v205_q0        |   in|   32|   ap_memory|          v205|         array|
|v206_address0  |  out|   10|   ap_memory|          v206|         array|
|v206_ce0       |  out|    1|   ap_memory|          v206|         array|
|v206_q0        |   in|   32|   ap_memory|          v206|         array|
|v207_address0  |  out|   20|   ap_memory|          v207|         array|
|v207_ce0       |  out|    1|   ap_memory|          v207|         array|
|v207_q0        |   in|   32|   ap_memory|          v207|         array|
|v208_address0  |  out|   10|   ap_memory|          v208|         array|
|v208_ce0       |  out|    1|   ap_memory|          v208|         array|
|v208_q0        |   in|   32|   ap_memory|          v208|         array|
|v209_address0  |  out|   20|   ap_memory|          v209|         array|
|v209_ce0       |  out|    1|   ap_memory|          v209|         array|
|v209_q0        |   in|   32|   ap_memory|          v209|         array|
|v210_address0  |  out|   10|   ap_memory|          v210|         array|
|v210_ce0       |  out|    1|   ap_memory|          v210|         array|
|v210_q0        |   in|   32|   ap_memory|          v210|         array|
|v211_address0  |  out|   22|   ap_memory|          v211|         array|
|v211_ce0       |  out|    1|   ap_memory|          v211|         array|
|v211_q0        |   in|   32|   ap_memory|          v211|         array|
|v212_address0  |  out|   12|   ap_memory|          v212|         array|
|v212_ce0       |  out|    1|   ap_memory|          v212|         array|
|v212_q0        |   in|   32|   ap_memory|          v212|         array|
|v213_address0  |  out|   22|   ap_memory|          v213|         array|
|v213_ce0       |  out|    1|   ap_memory|          v213|         array|
|v213_q0        |   in|   32|   ap_memory|          v213|         array|
|v214_address0  |  out|   10|   ap_memory|          v214|         array|
|v214_ce0       |  out|    1|   ap_memory|          v214|         array|
|v214_q0        |   in|   32|   ap_memory|          v214|         array|
|v215_address0  |  out|   10|   ap_memory|          v215|         array|
|v215_ce0       |  out|    1|   ap_memory|          v215|         array|
|v215_q0        |   in|   32|   ap_memory|          v215|         array|
|v216_address0  |  out|   10|   ap_memory|          v216|         array|
|v216_ce0       |  out|    1|   ap_memory|          v216|         array|
|v216_q0        |   in|   32|   ap_memory|          v216|         array|
|v217_address0  |  out|   10|   ap_memory|          v217|         array|
|v217_ce0       |  out|    1|   ap_memory|          v217|         array|
|v217_q0        |   in|   32|   ap_memory|          v217|         array|
|v218_address0  |  out|   10|   ap_memory|          v218|         array|
|v218_ce0       |  out|    1|   ap_memory|          v218|         array|
|v218_q0        |   in|   32|   ap_memory|          v218|         array|
|v219_address0  |  out|   14|   ap_memory|          v219|         array|
|v219_ce0       |  out|    1|   ap_memory|          v219|         array|
|v219_we0       |  out|    1|   ap_memory|          v219|         array|
|v219_d0        |  out|   32|   ap_memory|          v219|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 14 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 24 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 19 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 32 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 27 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j9 = alloca i32 1"   --->   Operation 37 'alloca' 'j9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i9 = alloca i32 1"   --->   Operation 38 'alloca' 'i9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 39 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%v220 = alloca i64 1" [kernel.cpp:381]   --->   Operation 40 'alloca' 'v220' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%v221 = alloca i64 1" [kernel.cpp:383]   --->   Operation 41 'alloca' 'v221' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%v222 = alloca i64 1" [kernel.cpp:385]   --->   Operation 42 'alloca' 'v222' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%v223 = alloca i64 1"   --->   Operation 43 'alloca' 'v223' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%v224 = alloca i64 1" [kernel.cpp:389]   --->   Operation 44 'alloca' 'v224' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%v225 = alloca i64 1" [kernel.cpp:391]   --->   Operation 45 'alloca' 'v225' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%v226 = alloca i64 1"   --->   Operation 46 'alloca' 'v226' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%v227 = alloca i64 1" [kernel.cpp:395]   --->   Operation 47 'alloca' 'v227' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%v228 = alloca i64 1" [kernel.cpp:397]   --->   Operation 48 'alloca' 'v228' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%v229 = alloca i64 1" [kernel.cpp:399]   --->   Operation 49 'alloca' 'v229' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%v230 = alloca i64 1" [kernel.cpp:401]   --->   Operation 50 'alloca' 'v230' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln382 = call void @Linear_layer_qkv, i32 %v202, i32 %v203, i32 %v204, i32 %v220" [kernel.cpp:382]   --->   Operation 51 'call' 'call_ln382' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2, i32 %v224"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln179 = store i14 0, i14 %indvar_flatten6" [kernel.cpp:179]   --->   Operation 53 'store' 'store_ln179' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln179 = store i4 0, i4 %i9" [kernel.cpp:179]   --->   Operation 54 'store' 'store_ln179' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln179 = store i10 0, i10 %j9" [kernel.cpp:179]   --->   Operation 55 'store' 'store_ln179' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln382 = call void @Linear_layer_qkv, i32 %v202, i32 %v203, i32 %v204, i32 %v220" [kernel.cpp:382]   --->   Operation 56 'call' 'call_ln382' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2, i32 %v224"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln384 = call void @Linear_layer_qkv, i32 %v202, i32 %v205, i32 %v206, i32 %v221" [kernel.cpp:384]   --->   Operation 58 'call' 'call_ln384' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln384 = call void @Linear_layer_qkv, i32 %v202, i32 %v205, i32 %v206, i32 %v221" [kernel.cpp:384]   --->   Operation 59 'call' 'call_ln384' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln386 = call void @Linear_layer_qkv, i32 %v202, i32 %v207, i32 %v208, i32 %v222" [kernel.cpp:386]   --->   Operation 60 'call' 'call_ln386' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln386 = call void @Linear_layer_qkv, i32 %v202, i32 %v207, i32 %v208, i32 %v222" [kernel.cpp:386]   --->   Operation 61 'call' 'call_ln386' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln388 = call void @Self_attention, i32 %v220, i32 %v221, i32 %v222, i32 %v223" [kernel.cpp:388]   --->   Operation 62 'call' 'call_ln388' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%spectopmodule_ln361 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [kernel.cpp:361]   --->   Operation 63 'spectopmodule' 'spectopmodule_ln361' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v202, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v202"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v203, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v203"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v204, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v204"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v205, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v205"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v206, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v206"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v207, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v207"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v208, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v208"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v209"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v210, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v210"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v211, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v211"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v212, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v212"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v213, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v213"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v214, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v214"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v215, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v215"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v216"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v217, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v217"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v218, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v218"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v219, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v219"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln388 = call void @Self_attention, i32 %v220, i32 %v221, i32 %v222, i32 %v223" [kernel.cpp:388]   --->   Operation 100 'call' 'call_ln388' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln179 = br void %l_S_k_0_k3.i" [kernel.cpp:179]   --->   Operation 101 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.77>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i14 %indvar_flatten6" [kernel.cpp:179]   --->   Operation 102 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (2.20ns)   --->   "%icmp_ln179 = icmp_eq  i14 %indvar_flatten6_load, i14 9216" [kernel.cpp:179]   --->   Operation 103 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (1.81ns)   --->   "%add_ln179_1 = add i14 %indvar_flatten6_load, i14 1" [kernel.cpp:179]   --->   Operation 104 'add' 'add_ln179_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln179, void %for.inc44.i, void %for.inc66.i.preheader" [kernel.cpp:179]   --->   Operation 105 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%j9_load = load i10 %j9" [kernel.cpp:180]   --->   Operation 106 'load' 'j9_load' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%i9_load = load i4 %i9" [kernel.cpp:179]   --->   Operation 107 'load' 'i9_load' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.73ns)   --->   "%add_ln179 = add i4 %i9_load, i4 1" [kernel.cpp:179]   --->   Operation 108 'add' 'add_ln179' <Predicate = (!icmp_ln179)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (1.77ns)   --->   "%icmp_ln180 = icmp_eq  i10 %j9_load, i10 768" [kernel.cpp:180]   --->   Operation 109 'icmp' 'icmp_ln180' <Predicate = (!icmp_ln179)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.68ns)   --->   "%select_ln179 = select i1 %icmp_ln180, i10 0, i10 %j9_load" [kernel.cpp:179]   --->   Operation 110 'select' 'select_ln179' <Predicate = (!icmp_ln179)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.02ns)   --->   "%select_ln179_1 = select i1 %icmp_ln180, i4 %add_ln179, i4 %i9_load" [kernel.cpp:179]   --->   Operation 111 'select' 'select_ln179_1' <Predicate = (!icmp_ln179)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (1.73ns)   --->   "%add_ln180 = add i10 %select_ln179, i10 1" [kernel.cpp:180]   --->   Operation 112 'add' 'add_ln180' <Predicate = (!icmp_ln179)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln180 = store i14 %add_ln179_1, i14 %indvar_flatten6" [kernel.cpp:180]   --->   Operation 113 'store' 'store_ln180' <Predicate = (!icmp_ln179)> <Delay = 1.58>
ST_9 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln180 = store i4 %select_ln179_1, i4 %i9" [kernel.cpp:180]   --->   Operation 114 'store' 'store_ln180' <Predicate = (!icmp_ln179)> <Delay = 1.58>
ST_9 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln180 = store i10 %add_ln180, i10 %j9" [kernel.cpp:180]   --->   Operation 115 'store' 'store_ln180' <Predicate = (!icmp_ln179)> <Delay = 1.58>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%j14 = alloca i32 1"   --->   Operation 116 'alloca' 'j14' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%i15 = alloca i32 1"   --->   Operation 117 'alloca' 'i15' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%indvar_flatten38 = alloca i32 1"   --->   Operation 118 'alloca' 'indvar_flatten38' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_9 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i10_l_j10, i32 %v224, i32 %v210"   --->   Operation 119 'call' 'call_ln0' <Predicate = (icmp_ln179)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 120 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2, i32 %v227"   --->   Operation 120 'call' 'call_ln0' <Predicate = (icmp_ln179)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln286 = store i16 0, i16 %indvar_flatten38" [kernel.cpp:286]   --->   Operation 121 'store' 'store_ln286' <Predicate = (icmp_ln179)> <Delay = 1.58>
ST_9 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln286 = store i4 0, i4 %i15" [kernel.cpp:286]   --->   Operation 122 'store' 'store_ln286' <Predicate = (icmp_ln179)> <Delay = 1.58>
ST_9 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln286 = store i12 0, i12 %j14" [kernel.cpp:286]   --->   Operation 123 'store' 'store_ln286' <Predicate = (icmp_ln179)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.87>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln179_1, i10 0" [kernel.cpp:182]   --->   Operation 124 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln179_1, i8 0" [kernel.cpp:182]   --->   Operation 125 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i12 %tmp_46" [kernel.cpp:182]   --->   Operation 126 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.81ns)   --->   "%sub_ln182 = sub i14 %tmp_s, i14 %zext_ln182" [kernel.cpp:182]   --->   Operation 127 'sub' 'sub_ln182' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i10 %select_ln179" [kernel.cpp:183]   --->   Operation 128 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (1.81ns)   --->   "%empty_374 = add i14 %sub_ln182, i14 %zext_ln183" [kernel.cpp:182]   --->   Operation 129 'add' 'empty_374' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_374" [kernel.cpp:182]   --->   Operation 130 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%v224_addr = getelementptr i32 %v224, i64 0, i64 %p_cast" [kernel.cpp:182]   --->   Operation 131 'getelementptr' 'v224_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [2/2] (3.25ns)   --->   "%v224_load = load i14 %v224_addr" [kernel.cpp:185]   --->   Operation 132 'load' 'v224_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln179, i10 0" [kernel.cpp:183]   --->   Operation 133 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln179, i8 0" [kernel.cpp:183]   --->   Operation 134 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln183_3 = zext i18 %tmp_48" [kernel.cpp:183]   --->   Operation 135 'zext' 'zext_ln183_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (2.19ns)   --->   "%sub_ln183 = sub i20 %tmp_47, i20 %zext_ln183_3" [kernel.cpp:183]   --->   Operation 136 'sub' 'sub_ln183' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/2] (3.25ns)   --->   "%v224_load = load i14 %v224_addr" [kernel.cpp:185]   --->   Operation 137 'load' 'v224_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 12 <SV = 11> <Delay = 5.44>
ST_12 : Operation 138 [2/2] (5.44ns)   --->   "%call_ln185 = call void @Bert_layer_Pipeline_l_S_k_0_k3, i32 %v224_load, i32 %v224, i14 %empty_374, i20 %sub_ln183, i32 %v209, i14 %sub_ln182, i32 %v223" [kernel.cpp:185]   --->   Operation 138 'call' 'call_ln185' <Predicate = true> <Delay = 5.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i9_l_j9_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 140 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [kernel.cpp:180]   --->   Operation 141 'specloopname' 'specloopname_ln180' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln185 = call void @Bert_layer_Pipeline_l_S_k_0_k3, i32 %v224_load, i32 %v224, i14 %empty_374, i20 %sub_ln183, i32 %v209, i14 %sub_ln182, i32 %v223" [kernel.cpp:185]   --->   Operation 142 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln180 = br void %l_S_k_0_k3.i" [kernel.cpp:180]   --->   Operation 143 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i10_l_j10, i32 %v224, i32 %v210"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2, i32 %v227"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11, i32 %v202, i32 %v224, i32 %v225"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 0.00>
ST_16 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11, i32 %v202, i32 %v224, i32 %v225"   --->   Operation 147 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 148 [2/2] (0.00ns)   --->   "%call_ln394 = call void @Layer_norm, i32 %v225, i32 %v215, i32 %v216, i32 %v226" [kernel.cpp:394]   --->   Operation 148 'call' 'call_ln394' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 0.00>
ST_18 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln394 = call void @Layer_norm, i32 %v225, i32 %v215, i32 %v216, i32 %v226" [kernel.cpp:394]   --->   Operation 149 'call' 'call_ln394' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln286 = br void %l_S_k_0_k4.i" [kernel.cpp:286]   --->   Operation 150 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>

State 19 <SV = 14> <Delay = 5.82>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%indvar_flatten38_load = load i16 %indvar_flatten38" [kernel.cpp:286]   --->   Operation 151 'load' 'indvar_flatten38_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (2.42ns)   --->   "%icmp_ln286 = icmp_eq  i16 %indvar_flatten38_load, i16 36864" [kernel.cpp:286]   --->   Operation 152 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (2.07ns)   --->   "%add_ln286_1 = add i16 %indvar_flatten38_load, i16 1" [kernel.cpp:286]   --->   Operation 153 'add' 'add_ln286_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %for.inc44.i34, void %for.inc66.i42.preheader" [kernel.cpp:286]   --->   Operation 154 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%j14_load = load i12 %j14" [kernel.cpp:287]   --->   Operation 155 'load' 'j14_load' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%i15_load = load i4 %i15" [kernel.cpp:286]   --->   Operation 156 'load' 'i15_load' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (1.73ns)   --->   "%add_ln286 = add i4 %i15_load, i4 1" [kernel.cpp:286]   --->   Operation 157 'add' 'add_ln286' <Predicate = (!icmp_ln286)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (1.99ns)   --->   "%icmp_ln287 = icmp_eq  i12 %j14_load, i12 3072" [kernel.cpp:287]   --->   Operation 158 'icmp' 'icmp_ln287' <Predicate = (!icmp_ln286)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (0.69ns)   --->   "%select_ln286 = select i1 %icmp_ln287, i12 0, i12 %j14_load" [kernel.cpp:286]   --->   Operation 159 'select' 'select_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (1.02ns)   --->   "%select_ln286_1 = select i1 %icmp_ln287, i4 %add_ln286, i4 %i15_load" [kernel.cpp:286]   --->   Operation 160 'select' 'select_ln286_1' <Predicate = (!icmp_ln286)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (1.54ns)   --->   "%add_ln287 = add i12 %select_ln286, i12 1" [kernel.cpp:287]   --->   Operation 161 'add' 'add_ln287' <Predicate = (!icmp_ln286)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln287 = store i16 %add_ln286_1, i16 %indvar_flatten38" [kernel.cpp:287]   --->   Operation 162 'store' 'store_ln287' <Predicate = (!icmp_ln286)> <Delay = 1.58>
ST_19 : Operation 163 [1/1] (1.58ns)   --->   "%store_ln287 = store i4 %select_ln286_1, i4 %i15" [kernel.cpp:287]   --->   Operation 163 'store' 'store_ln287' <Predicate = (!icmp_ln286)> <Delay = 1.58>
ST_19 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln287 = store i12 %add_ln287, i12 %j14" [kernel.cpp:287]   --->   Operation 164 'store' 'store_ln287' <Predicate = (!icmp_ln286)> <Delay = 1.58>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%j17 = alloca i32 1"   --->   Operation 165 'alloca' 'j17' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%i18 = alloca i32 1"   --->   Operation 166 'alloca' 'i18' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%indvar_flatten70 = alloca i32 1"   --->   Operation 167 'alloca' 'indvar_flatten70' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_19 : Operation 168 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i16_l_j15, i32 %v227, i32 %v212"   --->   Operation 168 'call' 'call_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 169 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2, i32 %v229"   --->   Operation 169 'call' 'call_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 170 [1/1] (1.58ns)   --->   "%store_ln339 = store i14 0, i14 %indvar_flatten70" [kernel.cpp:339]   --->   Operation 170 'store' 'store_ln339' <Predicate = (icmp_ln286)> <Delay = 1.58>
ST_19 : Operation 171 [1/1] (1.58ns)   --->   "%store_ln339 = store i4 0, i4 %i18" [kernel.cpp:339]   --->   Operation 171 'store' 'store_ln339' <Predicate = (icmp_ln286)> <Delay = 1.58>
ST_19 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln339 = store i10 0, i10 %j17" [kernel.cpp:339]   --->   Operation 172 'store' 'store_ln339' <Predicate = (icmp_ln286)> <Delay = 1.58>

State 20 <SV = 15> <Delay = 7.15>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln286_1, i10 0" [kernel.cpp:289]   --->   Operation 173 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln289 = zext i14 %tmp_49" [kernel.cpp:289]   --->   Operation 174 'zext' 'zext_ln289' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln286_1, i8 0" [kernel.cpp:289]   --->   Operation 175 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln289_1 = zext i12 %tmp_50" [kernel.cpp:289]   --->   Operation 176 'zext' 'zext_ln289_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (1.81ns)   --->   "%sub_ln289 = sub i14 %tmp_49, i14 %zext_ln289_1" [kernel.cpp:289]   --->   Operation 177 'sub' 'sub_ln289' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln286_1, i12 0" [kernel.cpp:286]   --->   Operation 178 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_376 = sub i16 %tmp_51, i16 %zext_ln289" [kernel.cpp:286]   --->   Operation 179 'sub' 'empty_376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i12 %select_ln286" [kernel.cpp:290]   --->   Operation 180 'zext' 'zext_ln290' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%empty_377 = add i16 %empty_376, i16 %zext_ln290" [kernel.cpp:286]   --->   Operation 181 'add' 'empty_377' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%p_cast69 = zext i16 %empty_377" [kernel.cpp:286]   --->   Operation 182 'zext' 'p_cast69' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%v227_addr = getelementptr i32 %v227, i64 0, i64 %p_cast69" [kernel.cpp:286]   --->   Operation 183 'getelementptr' 'v227_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [2/2] (3.25ns)   --->   "%v227_load = load i16 %v227_addr" [kernel.cpp:292]   --->   Operation 184 'load' 'v227_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>

State 21 <SV = 16> <Delay = 3.25>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %select_ln286, i10 0" [kernel.cpp:290]   --->   Operation 185 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %select_ln286, i8 0" [kernel.cpp:290]   --->   Operation 186 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln290_3 = zext i20 %tmp_53" [kernel.cpp:290]   --->   Operation 187 'zext' 'zext_ln290_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (2.25ns)   --->   "%sub_ln290 = sub i22 %tmp_52, i22 %zext_ln290_3" [kernel.cpp:290]   --->   Operation 188 'sub' 'sub_ln290' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/2] (3.25ns)   --->   "%v227_load = load i16 %v227_addr" [kernel.cpp:292]   --->   Operation 189 'load' 'v227_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>

State 22 <SV = 17> <Delay = 5.50>
ST_22 : Operation 190 [2/2] (5.50ns)   --->   "%call_ln292 = call void @Bert_layer_Pipeline_l_S_k_0_k4, i32 %v227_load, i32 %v227, i16 %empty_377, i22 %sub_ln290, i32 %v211, i14 %sub_ln289, i32 %v226" [kernel.cpp:292]   --->   Operation 190 'call' 'call_ln292' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 18> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i15_l_j14_str"   --->   Operation 191 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%empty_375 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 192 'speclooptripcount' 'empty_375' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln287 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [kernel.cpp:287]   --->   Operation 193 'specloopname' 'specloopname_ln287' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln292 = call void @Bert_layer_Pipeline_l_S_k_0_k4, i32 %v227_load, i32 %v227, i16 %empty_377, i22 %sub_ln290, i32 %v211, i14 %sub_ln289, i32 %v226" [kernel.cpp:292]   --->   Operation 194 'call' 'call_ln292' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln287 = br void %l_S_k_0_k4.i" [kernel.cpp:287]   --->   Operation 195 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>

State 24 <SV = 15> <Delay = 0.00>
ST_24 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i16_l_j15, i32 %v227, i32 %v212"   --->   Operation 196 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2, i32 %v229"   --->   Operation 197 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 16> <Delay = 0.00>
ST_25 : Operation 198 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16, i32 %v227, i32 %v228, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"   --->   Operation 198 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 17> <Delay = 0.00>
ST_26 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16, i32 %v227, i32 %v228, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"   --->   Operation 199 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln339 = br void %l_S_k_0_k5.i" [kernel.cpp:339]   --->   Operation 200 'br' 'br_ln339' <Predicate = true> <Delay = 0.00>

State 27 <SV = 18> <Delay = 5.77>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%indvar_flatten70_load = load i14 %indvar_flatten70" [kernel.cpp:339]   --->   Operation 201 'load' 'indvar_flatten70_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 202 [1/1] (2.20ns)   --->   "%icmp_ln339 = icmp_eq  i14 %indvar_flatten70_load, i14 9216" [kernel.cpp:339]   --->   Operation 202 'icmp' 'icmp_ln339' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 203 [1/1] (1.81ns)   --->   "%add_ln339_1 = add i14 %indvar_flatten70_load, i14 1" [kernel.cpp:339]   --->   Operation 203 'add' 'add_ln339_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln339 = br i1 %icmp_ln339, void %for.inc44.i81, void %for.inc66.i89.preheader" [kernel.cpp:339]   --->   Operation 204 'br' 'br_ln339' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 205 [1/1] (0.00ns)   --->   "%j17_load = load i10 %j17" [kernel.cpp:340]   --->   Operation 205 'load' 'j17_load' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%i18_load = load i4 %i18" [kernel.cpp:339]   --->   Operation 206 'load' 'i18_load' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (1.73ns)   --->   "%add_ln339 = add i4 %i18_load, i4 1" [kernel.cpp:339]   --->   Operation 207 'add' 'add_ln339' <Predicate = (!icmp_ln339)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [1/1] (1.77ns)   --->   "%icmp_ln340 = icmp_eq  i10 %j17_load, i10 768" [kernel.cpp:340]   --->   Operation 208 'icmp' 'icmp_ln340' <Predicate = (!icmp_ln339)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [1/1] (0.68ns)   --->   "%select_ln339 = select i1 %icmp_ln340, i10 0, i10 %j17_load" [kernel.cpp:339]   --->   Operation 209 'select' 'select_ln339' <Predicate = (!icmp_ln339)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (1.02ns)   --->   "%select_ln339_1 = select i1 %icmp_ln340, i4 %add_ln339, i4 %i18_load" [kernel.cpp:339]   --->   Operation 210 'select' 'select_ln339_1' <Predicate = (!icmp_ln339)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 211 [1/1] (1.73ns)   --->   "%add_ln340 = add i10 %select_ln339, i10 1" [kernel.cpp:340]   --->   Operation 211 'add' 'add_ln340' <Predicate = (!icmp_ln339)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 212 [1/1] (1.58ns)   --->   "%store_ln340 = store i14 %add_ln339_1, i14 %indvar_flatten70" [kernel.cpp:340]   --->   Operation 212 'store' 'store_ln340' <Predicate = (!icmp_ln339)> <Delay = 1.58>
ST_27 : Operation 213 [1/1] (1.58ns)   --->   "%store_ln340 = store i4 %select_ln339_1, i4 %i18" [kernel.cpp:340]   --->   Operation 213 'store' 'store_ln340' <Predicate = (!icmp_ln339)> <Delay = 1.58>
ST_27 : Operation 214 [1/1] (1.58ns)   --->   "%store_ln340 = store i10 %add_ln340, i10 %j17" [kernel.cpp:340]   --->   Operation 214 'store' 'store_ln340' <Predicate = (!icmp_ln339)> <Delay = 1.58>
ST_27 : Operation 215 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i19_l_j18, i32 %v229, i32 %v214"   --->   Operation 215 'call' 'call_ln0' <Predicate = (icmp_ln339)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 19> <Delay = 7.09>
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln339_1, i12 0" [kernel.cpp:342]   --->   Operation 216 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln339_1, i10 0" [kernel.cpp:342]   --->   Operation 217 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i14 %tmp_55" [kernel.cpp:342]   --->   Operation 218 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 219 [1/1] (2.07ns)   --->   "%sub_ln342 = sub i16 %tmp_54, i16 %zext_ln342" [kernel.cpp:342]   --->   Operation 219 'sub' 'sub_ln342' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln339_1, i8 0" [kernel.cpp:339]   --->   Operation 220 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_298_cast = zext i12 %tmp_56" [kernel.cpp:339]   --->   Operation 221 'zext' 'tmp_298_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_379 = sub i14 %tmp_55, i14 %tmp_298_cast" [kernel.cpp:342]   --->   Operation 222 'sub' 'empty_379' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i10 %select_ln339" [kernel.cpp:343]   --->   Operation 223 'zext' 'zext_ln343' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 224 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%empty_380 = add i14 %empty_379, i14 %zext_ln343" [kernel.cpp:342]   --->   Operation 224 'add' 'empty_380' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%p_cast70 = zext i14 %empty_380" [kernel.cpp:342]   --->   Operation 225 'zext' 'p_cast70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (0.00ns)   --->   "%v229_addr = getelementptr i32 %v229, i64 0, i64 %p_cast70" [kernel.cpp:342]   --->   Operation 226 'getelementptr' 'v229_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 227 [2/2] (3.25ns)   --->   "%v229_load = load i14 %v229_addr" [kernel.cpp:345]   --->   Operation 227 'load' 'v229_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 29 <SV = 20> <Delay = 3.25>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln339, i12 0" [kernel.cpp:343]   --->   Operation 228 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln339, i10 0" [kernel.cpp:343]   --->   Operation 229 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln343_3 = zext i20 %tmp_58" [kernel.cpp:343]   --->   Operation 230 'zext' 'zext_ln343_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [1/1] (2.25ns)   --->   "%sub_ln343 = sub i22 %tmp_57, i22 %zext_ln343_3" [kernel.cpp:343]   --->   Operation 231 'sub' 'sub_ln343' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 232 [1/2] (3.25ns)   --->   "%v229_load = load i14 %v229_addr" [kernel.cpp:345]   --->   Operation 232 'load' 'v229_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 30 <SV = 21> <Delay = 5.50>
ST_30 : Operation 233 [2/2] (5.50ns)   --->   "%call_ln345 = call void @Bert_layer_Pipeline_l_S_k_0_k5, i32 %v229_load, i32 %v229, i14 %empty_380, i22 %sub_ln343, i32 %v213, i16 %sub_ln342, i32 %v228" [kernel.cpp:345]   --->   Operation 233 'call' 'call_ln345' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 22> <Delay = 0.00>
ST_31 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i18_l_j17_str"   --->   Operation 234 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 235 [1/1] (0.00ns)   --->   "%empty_378 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 235 'speclooptripcount' 'empty_378' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln340 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [kernel.cpp:340]   --->   Operation 236 'specloopname' 'specloopname_ln340' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln345 = call void @Bert_layer_Pipeline_l_S_k_0_k5, i32 %v229_load, i32 %v229, i14 %empty_380, i22 %sub_ln343, i32 %v213, i16 %sub_ln342, i32 %v228" [kernel.cpp:345]   --->   Operation 237 'call' 'call_ln345' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln340 = br void %l_S_k_0_k5.i" [kernel.cpp:340]   --->   Operation 238 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>

State 32 <SV = 19> <Delay = 0.00>
ST_32 : Operation 239 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i19_l_j18, i32 %v229, i32 %v214"   --->   Operation 239 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 20> <Delay = 0.00>
ST_33 : Operation 240 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117, i32 %v226, i32 %v229, i32 %v230"   --->   Operation 240 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 21> <Delay = 0.00>
ST_34 : Operation 241 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117, i32 %v226, i32 %v229, i32 %v230"   --->   Operation 241 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 22> <Delay = 0.00>
ST_35 : Operation 242 [2/2] (0.00ns)   --->   "%call_ln403 = call void @Layer_norm.1, i32 %v230, i32 %v217, i32 %v218, i32 %v219" [kernel.cpp:403]   --->   Operation 242 'call' 'call_ln403' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 23> <Delay = 0.00>
ST_36 : Operation 243 [1/2] (0.00ns)   --->   "%call_ln403 = call void @Layer_norm.1, i32 %v230, i32 %v217, i32 %v218, i32 %v219" [kernel.cpp:403]   --->   Operation 243 'call' 'call_ln403' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 244 [1/1] (0.00ns)   --->   "%ret_ln404 = ret" [kernel.cpp:404]   --->   Operation 244 'ret' 'ret_ln404' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v202]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v203]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v204]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v205]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v206]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v207]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v208]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v209]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v210]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v211]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v212]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v213]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v214]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v215]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v217]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v218]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v219]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j9                    (alloca           ) [ 0111111111111100000000000000000000000]
i9                    (alloca           ) [ 0111111111111100000000000000000000000]
indvar_flatten6       (alloca           ) [ 0111111111111100000000000000000000000]
v220                  (alloca           ) [ 0011111110000000000000000000000000000]
v221                  (alloca           ) [ 0011111110000000000000000000000000000]
v222                  (alloca           ) [ 0011111110000000000000000000000000000]
v223                  (alloca           ) [ 0011111111111100000000000000000000000]
v224                  (alloca           ) [ 0011111111111111100000000000000000000]
v225                  (alloca           ) [ 0011111111111111111000000000000000000]
v226                  (alloca           ) [ 0011111111111111111111111111111111100]
v227                  (alloca           ) [ 0011111111111111111111111110000000000]
v228                  (alloca           ) [ 0011111111111111111111111111111100000]
v229                  (alloca           ) [ 0011111111111111111111111111111111100]
v230                  (alloca           ) [ 0011111111111111111111111111111111111]
store_ln179           (store            ) [ 0000000000000000000000000000000000000]
store_ln179           (store            ) [ 0000000000000000000000000000000000000]
store_ln179           (store            ) [ 0000000000000000000000000000000000000]
call_ln382            (call             ) [ 0000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000]
call_ln384            (call             ) [ 0000000000000000000000000000000000000]
call_ln386            (call             ) [ 0000000000000000000000000000000000000]
spectopmodule_ln361   (spectopmodule    ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000]
call_ln388            (call             ) [ 0000000000000000000000000000000000000]
br_ln179              (br               ) [ 0000000000000000000000000000000000000]
indvar_flatten6_load  (load             ) [ 0000000000000000000000000000000000000]
icmp_ln179            (icmp             ) [ 0000000001111100000000000000000000000]
add_ln179_1           (add              ) [ 0000000000000000000000000000000000000]
br_ln179              (br               ) [ 0000000000000000000000000000000000000]
j9_load               (load             ) [ 0000000000000000000000000000000000000]
i9_load               (load             ) [ 0000000000000000000000000000000000000]
add_ln179             (add              ) [ 0000000000000000000000000000000000000]
icmp_ln180            (icmp             ) [ 0000000000000000000000000000000000000]
select_ln179          (select           ) [ 0000000000110000000000000000000000000]
select_ln179_1        (select           ) [ 0000000000100000000000000000000000000]
add_ln180             (add              ) [ 0000000000000000000000000000000000000]
store_ln180           (store            ) [ 0000000000000000000000000000000000000]
store_ln180           (store            ) [ 0000000000000000000000000000000000000]
store_ln180           (store            ) [ 0000000000000000000000000000000000000]
j14                   (alloca           ) [ 0000000001111111111111110000000000000]
i15                   (alloca           ) [ 0000000001111111111111110000000000000]
indvar_flatten38      (alloca           ) [ 0000000001111111111111110000000000000]
store_ln286           (store            ) [ 0000000000000000000000000000000000000]
store_ln286           (store            ) [ 0000000000000000000000000000000000000]
store_ln286           (store            ) [ 0000000000000000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_46                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln182            (zext             ) [ 0000000000000000000000000000000000000]
sub_ln182             (sub              ) [ 0000000000011100000000000000000000000]
zext_ln183            (zext             ) [ 0000000000000000000000000000000000000]
empty_374             (add              ) [ 0000000000011100000000000000000000000]
p_cast                (zext             ) [ 0000000000000000000000000000000000000]
v224_addr             (getelementptr    ) [ 0000000000010000000000000000000000000]
tmp_47                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_48                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln183_3          (zext             ) [ 0000000000000000000000000000000000000]
sub_ln183             (sub              ) [ 0000000000001100000000000000000000000]
v224_load             (load             ) [ 0000000000001100000000000000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000000000000]
empty                 (speclooptripcount) [ 0000000000000000000000000000000000000]
specloopname_ln180    (specloopname     ) [ 0000000000000000000000000000000000000]
call_ln185            (call             ) [ 0000000000000000000000000000000000000]
br_ln180              (br               ) [ 0000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000]
call_ln394            (call             ) [ 0000000000000000000000000000000000000]
br_ln286              (br               ) [ 0000000000000000000000000000000000000]
indvar_flatten38_load (load             ) [ 0000000000000000000000000000000000000]
icmp_ln286            (icmp             ) [ 0000000000000000000111110000000000000]
add_ln286_1           (add              ) [ 0000000000000000000000000000000000000]
br_ln286              (br               ) [ 0000000000000000000000000000000000000]
j14_load              (load             ) [ 0000000000000000000000000000000000000]
i15_load              (load             ) [ 0000000000000000000000000000000000000]
add_ln286             (add              ) [ 0000000000000000000000000000000000000]
icmp_ln287            (icmp             ) [ 0000000000000000000000000000000000000]
select_ln286          (select           ) [ 0000000000000000000011000000000000000]
select_ln286_1        (select           ) [ 0000000000000000000010000000000000000]
add_ln287             (add              ) [ 0000000000000000000000000000000000000]
store_ln287           (store            ) [ 0000000000000000000000000000000000000]
store_ln287           (store            ) [ 0000000000000000000000000000000000000]
store_ln287           (store            ) [ 0000000000000000000000000000000000000]
j17                   (alloca           ) [ 0000000000000000000111111111111100000]
i18                   (alloca           ) [ 0000000000000000000111111111111100000]
indvar_flatten70      (alloca           ) [ 0000000000000000000111111111111100000]
store_ln339           (store            ) [ 0000000000000000000000000000000000000]
store_ln339           (store            ) [ 0000000000000000000000000000000000000]
store_ln339           (store            ) [ 0000000000000000000000000000000000000]
tmp_49                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln289            (zext             ) [ 0000000000000000000000000000000000000]
tmp_50                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln289_1          (zext             ) [ 0000000000000000000000000000000000000]
sub_ln289             (sub              ) [ 0000000000000000000001110000000000000]
tmp_51                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
empty_376             (sub              ) [ 0000000000000000000000000000000000000]
zext_ln290            (zext             ) [ 0000000000000000000000000000000000000]
empty_377             (add              ) [ 0000000000000000000001110000000000000]
p_cast69              (zext             ) [ 0000000000000000000000000000000000000]
v227_addr             (getelementptr    ) [ 0000000000000000000001000000000000000]
tmp_52                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_53                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln290_3          (zext             ) [ 0000000000000000000000000000000000000]
sub_ln290             (sub              ) [ 0000000000000000000000110000000000000]
v227_load             (load             ) [ 0000000000000000000000110000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000000000000]
empty_375             (speclooptripcount) [ 0000000000000000000000000000000000000]
specloopname_ln287    (specloopname     ) [ 0000000000000000000000000000000000000]
call_ln292            (call             ) [ 0000000000000000000000000000000000000]
br_ln287              (br               ) [ 0000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000]
br_ln339              (br               ) [ 0000000000000000000000000000000000000]
indvar_flatten70_load (load             ) [ 0000000000000000000000000000000000000]
icmp_ln339            (icmp             ) [ 0000000000000000000000000001111100000]
add_ln339_1           (add              ) [ 0000000000000000000000000000000000000]
br_ln339              (br               ) [ 0000000000000000000000000000000000000]
j17_load              (load             ) [ 0000000000000000000000000000000000000]
i18_load              (load             ) [ 0000000000000000000000000000000000000]
add_ln339             (add              ) [ 0000000000000000000000000000000000000]
icmp_ln340            (icmp             ) [ 0000000000000000000000000000000000000]
select_ln339          (select           ) [ 0000000000000000000000000000110000000]
select_ln339_1        (select           ) [ 0000000000000000000000000000100000000]
add_ln340             (add              ) [ 0000000000000000000000000000000000000]
store_ln340           (store            ) [ 0000000000000000000000000000000000000]
store_ln340           (store            ) [ 0000000000000000000000000000000000000]
store_ln340           (store            ) [ 0000000000000000000000000000000000000]
tmp_54                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_55                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln342            (zext             ) [ 0000000000000000000000000000000000000]
sub_ln342             (sub              ) [ 0000000000000000000000000000011100000]
tmp_56                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_298_cast          (zext             ) [ 0000000000000000000000000000000000000]
empty_379             (sub              ) [ 0000000000000000000000000000000000000]
zext_ln343            (zext             ) [ 0000000000000000000000000000000000000]
empty_380             (add              ) [ 0000000000000000000000000000011100000]
p_cast70              (zext             ) [ 0000000000000000000000000000000000000]
v229_addr             (getelementptr    ) [ 0000000000000000000000000000010000000]
tmp_57                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_58                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln343_3          (zext             ) [ 0000000000000000000000000000000000000]
sub_ln343             (sub              ) [ 0000000000000000000000000000001100000]
v229_load             (load             ) [ 0000000000000000000000000000001100000]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000000000000]
empty_378             (speclooptripcount) [ 0000000000000000000000000000000000000]
specloopname_ln340    (specloopname     ) [ 0000000000000000000000000000000000000]
call_ln345            (call             ) [ 0000000000000000000000000000000000000]
br_ln340              (br               ) [ 0000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000]
call_ln403            (call             ) [ 0000000000000000000000000000000000000]
ret_ln404             (ret              ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v202">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v202"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v203">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v203"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v204">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v204"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v205">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v205"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v206">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v206"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v207">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v207"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v208">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v208"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v209">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v209"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v210">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v210"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v211">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v211"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v212">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v212"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v213">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v213"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v214">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v214"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v215">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v215"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v216">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v217">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v217"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v218">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v218"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v219">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v219"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_bias_i10_l_j10"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_k_0_k3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_gemm_i9_l_j9_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_bias_i16_l_j15"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i12.i8"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_k_0_k4"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_gemm_i15_l_j14_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_bias_i19_l_j18"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i10.i12"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_k_0_k5"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_gemm_i18_l_j17_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm.1"/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="j9_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j9/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i9_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i9/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten6_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="v220_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v220/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="v221_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v221/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="v222_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v222/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="v223_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v223/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="v224_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v224/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="v225_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v225/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="v226_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v226/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="v227_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v227/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="v228_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v228/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="v229_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v229/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="v230_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v230/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="j14_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j14/9 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i15_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i15/9 "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten38_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten38/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="j17_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j17/19 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i18_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i18/19 "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten70_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten70/19 "/>
</bind>
</comp>

<comp id="266" class="1004" name="v224_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="14" slack="0"/>
<pin id="270" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v224_addr/10 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v224_load/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="v227_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="16" slack="0"/>
<pin id="282" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v227_addr/20 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v227_load/20 "/>
</bind>
</comp>

<comp id="290" class="1004" name="v229_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="14" slack="0"/>
<pin id="294" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v229_addr/28 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v229_load/28 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_Linear_layer_qkv_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="0"/>
<pin id="306" dir="0" index="3" bw="32" slack="0"/>
<pin id="307" dir="0" index="4" bw="32" slack="0"/>
<pin id="308" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln382/1 call_ln384/3 call_ln386/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_Self_attention_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="330" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln388/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="3" bw="14" slack="2"/>
<pin id="349" dir="0" index="4" bw="20" slack="1"/>
<pin id="350" dir="0" index="5" bw="32" slack="0"/>
<pin id="351" dir="0" index="6" bw="14" slack="2"/>
<pin id="352" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="353" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln185/12 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_Layer_norm_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="32" slack="0"/>
<pin id="368" dir="0" index="3" bw="32" slack="0"/>
<pin id="369" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="370" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln394/17 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="32" slack="0"/>
<pin id="378" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="0" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="0" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="1"/>
<pin id="389" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="3" bw="16" slack="2"/>
<pin id="391" dir="0" index="4" bw="22" slack="1"/>
<pin id="392" dir="0" index="5" bw="32" slack="0"/>
<pin id="393" dir="0" index="6" bw="14" slack="2"/>
<pin id="394" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="395" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln292/22 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="3" bw="6" slack="0"/>
<pin id="403" dir="0" index="4" bw="109" slack="0"/>
<pin id="404" dir="0" index="5" bw="105" slack="0"/>
<pin id="405" dir="0" index="6" bw="102" slack="0"/>
<pin id="406" dir="0" index="7" bw="97" slack="0"/>
<pin id="407" dir="0" index="8" bw="92" slack="0"/>
<pin id="408" dir="0" index="9" bw="87" slack="0"/>
<pin id="409" dir="0" index="10" bw="82" slack="0"/>
<pin id="410" dir="0" index="11" bw="77" slack="0"/>
<pin id="411" dir="0" index="12" bw="58" slack="0"/>
<pin id="412" dir="0" index="13" bw="26" slack="0"/>
<pin id="413" dir="0" index="14" bw="42" slack="0"/>
<pin id="414" dir="0" index="15" bw="58" slack="0"/>
<pin id="415" dir="0" index="16" bw="26" slack="0"/>
<pin id="416" dir="0" index="17" bw="42" slack="0"/>
<pin id="417" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/25 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="0" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/27 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="0" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="1"/>
<pin id="444" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="3" bw="14" slack="2"/>
<pin id="446" dir="0" index="4" bw="22" slack="1"/>
<pin id="447" dir="0" index="5" bw="32" slack="0"/>
<pin id="448" dir="0" index="6" bw="16" slack="2"/>
<pin id="449" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="450" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln345/30 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="0" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/33 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_Layer_norm_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="0" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="32" slack="0"/>
<pin id="464" dir="0" index="3" bw="32" slack="0"/>
<pin id="465" dir="0" index="4" bw="32" slack="0"/>
<pin id="466" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln403/35 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln179_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="14" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln179_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln179_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="10" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="indvar_flatten6_load_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="14" slack="8"/>
<pin id="488" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln179_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="14" slack="0"/>
<pin id="491" dir="0" index="1" bw="14" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/9 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln179_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_1/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="j9_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="8"/>
<pin id="503" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j9_load/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="i9_load_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="8"/>
<pin id="506" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i9_load/9 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln179_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln180_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="0"/>
<pin id="515" dir="0" index="1" bw="10" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln179_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="10" slack="0"/>
<pin id="522" dir="0" index="2" bw="10" slack="0"/>
<pin id="523" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln179_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="4" slack="0"/>
<pin id="530" dir="0" index="2" bw="4" slack="0"/>
<pin id="531" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179_1/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln180_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln180_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="14" slack="0"/>
<pin id="543" dir="0" index="1" bw="14" slack="8"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln180_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="0" index="1" bw="4" slack="8"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/9 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln180_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="10" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="8"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln286_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="16" slack="0"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln286_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="4" slack="0"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln286_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="12" slack="0"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_s_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="14" slack="0"/>
<pin id="573" dir="0" index="1" bw="4" slack="1"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_46_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="12" slack="0"/>
<pin id="580" dir="0" index="1" bw="4" slack="1"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln182_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="12" slack="0"/>
<pin id="587" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/10 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sub_ln182_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="14" slack="0"/>
<pin id="591" dir="0" index="1" bw="12" slack="0"/>
<pin id="592" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln182/10 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln183_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="1"/>
<pin id="597" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="empty_374_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="0"/>
<pin id="600" dir="0" index="1" bw="10" slack="0"/>
<pin id="601" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_374/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="14" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/10 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_47_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="20" slack="0"/>
<pin id="611" dir="0" index="1" bw="10" slack="2"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_48_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="18" slack="0"/>
<pin id="618" dir="0" index="1" bw="10" slack="2"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/11 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln183_3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="18" slack="0"/>
<pin id="625" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_3/11 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sub_ln183_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="20" slack="0"/>
<pin id="629" dir="0" index="1" bw="18" slack="0"/>
<pin id="630" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln183/11 "/>
</bind>
</comp>

<comp id="633" class="1004" name="indvar_flatten38_load_load_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="6"/>
<pin id="635" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten38_load/19 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln286_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="0"/>
<pin id="638" dir="0" index="1" bw="16" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln286/19 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln286_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln286_1/19 "/>
</bind>
</comp>

<comp id="648" class="1004" name="j14_load_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="12" slack="6"/>
<pin id="650" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j14_load/19 "/>
</bind>
</comp>

<comp id="651" class="1004" name="i15_load_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="6"/>
<pin id="653" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i15_load/19 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln286_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln286/19 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln287_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="12" slack="0"/>
<pin id="662" dir="0" index="1" bw="12" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln287/19 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln286_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="12" slack="0"/>
<pin id="669" dir="0" index="2" bw="12" slack="0"/>
<pin id="670" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln286/19 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln286_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="4" slack="0"/>
<pin id="677" dir="0" index="2" bw="4" slack="0"/>
<pin id="678" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln286_1/19 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln287_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln287/19 "/>
</bind>
</comp>

<comp id="688" class="1004" name="store_ln287_store_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="0"/>
<pin id="690" dir="0" index="1" bw="16" slack="6"/>
<pin id="691" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln287/19 "/>
</bind>
</comp>

<comp id="693" class="1004" name="store_ln287_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="0"/>
<pin id="695" dir="0" index="1" bw="4" slack="6"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln287/19 "/>
</bind>
</comp>

<comp id="698" class="1004" name="store_ln287_store_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="12" slack="0"/>
<pin id="700" dir="0" index="1" bw="12" slack="6"/>
<pin id="701" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln287/19 "/>
</bind>
</comp>

<comp id="703" class="1004" name="store_ln339_store_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="14" slack="0"/>
<pin id="706" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln339/19 "/>
</bind>
</comp>

<comp id="708" class="1004" name="store_ln339_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="4" slack="0"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln339/19 "/>
</bind>
</comp>

<comp id="713" class="1004" name="store_ln339_store_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="10" slack="0"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln339/19 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_49_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="14" slack="0"/>
<pin id="720" dir="0" index="1" bw="4" slack="1"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/20 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln289_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="14" slack="0"/>
<pin id="727" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln289/20 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_50_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="12" slack="0"/>
<pin id="731" dir="0" index="1" bw="4" slack="1"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/20 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln289_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="0"/>
<pin id="738" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln289_1/20 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sub_ln289_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="14" slack="0"/>
<pin id="742" dir="0" index="1" bw="12" slack="0"/>
<pin id="743" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln289/20 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_51_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="0" index="1" bw="4" slack="1"/>
<pin id="749" dir="0" index="2" bw="1" slack="0"/>
<pin id="750" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/20 "/>
</bind>
</comp>

<comp id="753" class="1004" name="empty_376_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="0"/>
<pin id="755" dir="0" index="1" bw="14" slack="0"/>
<pin id="756" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_376/20 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln290_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="12" slack="1"/>
<pin id="761" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290/20 "/>
</bind>
</comp>

<comp id="762" class="1004" name="empty_377_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="0" index="1" bw="12" slack="0"/>
<pin id="765" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_377/20 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_cast69_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="0"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast69/20 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_52_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="22" slack="0"/>
<pin id="775" dir="0" index="1" bw="12" slack="2"/>
<pin id="776" dir="0" index="2" bw="1" slack="0"/>
<pin id="777" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/21 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_53_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="20" slack="0"/>
<pin id="782" dir="0" index="1" bw="12" slack="2"/>
<pin id="783" dir="0" index="2" bw="1" slack="0"/>
<pin id="784" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/21 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln290_3_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="20" slack="0"/>
<pin id="789" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290_3/21 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sub_ln290_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="22" slack="0"/>
<pin id="793" dir="0" index="1" bw="20" slack="0"/>
<pin id="794" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln290/21 "/>
</bind>
</comp>

<comp id="797" class="1004" name="indvar_flatten70_load_load_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="14" slack="4"/>
<pin id="799" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten70_load/27 "/>
</bind>
</comp>

<comp id="800" class="1004" name="icmp_ln339_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="14" slack="0"/>
<pin id="802" dir="0" index="1" bw="14" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln339/27 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln339_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="14" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_1/27 "/>
</bind>
</comp>

<comp id="812" class="1004" name="j17_load_load_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="10" slack="4"/>
<pin id="814" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j17_load/27 "/>
</bind>
</comp>

<comp id="815" class="1004" name="i18_load_load_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="4" slack="4"/>
<pin id="817" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i18_load/27 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln339_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="4" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/27 "/>
</bind>
</comp>

<comp id="824" class="1004" name="icmp_ln340_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="0"/>
<pin id="826" dir="0" index="1" bw="10" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340/27 "/>
</bind>
</comp>

<comp id="830" class="1004" name="select_ln339_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="10" slack="0"/>
<pin id="833" dir="0" index="2" bw="10" slack="0"/>
<pin id="834" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln339/27 "/>
</bind>
</comp>

<comp id="838" class="1004" name="select_ln339_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="4" slack="0"/>
<pin id="841" dir="0" index="2" bw="4" slack="0"/>
<pin id="842" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln339_1/27 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln340_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="10" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln340/27 "/>
</bind>
</comp>

<comp id="852" class="1004" name="store_ln340_store_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="14" slack="0"/>
<pin id="854" dir="0" index="1" bw="14" slack="4"/>
<pin id="855" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/27 "/>
</bind>
</comp>

<comp id="857" class="1004" name="store_ln340_store_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="4" slack="0"/>
<pin id="859" dir="0" index="1" bw="4" slack="4"/>
<pin id="860" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/27 "/>
</bind>
</comp>

<comp id="862" class="1004" name="store_ln340_store_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="10" slack="0"/>
<pin id="864" dir="0" index="1" bw="10" slack="4"/>
<pin id="865" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/27 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_54_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="0"/>
<pin id="869" dir="0" index="1" bw="4" slack="1"/>
<pin id="870" dir="0" index="2" bw="1" slack="0"/>
<pin id="871" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/28 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_55_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="14" slack="0"/>
<pin id="876" dir="0" index="1" bw="4" slack="1"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/28 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln342_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="14" slack="0"/>
<pin id="883" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342/28 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sub_ln342_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="0"/>
<pin id="887" dir="0" index="1" bw="14" slack="0"/>
<pin id="888" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln342/28 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_56_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="12" slack="0"/>
<pin id="893" dir="0" index="1" bw="4" slack="1"/>
<pin id="894" dir="0" index="2" bw="1" slack="0"/>
<pin id="895" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/28 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp_298_cast_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="12" slack="0"/>
<pin id="900" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_298_cast/28 "/>
</bind>
</comp>

<comp id="902" class="1004" name="empty_379_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="14" slack="0"/>
<pin id="904" dir="0" index="1" bw="12" slack="0"/>
<pin id="905" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_379/28 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln343_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="1"/>
<pin id="910" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln343/28 "/>
</bind>
</comp>

<comp id="911" class="1004" name="empty_380_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="14" slack="0"/>
<pin id="913" dir="0" index="1" bw="10" slack="0"/>
<pin id="914" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_380/28 "/>
</bind>
</comp>

<comp id="917" class="1004" name="p_cast70_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="14" slack="0"/>
<pin id="919" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast70/28 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_57_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="22" slack="0"/>
<pin id="924" dir="0" index="1" bw="10" slack="2"/>
<pin id="925" dir="0" index="2" bw="1" slack="0"/>
<pin id="926" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/29 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_58_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="20" slack="0"/>
<pin id="931" dir="0" index="1" bw="10" slack="2"/>
<pin id="932" dir="0" index="2" bw="1" slack="0"/>
<pin id="933" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_58/29 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln343_3_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="20" slack="0"/>
<pin id="938" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln343_3/29 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sub_ln343_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="22" slack="0"/>
<pin id="942" dir="0" index="1" bw="20" slack="0"/>
<pin id="943" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln343/29 "/>
</bind>
</comp>

<comp id="946" class="1005" name="j9_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="10" slack="0"/>
<pin id="948" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j9 "/>
</bind>
</comp>

<comp id="953" class="1005" name="i9_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="0"/>
<pin id="955" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i9 "/>
</bind>
</comp>

<comp id="960" class="1005" name="indvar_flatten6_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="14" slack="0"/>
<pin id="962" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="970" class="1005" name="select_ln179_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="10" slack="1"/>
<pin id="972" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln179 "/>
</bind>
</comp>

<comp id="977" class="1005" name="select_ln179_1_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="4" slack="1"/>
<pin id="979" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln179_1 "/>
</bind>
</comp>

<comp id="983" class="1005" name="j14_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="12" slack="0"/>
<pin id="985" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j14 "/>
</bind>
</comp>

<comp id="990" class="1005" name="i15_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="4" slack="0"/>
<pin id="992" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i15 "/>
</bind>
</comp>

<comp id="997" class="1005" name="indvar_flatten38_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="16" slack="0"/>
<pin id="999" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten38 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="sub_ln182_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="14" slack="2"/>
<pin id="1006" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln182 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="empty_374_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="14" slack="2"/>
<pin id="1011" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="empty_374 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="v224_addr_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="14" slack="1"/>
<pin id="1016" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v224_addr "/>
</bind>
</comp>

<comp id="1019" class="1005" name="sub_ln183_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="20" slack="1"/>
<pin id="1021" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln183 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="v224_load_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v224_load "/>
</bind>
</comp>

<comp id="1032" class="1005" name="select_ln286_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="12" slack="1"/>
<pin id="1034" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln286 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="select_ln286_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="4" slack="1"/>
<pin id="1041" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln286_1 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="j17_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="10" slack="0"/>
<pin id="1048" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j17 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="i18_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="4" slack="0"/>
<pin id="1055" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i18 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="indvar_flatten70_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="14" slack="0"/>
<pin id="1062" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten70 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="sub_ln289_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="14" slack="2"/>
<pin id="1069" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln289 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="empty_377_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="2"/>
<pin id="1074" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="empty_377 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="v227_addr_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="1"/>
<pin id="1079" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v227_addr "/>
</bind>
</comp>

<comp id="1082" class="1005" name="sub_ln290_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="22" slack="1"/>
<pin id="1084" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln290 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="v227_load_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="1"/>
<pin id="1089" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v227_load "/>
</bind>
</comp>

<comp id="1095" class="1005" name="select_ln339_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="10" slack="1"/>
<pin id="1097" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln339 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="select_ln339_1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="4" slack="1"/>
<pin id="1104" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln339_1 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="sub_ln342_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="16" slack="2"/>
<pin id="1111" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln342 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="empty_380_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="14" slack="2"/>
<pin id="1116" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="empty_380 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="v229_addr_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="14" slack="1"/>
<pin id="1121" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v229_addr "/>
</bind>
</comp>

<comp id="1124" class="1005" name="sub_ln343_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="22" slack="1"/>
<pin id="1126" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln343 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="v229_load_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="1"/>
<pin id="1131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v229_load "/>
</bind>
</comp>

<comp id="1134" class="1004" name="grp_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1137" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="v1/7 v31_1/12 v31_2/17 v31_3/22 v4/13 v46_1/18 v46_2/23 v46_3/28 v46_4/33 v46_5/38 v46_6/43 v46_7/48 v46_8/53 v46_9/58 v46_s/63 v46_10/68 v7/7 v97/7 v102/4 v110/4 v124/3 v128/7 v137/23 v143/3 v164/7 v169/4 v178/105 v196/7 v201/4 v110/4 v124/3 v128/7 v137/23 v143/3 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="grp_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1141" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31_4/27 v31_5/32 v31_6/37 v31_7/42 v64_1/12 v150/28 v181/194 v150/28 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="grp_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1145" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v/3 v29_15/4 v29_31/5 v29_47/6 v35/4 v6/3 v95/3 v126/3 v136/19 v144/8 v162/3 v175/195 v194/3 v126/3 v136/19 v144/8 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="grp_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1149" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29_1/3 v29_16/4 v29_32/5 v29_48/6 v62_1/8 v182/199 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="grp_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1153" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v5/3 v51_2/4 v51_4/5 v51_6/6 v51_8/7 v51_s/8 v131/3 v148/12 v131/3 v148/12 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="grp_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1157" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v51_1/3 v51_3/4 v51_5/5 v51_7/6 v51_9/7 v51_10/8 v133/3 v133/3 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="grp_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="1160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="v/18 v176/92 v/18 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="grp_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1163" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/9 x_assign/4 conv/9 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="grp_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1167" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="v2/20 v1/20 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="grp_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="1170" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="1171" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/11 add/11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="189"><net_src comp="66" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="66" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="68" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="68" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="68" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="68" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="68" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="66" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="66" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="122" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="122" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="122" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="309"><net_src comp="70" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="2" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="4" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="313"><net_src comp="198" pin="1"/><net_sink comp="302" pin=4"/></net>

<net id="314"><net_src comp="6" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="8" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="316"><net_src comp="10" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="322"><net_src comp="72" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="214" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="331"><net_src comp="80" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="337"><net_src comp="108" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="16" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="110" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="354"><net_src comp="128" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="14" pin="0"/><net_sink comp="344" pin=5"/></net>

<net id="362"><net_src comp="140" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="0" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="371"><net_src comp="142" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="28" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="379"><net_src comp="152" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="20" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="154" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="396"><net_src comp="162" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="18" pin="0"/><net_sink comp="386" pin=5"/></net>

<net id="418"><net_src comp="170" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="419"><net_src comp="36" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="420"><net_src comp="38" pin="0"/><net_sink comp="398" pin=4"/></net>

<net id="421"><net_src comp="40" pin="0"/><net_sink comp="398" pin=5"/></net>

<net id="422"><net_src comp="42" pin="0"/><net_sink comp="398" pin=6"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="398" pin=7"/></net>

<net id="424"><net_src comp="46" pin="0"/><net_sink comp="398" pin=8"/></net>

<net id="425"><net_src comp="48" pin="0"/><net_sink comp="398" pin=9"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="398" pin=10"/></net>

<net id="427"><net_src comp="52" pin="0"/><net_sink comp="398" pin=11"/></net>

<net id="428"><net_src comp="54" pin="0"/><net_sink comp="398" pin=12"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="398" pin=13"/></net>

<net id="430"><net_src comp="58" pin="0"/><net_sink comp="398" pin=14"/></net>

<net id="431"><net_src comp="60" pin="0"/><net_sink comp="398" pin=15"/></net>

<net id="432"><net_src comp="62" pin="0"/><net_sink comp="398" pin=16"/></net>

<net id="433"><net_src comp="64" pin="0"/><net_sink comp="398" pin=17"/></net>

<net id="439"><net_src comp="172" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="24" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="451"><net_src comp="176" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="22" pin="0"/><net_sink comp="441" pin=5"/></net>

<net id="459"><net_src comp="182" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="467"><net_src comp="184" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="30" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="32" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="470"><net_src comp="34" pin="0"/><net_sink comp="460" pin=4"/></net>

<net id="475"><net_src comp="74" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="76" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="78" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="98" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="486" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="100" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="102" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="501" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="104" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="78" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="501" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="532"><net_src comp="513" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="507" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="504" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="519" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="106" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="495" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="527" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="535" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="112" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="76" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="114" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="116" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="78" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="118" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="120" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="588"><net_src comp="578" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="571" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="585" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="602"><net_src comp="589" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="614"><net_src comp="124" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="78" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="621"><net_src comp="126" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="120" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="626"><net_src comp="616" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="609" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="144" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="633" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="146" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="102" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="648" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="148" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="114" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="648" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="679"><net_src comp="660" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="654" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="651" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="666" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="150" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="642" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="674" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="682" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="74" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="76" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="78" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="116" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="78" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="728"><net_src comp="718" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="118" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="120" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="739"><net_src comp="729" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="718" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="736" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="156" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="114" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="757"><net_src comp="746" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="725" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="766"><net_src comp="753" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="778"><net_src comp="158" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="78" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="785"><net_src comp="160" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="120" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="790"><net_src comp="780" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="773" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="787" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="804"><net_src comp="797" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="98" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="797" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="100" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="822"><net_src comp="815" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="102" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="812" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="104" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="824" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="78" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="812" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="843"><net_src comp="824" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="818" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="815" pin="1"/><net_sink comp="838" pin=2"/></net>

<net id="850"><net_src comp="830" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="106" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="806" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="861"><net_src comp="838" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="846" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="872"><net_src comp="156" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="114" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="879"><net_src comp="116" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="78" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="884"><net_src comp="874" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="867" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="881" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="118" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="120" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="901"><net_src comp="891" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="906"><net_src comp="874" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="898" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="915"><net_src comp="902" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="908" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="927"><net_src comp="174" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="114" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="934"><net_src comp="124" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="78" pin="0"/><net_sink comp="929" pin=2"/></net>

<net id="939"><net_src comp="929" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="922" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="936" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="186" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="952"><net_src comp="946" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="956"><net_src comp="190" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="959"><net_src comp="953" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="963"><net_src comp="194" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="966"><net_src comp="960" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="973"><net_src comp="519" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="976"><net_src comp="970" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="980"><net_src comp="527" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="986"><net_src comp="242" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="993"><net_src comp="246" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1000"><net_src comp="250" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1003"><net_src comp="997" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1007"><net_src comp="589" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="344" pin=6"/></net>

<net id="1012"><net_src comp="598" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="1017"><net_src comp="266" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1022"><net_src comp="627" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="1027"><net_src comp="272" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1035"><net_src comp="666" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1038"><net_src comp="1032" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1042"><net_src comp="674" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1045"><net_src comp="1039" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1049"><net_src comp="254" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1052"><net_src comp="1046" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1056"><net_src comp="258" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1059"><net_src comp="1053" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1063"><net_src comp="262" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1066"><net_src comp="1060" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1070"><net_src comp="740" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="386" pin=6"/></net>

<net id="1075"><net_src comp="762" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="386" pin=3"/></net>

<net id="1080"><net_src comp="278" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1085"><net_src comp="791" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="386" pin=4"/></net>

<net id="1090"><net_src comp="284" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1098"><net_src comp="830" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1101"><net_src comp="1095" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1105"><net_src comp="838" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1108"><net_src comp="1102" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1112"><net_src comp="885" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="441" pin=6"/></net>

<net id="1117"><net_src comp="911" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="441" pin=3"/></net>

<net id="1122"><net_src comp="290" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1127"><net_src comp="940" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="441" pin=4"/></net>

<net id="1132"><net_src comp="296" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="441" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v219 | {35 36 }
 - Input state : 
	Port: Bert_layer : v202 | {1 2 3 4 5 6 15 16 }
	Port: Bert_layer : v203 | {1 2 }
	Port: Bert_layer : v204 | {1 2 }
	Port: Bert_layer : v205 | {3 4 }
	Port: Bert_layer : v206 | {3 4 }
	Port: Bert_layer : v207 | {5 6 }
	Port: Bert_layer : v208 | {5 6 }
	Port: Bert_layer : v209 | {12 13 }
	Port: Bert_layer : v210 | {9 14 }
	Port: Bert_layer : v211 | {22 23 }
	Port: Bert_layer : v212 | {19 24 }
	Port: Bert_layer : v213 | {30 31 }
	Port: Bert_layer : v214 | {27 32 }
	Port: Bert_layer : v215 | {17 18 }
	Port: Bert_layer : v216 | {17 18 }
	Port: Bert_layer : v217 | {35 36 }
	Port: Bert_layer : v218 | {35 36 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {25 26 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log0_lut_table_array_V | {25 26 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V | {25 26 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V | {25 26 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V | {25 26 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V | {25 26 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V | {25 26 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V | {25 26 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V | {25 26 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {25 26 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {25 26 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {25 26 }
	Port: Bert_layer : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {25 26 }
	Port: Bert_layer : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {25 26 }
	Port: Bert_layer : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {25 26 }
  - Chain level:
	State 1
		call_ln382 : 1
		call_ln0 : 1
		store_ln179 : 1
		store_ln179 : 1
		store_ln179 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln179 : 1
		add_ln179_1 : 1
		br_ln179 : 2
		add_ln179 : 1
		icmp_ln180 : 1
		select_ln179 : 2
		select_ln179_1 : 2
		add_ln180 : 3
		store_ln180 : 2
		store_ln180 : 3
		store_ln180 : 4
		store_ln286 : 1
		store_ln286 : 1
		store_ln286 : 1
	State 10
		zext_ln182 : 1
		sub_ln182 : 2
		empty_374 : 3
		p_cast : 4
		v224_addr : 5
		v224_load : 6
	State 11
		zext_ln183_3 : 1
		sub_ln183 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln286 : 1
		add_ln286_1 : 1
		br_ln286 : 2
		add_ln286 : 1
		icmp_ln287 : 1
		select_ln286 : 2
		select_ln286_1 : 2
		add_ln287 : 3
		store_ln287 : 2
		store_ln287 : 3
		store_ln287 : 4
		store_ln339 : 1
		store_ln339 : 1
		store_ln339 : 1
	State 20
		zext_ln289 : 1
		zext_ln289_1 : 1
		sub_ln289 : 2
		empty_376 : 2
		empty_377 : 3
		p_cast69 : 4
		v227_addr : 5
		v227_load : 6
	State 21
		zext_ln290_3 : 1
		sub_ln290 : 2
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		icmp_ln339 : 1
		add_ln339_1 : 1
		br_ln339 : 2
		add_ln339 : 1
		icmp_ln340 : 1
		select_ln339 : 2
		select_ln339_1 : 2
		add_ln340 : 3
		store_ln340 : 2
		store_ln340 : 3
		store_ln340 : 4
	State 28
		zext_ln342 : 1
		sub_ln342 : 2
		tmp_298_cast : 1
		empty_379 : 2
		empty_380 : 3
		p_cast70 : 4
		v229_addr : 5
		v229_load : 6
	State 29
		zext_ln343_3 : 1
		sub_ln343 : 2
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    grp_Linear_layer_qkv_fu_302                   |    0    |    9    |  14.292 |   1457  |   2008  |    0    |
|          | grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318 |    0    |    0    |    0    |    42   |   108   |    0    |
|          |                     grp_Self_attention_fu_324                    |    86   |   212   | 347.971 |  28552  |  35337  |    0    |
|          |          grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332         |    0    |    2    |  4.764  |   400   |   525   |    0    |
|          | grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339 |    0    |    0    |    0    |    48   |   121   |    0    |
|          |             grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344            |    0    |    5    |  6.352  |   642   |   826   |    0    |
|          |        grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356        |    0    |    2    |  4.764  |   468   |   525   |    0    |
|   call   |                       grp_Layer_norm_fu_364                      |    0    |    27   | 25.8852 |   4020  |   5186  |    0    |
|          |          grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374         |    0    |    2    |  4.764  |   410   |   538   |    0    |
|          | grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381 |    0    |    0    |    0    |    42   |   108   |    0    |
|          |             grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386            |    0    |    5    |  6.352  |   646   |   828   |    0    |
|          |        grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398        |    0    |   127   | 97.2259 |  21637  |  17594  |    0    |
|          |          grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434         |    0    |    2    |  4.764  |   400   |   525   |    0    |
|          |             grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441            |    0    |    5    |  6.352  |   650   |   835   |    0    |
|          |        grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453       |    0    |    2    |  3.176  |   436   |   516   |    0    |
|          |                      grp_Layer_norm_1_fu_460                     |    0    |    27   | 25.8852 |   4020  |   5186  |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   dadd   |                            grp_fu_1168                           |    0    |    3    |    0    |   630   |   1141  |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |                            grp_fu_1134                           |    0    |    2    |    0    |   205   |   390   |    0    |
|          |                            grp_fu_1138                           |    0    |    2    |    0    |   205   |   390   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |                            grp_fu_1142                           |    0    |    3    |    0    |   143   |   321   |    0    |
|          |                            grp_fu_1146                           |    0    |    3    |    0    |   143   |   321   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        add_ln179_1_fu_495                        |    0    |    0    |    0    |    0    |    17   |    0    |
|          |                         add_ln179_fu_507                         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |                         add_ln180_fu_535                         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |                         empty_374_fu_598                         |    0    |    0    |    0    |    0    |    17   |    0    |
|          |                        add_ln286_1_fu_642                        |    0    |    0    |    0    |    0    |    23   |    0    |
|    add   |                         add_ln286_fu_654                         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |                         add_ln287_fu_682                         |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                         empty_377_fu_762                         |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                        add_ln339_1_fu_806                        |    0    |    0    |    0    |    0    |    17   |    0    |
|          |                         add_ln339_fu_818                         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |                         add_ln340_fu_846                         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |                         empty_380_fu_911                         |    0    |    0    |    0    |    0    |    14   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                         sub_ln182_fu_589                         |    0    |    0    |    0    |    0    |    17   |    0    |
|          |                         sub_ln183_fu_627                         |    0    |    0    |    0    |    0    |    27   |    0    |
|          |                         sub_ln289_fu_740                         |    0    |    0    |    0    |    0    |    17   |    0    |
|    sub   |                         empty_376_fu_753                         |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                         sub_ln290_fu_791                         |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                         sub_ln342_fu_885                         |    0    |    0    |    0    |    0    |    23   |    0    |
|          |                         empty_379_fu_902                         |    0    |    0    |    0    |    0    |    14   |    0    |
|          |                         sub_ln343_fu_940                         |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                         icmp_ln179_fu_489                        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                         icmp_ln180_fu_513                        |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |                         icmp_ln286_fu_636                        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |                         icmp_ln287_fu_660                        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                         icmp_ln339_fu_800                        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                         icmp_ln340_fu_824                        |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        select_ln179_fu_519                       |    0    |    0    |    0    |    0    |    10   |    0    |
|          |                       select_ln179_1_fu_527                      |    0    |    0    |    0    |    0    |    4    |    0    |
|  select  |                        select_ln286_fu_666                       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                       select_ln286_1_fu_674                      |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                        select_ln339_fu_830                       |    0    |    0    |    0    |    0    |    10   |    0    |
|          |                       select_ln339_1_fu_838                      |    0    |    0    |    0    |    0    |    4    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           tmp_s_fu_571                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_46_fu_578                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_47_fu_609                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_48_fu_616                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_49_fu_718                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_50_fu_729                          |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                           tmp_51_fu_746                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_52_fu_773                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_53_fu_780                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_54_fu_867                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_55_fu_874                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_56_fu_891                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_57_fu_922                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_58_fu_929                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                         zext_ln182_fu_585                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln183_fu_595                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           p_cast_fu_604                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln183_3_fu_623                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln289_fu_725                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln289_1_fu_736                       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                         zext_ln290_fu_759                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          p_cast69_fu_768                         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln290_3_fu_787                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln342_fu_881                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        tmp_298_cast_fu_898                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln343_fu_908                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          p_cast70_fu_917                         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln343_3_fu_936                       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fdiv   |                            grp_fu_1150                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                            grp_fu_1154                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  fptrunc |                            grp_fu_1158                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |                            grp_fu_1161                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fsqrt  |                            grp_fu_1164                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                  |    86   |   440   | 552.548 |  65196  |  73797  |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                       |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------------------------------------------------------+--------+--------+--------+--------+
|         pow_reduce_anonymous_namespace_log0_lut_table_array_V         |    4   |    0   |    0   |    -   |
|pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V|    0   |    6   |    6   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V |    3   |    0   |    0   |    -   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V |    3   |    0   |    0   |    -   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V |    3   |    0   |    0   |    -   |
|     pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V     |    2   |    0   |    0   |    -   |
|      pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V      |    2   |    0   |    0   |    -   |
|      pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V      |    1   |    0   |    0   |    -   |
|     table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V     |    2   |    0   |    0   |    -   |
|      table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V      |    2   |    0   |    0   |    -   |
|      table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V      |    1   |    0   |    0   |    -   |
|                                  v220                                 |   32   |    0   |    0   |    0   |
|                                  v221                                 |   32   |    0   |    0   |    0   |
|                                  v222                                 |   32   |    0   |    0   |    0   |
|                                  v223                                 |   32   |    0   |    0   |    0   |
|                                  v224                                 |   32   |    0   |    0   |    0   |
|                                  v225                                 |   32   |    0   |    0   |    0   |
|                                  v226                                 |   32   |    0   |    0   |    0   |
|                                  v227                                 |   128  |    0   |    0   |    0   |
|                                  v228                                 |   128  |    0   |    0   |    0   |
|                                  v229                                 |   32   |    0   |    0   |    0   |
|                                  v230                                 |   32   |    0   |    0   |    0   |
+-----------------------------------------------------------------------+--------+--------+--------+--------+
|                                 Total                                 |   579  |    6   |    6   |    0   |
+-----------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    empty_374_reg_1009   |   14   |
|    empty_377_reg_1072   |   16   |
|    empty_380_reg_1114   |   14   |
|       i15_reg_990       |    4   |
|       i18_reg_1053      |    4   |
|        i9_reg_953       |    4   |
| indvar_flatten38_reg_997|   16   |
| indvar_flatten6_reg_960 |   14   |
|indvar_flatten70_reg_1060|   14   |
|       j14_reg_983       |   12   |
|       j17_reg_1046      |   10   |
|        j9_reg_946       |   10   |
|  select_ln179_1_reg_977 |    4   |
|   select_ln179_reg_970  |   10   |
| select_ln286_1_reg_1039 |    4   |
|  select_ln286_reg_1032  |   12   |
| select_ln339_1_reg_1102 |    4   |
|  select_ln339_reg_1095  |   10   |
|    sub_ln182_reg_1004   |   14   |
|    sub_ln183_reg_1019   |   20   |
|    sub_ln289_reg_1067   |   14   |
|    sub_ln290_reg_1082   |   22   |
|    sub_ln342_reg_1109   |   16   |
|    sub_ln343_reg_1124   |   22   |
|    v224_addr_reg_1014   |   14   |
|    v224_load_reg_1024   |   32   |
|    v227_addr_reg_1077   |   16   |
|    v227_load_reg_1087   |   32   |
|    v229_addr_reg_1119   |   14   |
|    v229_load_reg_1129   |   32   |
+-------------------------+--------+
|          Total          |   424  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_272      |  p0  |   2  |  14  |   28   ||    9    |
|      grp_access_fu_284      |  p0  |   2  |  16  |   32   ||    9    |
|      grp_access_fu_296      |  p0  |   2  |  14  |   28   ||    9    |
| grp_Linear_layer_qkv_fu_302 |  p2  |   3  |  32  |   96   ||    14   |
| grp_Linear_layer_qkv_fu_302 |  p3  |   3  |  32  |   96   ||    14   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   280  ||  8.1786 ||    55   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   86   |   440  |   552  |  65196 |  73797 |    0   |
|   Memory  |   579  |    -   |    -   |    6   |    6   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   55   |    -   |
|  Register |    -   |    -   |    -   |   424  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   665  |   440  |   560  |  65626 |  73858 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
