// coreBuilder: This is an automated C header file. DO NOT EDIT.
`ifndef __CINIT_STATIC_STRUCT__H__
`define __CINIT_STATIC_STRUCT__H__ 
/** @brief Structure to hold programming intent for the static register fields. */ 
typedef struct  {
   rand int unsigned ddr4;
   rand int unsigned lpddr4;
   rand int unsigned ddr5;
   rand int unsigned lpddr5;
   rand int unsigned burst_mode;
   rand int unsigned burstchop;
   rand int unsigned en_2t_timing_mode;
   rand int unsigned data_bus_width;
   rand int unsigned burst_rdwr;
   rand int unsigned active_logical_ranks;
   rand int unsigned active_ranks;
   rand int unsigned device_config;
   rand int unsigned rank_tmgreg_sel;
   rand int unsigned rfc_tmgreg_sel;
   rand int unsigned alt_addrmap_en;
   rand int unsigned mr_cid[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned lpddr4_refresh_mode;
   rand int unsigned active_derate_byte_rank0;
   rand int unsigned active_derate_byte_rank1;
   rand int unsigned active_derate_byte_rank2;
   rand int unsigned active_derate_byte_rank3;
   rand int unsigned derate_temp_limit_intr_en[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned derate_temp_limit_intr_clr[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned derate_temp_limit_intr_force[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dbg_mr4_grp_sel[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dbg_mr4_rank_sel[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned hw_lp_exit_idle_en[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned per_bank_refresh;
   rand int unsigned rank_dis_refresh;
   rand int unsigned dis_mpsmx_zqcl;
   rand int unsigned zq_resistor_shared;
   rand int unsigned prefer_write;
   rand int unsigned lpddr4_opt_act_timing;
   rand int unsigned dyn_bsm_mode;
   rand int unsigned dealloc_bsm_thr;
   rand int unsigned dealloc_num_bsm_m1;
   rand int unsigned init_fsp;
   rand int unsigned init_vrcg;
   rand int unsigned target_vrcg;
   rand int unsigned cke_power_down_mode;
   rand int unsigned power_saving_ctrl_word;
   rand int unsigned ctrl_word_num;
   rand int unsigned dq_nibble_map_0_3;
   rand int unsigned dq_nibble_map_4_7;
   rand int unsigned dq_nibble_map_8_11;
   rand int unsigned dq_nibble_map_12_15;
   rand int unsigned dq_nibble_map_16_19;
   rand int unsigned dq_nibble_map_20_23;
   rand int unsigned dq_nibble_map_24_27;
   rand int unsigned dq_nibble_map_28_31;
   rand int unsigned dq_nibble_map_32_35;
   rand int unsigned dq_nibble_map_36_39;
   rand int unsigned dq_nibble_map_40_43;
   rand int unsigned dq_nibble_map_44_47;
   rand int unsigned dq_nibble_map_48_51;
   rand int unsigned dq_nibble_map_52_55;
   rand int unsigned dq_nibble_map_56_59;
   rand int unsigned dq_nibble_map_60_63;
   rand int unsigned dq_nibble_map_cb_0_3;
   rand int unsigned dq_nibble_map_cb_4_7;
   rand int unsigned dq_nibble_map_cb_8_11;
   rand int unsigned dq_nibble_map_cb_12_15;
   rand int unsigned dis_dq_rank_swap;
   rand int unsigned dfi_lp_en_pd;
   rand int unsigned dfi_lp_en_sr;
   rand int unsigned dfi_lp_en_dsm;
   rand int unsigned dfi_lp_en_mpsm;
   rand int unsigned dfi_lp_en_data;
   rand int unsigned dfi_lp_data_req_en;
   rand int unsigned dfi_lp_extra_gap_wr;
   rand int unsigned dfi_phyupd_en;
   rand int unsigned ctrlupd_pre_srx;
   rand int unsigned dfi_phyupd_type0_wait_idle;
   rand int unsigned dfi_phyupd_type1_wait_idle;
   rand int unsigned dfi_phyupd_type2_wait_idle;
   rand int unsigned dfi_phyupd_type3_wait_idle;
   rand int unsigned phy_dbi_mode;
   rand int unsigned dfi_data_cs_polarity;
   rand int unsigned share_dfi_dram_clk_disable;
   rand int unsigned dfi_channel_mode;
   rand int unsigned dfi_phymstr_en;
   rand int unsigned ecc_mode;
   rand int unsigned test_mode;
   rand int unsigned dis_scrub;
   rand int unsigned ecc_ap_en;
   rand int unsigned ecc_region_remap_en;
   rand int unsigned ecc_ap_err_threshold;
   rand int unsigned ecc_region_map_other;
   rand int unsigned ecc_region_map_granu;
   rand int unsigned blk_channel_active_term;
   rand int unsigned ecc_poison_col;
   rand int unsigned ecc_poison_cid;
   rand int unsigned ecc_poison_rank;
   rand int unsigned ecc_poison_row;
   rand int unsigned ecc_poison_bank;
   rand int unsigned ecc_poison_bg;
   rand int unsigned retry_ctrlupd_enable[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned retry_ctrlupd_wait[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned parity_enable;
   rand int unsigned crc_inc_dm;
   rand int unsigned crc_parity_retry_enable;
   rand int unsigned alert_wait_for_sw;
   rand int unsigned caparity_disable_before_sr;
   rand int unsigned dfi_alert_err_max_reached_th;
   rand int unsigned rd_crc_err_max_reached_th;
   rand int unsigned pre_sb_enable[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned pre_ab_enable[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned pre_slot_config[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dfi_alert_assertion_mode[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned bg_bit_mask[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned lrank_bit_mask[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned prank_bit_mask[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned ci_mrr_des1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned ci_mrr_des2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned ci_mrw_des1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned ci_mrw_des2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned ci_mpc_des1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned ci_mpc_des2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_entry_ba_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_entry_size_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_exit_ba_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_exit_size_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_entry_ba_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_entry_size_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_exit_ba_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_exit_size_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_entry_ba_2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_entry_size_2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_exit_ba_2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_exit_size_2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_entry_ba_3[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_entry_size_3[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_exit_ba_3[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_exit_size_3[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry1_ba_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry1_size_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry2_ba_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry2_size_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit1_ba_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit1_size_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit2_ba_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit2_size_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry1_ba_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry1_size_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry2_ba_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry2_size_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit1_ba_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit1_size_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit2_ba_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit2_size_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry1_ba_2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry1_size_2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry2_ba_2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry2_size_2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit1_ba_2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit1_size_2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit2_ba_2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit2_size_2[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry1_ba_3[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry1_size_3[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry2_ba_3[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_entry2_size_3[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit1_ba_3[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit1_size_3[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit2_ba_3[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_exit2_size_3[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_idle_ctrl_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned powerdown_idle_ctrl_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_idle_ctrl_0[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned selfref_idle_ctrl_1[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned t_dch_stagger_delay[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned t_selfref_exit_stagger[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dis_wc;
   rand int unsigned dis_rd_bypass;
   rand int unsigned dis_act_bypass;
   rand int unsigned dis_collision_page_opt;
   rand int unsigned hw_ref_zq_en[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned sw_done;
   rand int unsigned dimm_stagger_cs_en;
   rand int unsigned dimm_addr_mirr_en;
   rand int unsigned dimm_output_inv_en;
   rand int unsigned mrs_a17_en;
   rand int unsigned mrs_bg1_en;
   rand int unsigned dimm_dis_bg_mirroring;
   rand int unsigned lrdimm_bcom_cmd_prot;
   rand int unsigned rcd_num;
   rand int unsigned dimm_type;
   rand int unsigned rcd_a_output_disabled;
   rand int unsigned rcd_b_output_disabled;
   rand int unsigned dual_channel_en;
   rand int unsigned max_rank_rd;
   rand int unsigned max_rank_wr;
   rand int unsigned max_logical_rank_rd;
   rand int unsigned max_logical_rank_wr;
   rand int unsigned rank0_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned rank0_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned rank1_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned rank1_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned rank2_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned rank2_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned rank3_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned rank3_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned sw_static_unlock;
   rand int unsigned k0_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k0_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k1_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k1_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k2_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k2_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k3_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k3_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k4_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k4_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k5_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k5_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k6_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k6_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k7_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k7_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k8_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k8_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k9_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k9_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k10_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k10_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k11_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k11_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k12_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k12_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k13_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k13_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k14_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k14_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k15_wr_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned k15_rd_odt[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned pre_cke_x1024[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned post_cke_x1024[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dram_rstn_x1024[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dev_zqinit_x32[`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned addrmap_dch_bit0;
   rand int unsigned addrmap_cs_bit0[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_cs_bit1;
   rand int unsigned addrmap_cs_bit2;
   rand int unsigned addrmap_cs_bit3;
   rand int unsigned addrmap_cid_b0[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_cid_b1[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_bank_b0[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_bank_b1[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_bank_b2[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_bg_b0[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_bg_b1[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_bg_b2[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_col_b7[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_col_b8[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_col_b9[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_col_b10[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_col_b3[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_col_b4[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_col_b5[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_col_b6[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b14[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b15[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b16[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b17[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b10[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b11[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b12[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b13[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b6[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b7[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b8[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b9[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b2[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b3[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b4[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b5[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b0[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned addrmap_row_b1[DDRCTL_NUM_ADDR_MAP];
   rand int unsigned nonbinary_device_density;
   rand int unsigned go2critical_en;
   rand int unsigned pagematch_limit;
   rand int unsigned dch_density_ratio;
   rand int unsigned rd_port_priority[`UMCTL2_A_NPORTS];
   rand int unsigned rd_port_aging_en[`UMCTL2_A_NPORTS];
   rand int unsigned rd_port_urgent_en[`UMCTL2_A_NPORTS];
   rand int unsigned rd_port_pagematch_en[`UMCTL2_A_NPORTS];
   rand int unsigned wr_port_priority[`UMCTL2_A_NPORTS];
   rand int unsigned wr_port_aging_en[`UMCTL2_A_NPORTS];
   rand int unsigned wr_port_urgent_en[`UMCTL2_A_NPORTS];
   rand int unsigned wr_port_pagematch_en[`UMCTL2_A_NPORTS];
   rand int unsigned base_addr[4];
   rand int unsigned nblocks[4];
   rand int unsigned port_data_channel_0;
   rand int unsigned port_data_channel_1;
   rand int unsigned port_data_channel_2;
   rand int unsigned port_data_channel_3;
   rand int unsigned port_data_channel_4;
   rand int unsigned port_data_channel_5;
   rand int unsigned port_data_channel_6;
   rand int unsigned port_data_channel_7;
   rand int unsigned port_data_channel_8;
   rand int unsigned port_data_channel_9;
   rand int unsigned port_data_channel_10;
   rand int unsigned port_data_channel_11;
   rand int unsigned port_data_channel_12;
   rand int unsigned port_data_channel_13;
   rand int unsigned port_data_channel_14;
   rand int unsigned port_data_channel_15;
   rand int unsigned dfi_lp_wakeup_pd[1][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dfi_lp_wakeup_sr[1][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dfi_lp_wakeup_dsm[1][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dfi_lp_wakeup_mpsm[1][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dfi_lp_wakeup_data[1][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dfi_tlp_resp[1][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dfi_t_ctrlup_min[1][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dfi_t_ctrlup_max[1][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dfi_t_ctrlupd_interval_max_x1024[`UMCTL2_FREQUENCY_NUM][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dfi_t_ctrlupd_interval_min_x1024[`UMCTL2_FREQUENCY_NUM][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned dfi_t_ctrlmsg_resp[1][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned refresh_timer_lr_offset_x32[`UMCTL2_FREQUENCY_NUM][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned refresh_timer_rank_offset_x32[`UMCTL2_FREQUENCY_NUM][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned t_zq_long_nop[`UMCTL2_FREQUENCY_NUM][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned t_zq_short_nop[`UMCTL2_FREQUENCY_NUM][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned t_zq_short_interval_x1024[`UMCTL2_FREQUENCY_NUM][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned t_zq_reset_nop[`UMCTL2_FREQUENCY_NUM][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned t_zq_long_nop_2[`UMCTL2_FREQUENCY_NUM][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned t_zq_short_nop_2[`UMCTL2_FREQUENCY_NUM][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned pageclose_timer[`UMCTL2_FREQUENCY_NUM][`UMCTL2_NUM_DATA_CHANNEL];
   rand int unsigned rdwr_idle_gap[`UMCTL2_FREQUENCY_NUM][`UMCTL2_NUM_DATA_CHANNEL];
} mctl_static_cfg_t;
`endif

