# HALF_ADDER
## AIM
#### To Simulate the Half Adder using Vivado software
## APPARATUS REQUIRED
    Vivado 2023.2 Software
## PROCEDURE
    *
    *
    *
    *
    *
    *
    *
## PROGRAM  
     module HA(a,b,sum,carry);
     input a,b;
     output sum,carry;
     xor g1(sum,a,b);
     and g2(carry,a,b);
     endmodule
## Truth Table
![image](https://github.com/RESMIRNAIR/HALF_ADDER/assets/154305926/fe672c28-5c6a-4355-b70f-b40bce63880d)
## Circuit Diagram
![image](https://github.com/RESMIRNAIR/HALF_ADDER/assets/154305926/5f1a79a7-73c2-4b99-a40d-afa2a20c74ac)
## OUTPUT
![half adder output](https://github.com/NitheshKumar-B/EXP-1/assets/161724980/34bf5e77-672b-4131-a606-e91460b8e10e)
## RESULT
#### Thus the halfadder program is studied and simulated using the software successfully
