INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 2/Lab 2.srcs/sources_1/imports/Downloads/CNF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 2/Lab 2.srcs/sources_1/imports/Downloads/Solver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Solver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 2/Lab 2.srcs/sources_1/new/top_level_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 2/Lab 2.srcs/sim_1/new/top_level_mod_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_mod_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 2/Lab 2.srcs/sim_1/new/Solver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Solver_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 2/Lab 2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
