// Seed: 3206608873
module module_0 #(
    parameter id_2 = 32'd75
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output tri1 id_3;
  input wire _id_2;
  input wire id_1;
  wire id_10;
  ;
  assign id_3 = -1 - id_10;
  wire [-1 : 1] id_11;
  logic [7:0][id_2 : (  -1  )] id_12;
  assign id_12[-1] = !id_7 == id_4 - -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd25
) (
    output logic id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output uwire id_4,
    input  wand  id_5,
    output wand  id_6,
    input  tri0  id_7,
    input  tri0  id_8,
    input  tri0  id_9,
    input  wor   id_10
);
  tri id_12 = id_7 - id_2;
  localparam id_13 = 1;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire [1 : id_13] id_14;
  always @(-1 or posedge id_8 - -1) id_0 = 1;
endmodule
