

================================================================
== Vivado HLS Report for 'filt_Split_240_320_4096_0_s'
================================================================
* Date:           Fri Aug 26 09:20:26 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        filt_hls_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      9.26|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  77521|  77521|  77521|  77521|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_height  |  77520|  77520|       323|          -|          -|   240|    no    |
        | + loop_width  |    320|    320|         2|          1|          1|   320|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     25|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     24|
|Register         |        -|      -|     33|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     33|     49|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_138_p2        |     +    |      0|  0|   8|           8|           1|
    |j_V_fu_150_p2        |     +    |      0|  0|   9|           9|           1|
    |exitcond4_fu_132_p2  |   icmp   |      0|  0|   3|           8|           6|
    |exitcond_fu_144_p2   |   icmp   |      0|  0|   3|           9|           9|
    |ap_sig_106           |    or    |      0|  0|   1|           1|           1|
    |ap_sig_134           |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  25|          36|          19|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   1|          5|    1|          5|
    |dst0_data_stream_V_blk_n   |   1|          2|    1|          2|
    |dst1_data_stream_V_blk_n   |   1|          2|    1|          2|
    |dst2_data_stream_V_blk_n   |   1|          2|    1|          2|
    |p_4_reg_121                |   9|          2|    9|         18|
    |p_s_reg_110                |   8|          2|    8|         16|
    |src_data_stream_0_V_blk_n  |   1|          2|    1|          2|
    |src_data_stream_1_V_blk_n  |   1|          2|    1|          2|
    |src_data_stream_2_V_blk_n  |   1|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  24|         21|   24|         51|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  4|   0|    4|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0  |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |  1|   0|    1|          0|
    |exitcond_reg_165       |  1|   0|    1|          0|
    |i_V_reg_160            |  8|   0|    8|          0|
    |p_4_reg_121            |  9|   0|    9|          0|
    |p_s_reg_110            |  8|   0|    8|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 33|   0|   33|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | filt_Split<240, 320, 4096, 0> | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | filt_Split<240, 320, 4096, 0> | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | filt_Split<240, 320, 4096, 0> | return value |
|ap_done                      | out |    1| ap_ctrl_hs | filt_Split<240, 320, 4096, 0> | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | filt_Split<240, 320, 4096, 0> | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | filt_Split<240, 320, 4096, 0> | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | filt_Split<240, 320, 4096, 0> | return value |
|src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |      src_data_stream_0_V      |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |      src_data_stream_0_V      |    pointer   |
|src_data_stream_0_V_read     | out |    1|   ap_fifo  |      src_data_stream_0_V      |    pointer   |
|src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |      src_data_stream_1_V      |    pointer   |
|src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |      src_data_stream_1_V      |    pointer   |
|src_data_stream_1_V_read     | out |    1|   ap_fifo  |      src_data_stream_1_V      |    pointer   |
|src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |      src_data_stream_2_V      |    pointer   |
|src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |      src_data_stream_2_V      |    pointer   |
|src_data_stream_2_V_read     | out |    1|   ap_fifo  |      src_data_stream_2_V      |    pointer   |
|dst0_data_stream_V_din       | out |    8|   ap_fifo  |       dst0_data_stream_V      |    pointer   |
|dst0_data_stream_V_full_n    |  in |    1|   ap_fifo  |       dst0_data_stream_V      |    pointer   |
|dst0_data_stream_V_write     | out |    1|   ap_fifo  |       dst0_data_stream_V      |    pointer   |
|dst1_data_stream_V_din       | out |    8|   ap_fifo  |       dst1_data_stream_V      |    pointer   |
|dst1_data_stream_V_full_n    |  in |    1|   ap_fifo  |       dst1_data_stream_V      |    pointer   |
|dst1_data_stream_V_write     | out |    1|   ap_fifo  |       dst1_data_stream_V      |    pointer   |
|dst2_data_stream_V_din       | out |    8|   ap_fifo  |       dst2_data_stream_V      |    pointer   |
|dst2_data_stream_V_full_n    |  in |    1|   ap_fifo  |       dst2_data_stream_V      |    pointer   |
|dst2_data_stream_V_write     | out |    1|   ap_fifo  |       dst2_data_stream_V      |    pointer   |
+-----------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %dst2_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i8* %dst0_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 1.57ns
.preheader.preheader:6  br label %.preheader


 <State 2>: 3.37ns
ST_2: p_s [1/1] 0.00ns
.preheader:0  %p_s = phi i8 [ %i_V, %2 ], [ 0, %.preheader.preheader ]

ST_2: exitcond4 [1/1] 2.00ns
.preheader:1  %exitcond4 = icmp eq i8 %p_s, -16

ST_2: stg_15 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 240, i64 240, i64 240)

ST_2: i_V [1/1] 1.72ns
.preheader:3  %i_V = add i8 %p_s, 1

ST_2: stg_17 [1/1] 0.00ns
.preheader:4  br i1 %exitcond4, label %3, label %0

ST_2: stg_18 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1816) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816)

ST_2: stg_20 [1/1] 1.57ns
:2  br label %1

ST_2: stg_21 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.03ns
ST_3: p_4 [1/1] 0.00ns
:0  %p_4 = phi i9 [ 0, %0 ], [ %j_V, %"operator>>.exit" ]

ST_3: exitcond [1/1] 2.03ns
:1  %exitcond = icmp eq i9 %p_4, -192

ST_3: stg_24 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

ST_3: j_V [1/1] 1.84ns
:3  %j_V = add i9 %p_4, 1

ST_3: stg_26 [1/1] 0.00ns
:4  br i1 %exitcond, label %2, label %"operator>>.exit"


 <State 4>: 9.26ns
ST_4: stg_27 [1/1] 0.00ns
operator>>.exit:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1817) nounwind

ST_4: tmp_s [1/1] 0.00ns
operator>>.exit:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1817)

ST_4: stg_29 [1/1] 0.00ns
operator>>.exit:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_1 [1/1] 0.00ns
operator>>.exit:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1853)

ST_4: stg_31 [1/1] 0.00ns
operator>>.exit:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_8 [1/1] 4.63ns
operator>>.exit:5  %tmp_8 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_0_V)

ST_4: tmp_9 [1/1] 4.63ns
operator>>.exit:6  %tmp_9 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_1_V)

ST_4: tmp_7 [1/1] 4.63ns
operator>>.exit:7  %tmp_7 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1853, i32 %tmp_1)

ST_4: tmp_2 [1/1] 0.00ns
operator>>.exit:9  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1851)

ST_4: stg_37 [1/1] 0.00ns
operator>>.exit:10  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: stg_38 [1/1] 4.63ns
operator>>.exit:11  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst0_data_stream_V, i8 %tmp_8)

ST_4: empty_115 [1/1] 0.00ns
operator>>.exit:12  %empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1851, i32 %tmp_2)

ST_4: tmp_3 [1/1] 0.00ns
operator>>.exit:13  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1851)

ST_4: stg_41 [1/1] 0.00ns
operator>>.exit:14  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: stg_42 [1/1] 4.63ns
operator>>.exit:15  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst1_data_stream_V, i8 %tmp_9)

ST_4: empty_116 [1/1] 0.00ns
operator>>.exit:16  %empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1851, i32 %tmp_3)

ST_4: tmp_4 [1/1] 0.00ns
operator>>.exit:17  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1851)

ST_4: stg_45 [1/1] 0.00ns
operator>>.exit:18  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: stg_46 [1/1] 4.63ns
operator>>.exit:19  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst2_data_stream_V, i8 %tmp_7)

ST_4: empty_117 [1/1] 0.00ns
operator>>.exit:20  %empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1851, i32 %tmp_4)

ST_4: empty_118 [1/1] 0.00ns
operator>>.exit:21  %empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1817, i32 %tmp_s)

ST_4: stg_49 [1/1] 0.00ns
operator>>.exit:22  br label %1


 <State 5>: 0.00ns
ST_5: empty_119 [1/1] 0.00ns
:0  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp)

ST_5: stg_51 [1/1] 0.00ns
:1  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst0_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst2_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6     (specinterface    ) [ 000000]
stg_7     (specinterface    ) [ 000000]
stg_8     (specinterface    ) [ 000000]
stg_9     (specinterface    ) [ 000000]
stg_10    (specinterface    ) [ 000000]
stg_11    (specinterface    ) [ 000000]
stg_12    (br               ) [ 011111]
p_s       (phi              ) [ 001000]
exitcond4 (icmp             ) [ 001111]
stg_15    (speclooptripcount) [ 000000]
i_V       (add              ) [ 011111]
stg_17    (br               ) [ 000000]
stg_18    (specloopname     ) [ 000000]
tmp       (specregionbegin  ) [ 000111]
stg_20    (br               ) [ 001111]
stg_21    (ret              ) [ 000000]
p_4       (phi              ) [ 000100]
exitcond  (icmp             ) [ 001111]
stg_24    (speclooptripcount) [ 000000]
j_V       (add              ) [ 001111]
stg_26    (br               ) [ 000000]
stg_27    (specloopname     ) [ 000000]
tmp_s     (specregionbegin  ) [ 000000]
stg_29    (specpipeline     ) [ 000000]
tmp_1     (specregionbegin  ) [ 000000]
stg_31    (specprotocol     ) [ 000000]
tmp_8     (read             ) [ 000000]
tmp_9     (read             ) [ 000000]
tmp_7     (read             ) [ 000000]
empty     (specregionend    ) [ 000000]
tmp_2     (specregionbegin  ) [ 000000]
stg_37    (specprotocol     ) [ 000000]
stg_38    (write            ) [ 000000]
empty_115 (specregionend    ) [ 000000]
tmp_3     (specregionbegin  ) [ 000000]
stg_41    (specprotocol     ) [ 000000]
stg_42    (write            ) [ 000000]
empty_116 (specregionend    ) [ 000000]
tmp_4     (specregionbegin  ) [ 000000]
stg_45    (specprotocol     ) [ 000000]
stg_46    (write            ) [ 000000]
empty_117 (specregionend    ) [ 000000]
empty_118 (specregionend    ) [ 000000]
stg_49    (br               ) [ 001111]
empty_119 (specregionend    ) [ 000000]
stg_51    (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst0_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst0_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst1_data_stream_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst2_data_stream_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst2_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1816"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1853"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1851"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_8_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_9_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_7_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stg_38_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_38/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="stg_42_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_42/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="stg_46_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_46/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="p_s_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="1"/>
<pin id="112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_s_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="p_4_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="1"/>
<pin id="123" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_4 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_4_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="9" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_4/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="exitcond4_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="exitcond_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="exitcond4_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_V_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="165" class="1005" name="exitcond_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="169" class="1005" name="j_V_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="60" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="60" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="60" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="68" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="66" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="74" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="80" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="114" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="114" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="125" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="125" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="132" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="138" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="168"><net_src comp="144" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="150" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="125" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst0_data_stream_V | {4 }
	Port: dst1_data_stream_V | {4 }
	Port: dst2_data_stream_V | {4 }
 - Input state : 
	Port: filt_Split<240, 320, 4096, 0> : src_data_stream_0_V | {4 }
	Port: filt_Split<240, 320, 4096, 0> : src_data_stream_1_V | {4 }
	Port: filt_Split<240, 320, 4096, 0> : src_data_stream_2_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_V : 1
		stg_17 : 2
	State 3
		exitcond : 1
		j_V : 1
		stg_26 : 2
	State 4
		empty : 1
		empty_115 : 1
		empty_116 : 1
		empty_117 : 1
		empty_118 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |      i_V_fu_138     |    0    |    8    |
|          |      j_V_fu_150     |    0    |    9    |
|----------|---------------------|---------|---------|
|   icmp   |   exitcond4_fu_132  |    0    |    3    |
|          |   exitcond_fu_144   |    0    |    3    |
|----------|---------------------|---------|---------|
|          |   tmp_8_read_fu_68  |    0    |    0    |
|   read   |   tmp_9_read_fu_74  |    0    |    0    |
|          |   tmp_7_read_fu_80  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  stg_38_write_fu_86 |    0    |    0    |
|   write  |  stg_42_write_fu_94 |    0    |    0    |
|          | stg_46_write_fu_102 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    23   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|exitcond4_reg_156|    1   |
| exitcond_reg_165|    1   |
|   i_V_reg_160   |    8   |
|   j_V_reg_169   |    9   |
|   p_4_reg_121   |    9   |
|   p_s_reg_110   |    8   |
+-----------------+--------+
|      Total      |   36   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   23   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   36   |    -   |
+-----------+--------+--------+
|   Total   |   36   |   23   |
+-----------+--------+--------+
