
                    Synopsys Interface Shell (TM)
              Version 2001.08 for linux -- Aug 22, 2001
              Copyright (c) 1988-2001 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys, Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Initializing...
analyze -format vhdl src/pkg_disr.vhd
Loading db file '/usr/synopsys/synthesis/libraries/syn/standard.sldb'
Loading db file '/usr/synopsys/synthesis/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/libraries/umc/gscl45nm.db'
Reading in the Synopsys vhdl primitives.
/home/andrea/Desktop/papers/disr/synthesis/src/pkg_disr.vhd:
1
analyze -format vhdl src/disr_routing.vhd
/home/andrea/Desktop/papers/disr/synthesis/src/disr_routing.vhd:
1
target_library=/usr/synopsys/libraries/umc/fse0a_d_generic_core_tt1v25c.db
{"/usr/synopsys/libraries/umc/fse0a_d_generic_core_tt1v25c.db"}
elaborate disr
Warning: Variable 'free_link_results' is being read 
	in routine disr line 61 in file '/home/andrea/Desktop/papers/disr/synthesis/src/disr_routing.vhd', 
	but is not in the process sensitivity list of the block which begins 
	there.   (HDL-179)
Warning: Variable 'dbs' is being read 
	in routine disr line 61 in file '/home/andrea/Desktop/papers/disr/synthesis/src/disr_routing.vhd', 
	but is not in the process sensitivity list of the block which begins 
	there.   (HDL-179)
Warning: Variable 'local_segID' is being read 
	in routine disr line 61 in file '/home/andrea/Desktop/papers/disr/synthesis/src/disr_routing.vhd', 
	but is not in the process sensitivity list of the block which begins 
	there.   (HDL-179)
Warning: Variable 'pkt_src' is being read 
	in routine disr line 61 in file '/home/andrea/Desktop/papers/disr/synthesis/src/disr_routing.vhd', 
	but is not in the process sensitivity list of the block which begins 
	there.   (HDL-179)
Warning: Variable 'link_visited_flag' is being read 
	in routine disr line 61 in file '/home/andrea/Desktop/papers/disr/synthesis/src/disr_routing.vhd', 
	but is not in the process sensitivity list of the block which begins 
	there.   (HDL-179)
Warning: Variable 'ttl' is being read 
	in routine disr line 61 in file '/home/andrea/Desktop/papers/disr/synthesis/src/disr_routing.vhd', 
	but is not in the process sensitivity list of the block which begins 
	there.   (HDL-179)
Warning: Variable 'request_path' is being read 
	in routine disr line 61 in file '/home/andrea/Desktop/papers/disr/synthesis/src/disr_routing.vhd', 
	but is not in the process sensitivity list of the block which begins 
	there.   (HDL-179)
Warning: Variable 'link_visited' is being read 
	in routine disr line 61 in file '/home/andrea/Desktop/papers/disr/synthesis/src/disr_routing.vhd', 
	but is not in the process sensitivity list of the block which begins 
	there.   (HDL-179)

Inferred memory devices in process 'proc'
	in routine disr line 61 in file
         '/home/andrea/Desktop/papers/disr/synthesis/src/disr_routing.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ctrl_out_reg     |   Latch   |   4   |  Y  | N  | N  | N  | -  | -  | -  |
|       dbs_reg       |   Latch   |   3   |  Y  | N  | N  | N  | -  | -  | -  |
| link_visited_flag_reg |  Latch  |   4   |  Y  | N  | N  | N  | -  | -  | -  |
|  link_visited_reg   |   Latch   |  64   |  Y  | N  | N  | N  | -  | -  | -  |
|   local_segID_reg   |   Latch   |  16   |  Y  | N  | N  | N  | -  | -  | -  |
===============================================================================

Current design is now 'disr'
1
set_max_area 0
1
compile
Loading db file '/usr/synopsys/libraries/umc/fse0a_d_generic_core_tt1v25c.db'
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Library                                         |  Available  |
============================================================================
| DesignWare-Basic                                           |      *      |
| DesignWare-Foundation                                      |             |
============================================================================


  Loading target library 'fse0a_d_generic_core_tt1v25c'
  Loading design 'disr'
Warning: Design 'disr' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	U863/A U863/Z U391/CONTROL1_0 U391/Z_2 U372/DATA2_2 U372/Z_2 U164/DATA1_0 U164/Z_0 dbs_reg[2]/enable dbs_reg[2]/Q U283/A U283/Z U284/A U284/Z 
Information: Timing loop detected. (OPT-150)
	U285/A U285/Z U376/A U376/Z U377/A U377/Z U863/B U863/Z U391/CONTROL1_0 U391/Z_2 U372/DATA2_2 U372/Z_2 U164/DATA1_0 U164/Z_0 dbs_reg[2]/enable dbs_reg[2]/Q 
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U863'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U863'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'dbs_reg[1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'dbs_reg[0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1_0' and 'Z_2' on cell 'U303'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'a2[2]' and 'z27' on cell 'U243'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'y[2]' and 'z14' on cell 'U190'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1_0' and 'Z_0' on cell 'U677'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_flag_reg[2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_flag_reg[1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_flag_reg[0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2_0' and 'Z_0' on cell 'U677'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'h3[13]' and 'z43' on cell 'U408'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][12]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2_0' and 'Z_2' on cell 'U391'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2_0' and 'Z_2' on cell 'U303'
         to break a timing loop (OPT-314)

  Beginning Resource Allocation  (area only)
  -----------------------------
  Allocating blocks in 'disr'
  Allocating blocks in 'disr'
Warning: Design 'disr' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	*cell*187/CONTROL1 *cell*187/Z_2 *cell*179/DATA2_2 *cell*179/Z_2 *cell*161/DATA2_2 *cell*161/Z_2 *cell*51/DATA1_0 *cell*51/Z_0 dbs_reg[2]/enable dbs_reg[2]/Q U57/B U57/Z U58/A U58/Z U59/A U59/Z U74/A U74/Z U79/A U79/Z U80/A U80/Z *cell*29/CONTROL1 *cell*29/Z_2 *cell*24/U8/i3 *cell*24/U8/o0 *cell*24/U6/I1 *cell*24/U6/O U598/r14 U598/z194 U599/A U599/Z *cell*211/CONTROL1 *cell*211/Z_0 U392/A U392/Z 
Information: Timing loop detected. (OPT-150)
	U393/A U393/Z *cell*187/CONTROL2 *cell*187/Z_2 *cell*179/DATA2_2 *cell*179/Z_2 *cell*161/DATA2_2 *cell*161/Z_2 *cell*51/DATA1_0 *cell*51/Z_0 dbs_reg[2]/enable dbs_reg[2]/Q U57/B U57/Z U58/A U58/Z U59/A U59/Z U74/A U74/Z U79/A U79/Z U80/A U80/Z *cell*29/CONTROL1 *cell*29/Z_2 *cell*24/U8/i3 *cell*24/U8/o0 *cell*24/U6/I1 *cell*24/U6/O U598/r14 U598/z194 U599/A U599/Z *cell*211/CONTROL1 *cell*211/Z_0 
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_2' on cell '*cell*187'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_2' on cell '*cell*187'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_2' on cell '*cell*187'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_2' on cell '*cell*187'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_2' on cell '*cell*179'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_2' on cell '*cell*179'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_13' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_13' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_13' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_13' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_13' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_13' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'i17' and 'z231' on cell 'U680'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*215'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*215'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*215'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*215'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_1' on cell '*cell*10'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_1' on cell '*cell*10'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_1' on cell '*cell*9'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_1' on cell '*cell*9'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'DATA2_13' and 'Z_13' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'DATA2_13' and 'Z_13' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][12]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[1][NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][12]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[2][NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[3][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'link_visited_reg[3][LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'f21' and 'z280' on cell 'U746'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*217'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*217'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*247'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*247'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*247'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*247'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*185'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*185'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*173'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*173'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_0' on cell '*cell*173'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_0' on cell '*cell*173'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*137'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*137'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*137'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*137'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*131'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*131'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 's10' and 'z142' on cell 'U541'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_0' on cell '*cell*115'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_0' on cell '*cell*115'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'p7' and 'z101' on cell 'U479'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'q7' and 'z101' on cell 'U479'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'j3' and 'z44' on cell 'U417'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'k3' and 'z44' on cell 'U417'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*181'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*181'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_15' on cell '*cell*183'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_15' on cell '*cell*183'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_15' on cell '*cell*135'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_15' on cell '*cell*135'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_13' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_13' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*10'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*10'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*9'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*9'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_13' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_13' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*217'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*217'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*185'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*185'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*173'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*173'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*131'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*131'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*115'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*115'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_0' on cell '*cell*169'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_0' on cell '*cell*169'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_0' on cell '*cell*109'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_0' on cell '*cell*109'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_15' on cell '*cell*135'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_15' on cell '*cell*135'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_13' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_13' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_12' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_12' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_12' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_12' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_12' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_12' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*115'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*115'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*181'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*181'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*169'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*169'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*129'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*129'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_15' on cell '*cell*165'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_15' on cell '*cell*165'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_12' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_12' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_11' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_11' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_11' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_11' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_11' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_11' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*169'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*169'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*129'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*129'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*109'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*109'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_15' on cell '*cell*183'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_15' on cell '*cell*183'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_12' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_12' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_10' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_10' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_8' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_8' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_8' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_8' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*109'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*109'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_15' on cell '*cell*165'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_15' on cell '*cell*165'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_11' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_11' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_9' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_9' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_9' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_9' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_9' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_9' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_15' on cell '*cell*165'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_15' on cell '*cell*165'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*111'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_0' on cell '*cell*111'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_11' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_11' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_8' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_8' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_10' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_10' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_10' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_10' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*111'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*111'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_10' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_10' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_7' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_7' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_6' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_6' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_2' on cell '*cell*117'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL1' and 'Z_2' on cell '*cell*117'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_6' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_6' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_9' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_9' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_6' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_6' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_5' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_5' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_2' on cell '*cell*117'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_2' on cell '*cell*117'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_5' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_5' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_8' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_8' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_5' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_5' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_4' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_4' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_4' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_4' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_7' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_7' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_4' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_4' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_3' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_3' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_3' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_3' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_8' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_8' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_3' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_3' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_2' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_2' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_2' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_2' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_9' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_9' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_2' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_2' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_0' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_0' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_10' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_10' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_1' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_1' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_1' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_1' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_1' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_1' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_6' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_6' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_0' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_0' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_7' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL3' and 'Z_7' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_7' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_7' on cell '*cell*22'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_6' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_6' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_13' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_13' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_5' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_5' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_12' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_12' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_5' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_5' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_12' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_12' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_4' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_4' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_11' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_11' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_4' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_4' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_11' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_11' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_3' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_3' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_10' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_10' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_3' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_3' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_9' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_9' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_2' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_2' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_8' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_8' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_2' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_2' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_7' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_7' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_1' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_1' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_8' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_8' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_0' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_0' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_9' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_9' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_0' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_0' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_10' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_10' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_1' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_1' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_6' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_6' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_7' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL6' and 'Z_7' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_6' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_6' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_5' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_5' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_5' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_5' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_4' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_4' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_4' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_4' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_3' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_3' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_3' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_3' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_2' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_2' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_2' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_2' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_1' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_1' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*19'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_0' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_1' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_1' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_7' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'CONTROL2' and 'Z_7' on cell '*cell*18'
         to break a timing loop (OPT-314)
Warning: Design 'disr' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	*cell*261/U242/s27 *cell*261/U242/z373 *cell*261/U159/U1/CONTROL1 *cell*261/U159/U1/Z_2 *cell*261/U160/U1/DATA2_2 *cell*261/U160/U1/Z_2 *cell*261/U109/U1/DATA1_0 *cell*261/U109/U1/Z_0 dbs_reg[2]/enable dbs_reg[2]/Q 
Information: Timing loop detected. (OPT-150)
	*cell*261/U241/p27 *cell*261/U241/z372 *cell*261/U159/U1/CONTROL2 *cell*261/U159/U1/Z_2 *cell*261/U160/U1/DATA2_2 *cell*261/U160/U1/Z_2 *cell*261/U109/U1/DATA1_0 *cell*261/U109/U1/Z_0 dbs_reg[2]/enable dbs_reg[2]/Q 
Warning: Disabling timing arc between pins 's27' and 'z373' on cell '*cell*261/U242'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'p27' and 'z372' on cell '*cell*261/U241'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'x63' and 'z1108' on cell '*cell*261/U1076'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'p63' and 'z1105' on cell '*cell*261/U1073'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'g65' and 'z1131' on cell '*cell*261/U1099'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'x64' and 'z1128' on cell '*cell*261/U1096'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 's86' and 'z1645' on cell '*cell*261/U1613'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'r86' and 'z1644' on cell '*cell*261/U1612'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'd87' and 'z1655' on cell '*cell*261/U1623'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'c87' and 'z1654' on cell '*cell*261/U1622'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'v38' and 'z558' on cell '*cell*261/U474'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'u38' and 'z557' on cell '*cell*261/U473'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'u33' and 'z470' on cell '*cell*261/U380'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'r33' and 'z469' on cell '*cell*261/U379'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'c97' and 'z1904' on cell '*cell*261/U1872'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'b97' and 'z1903' on cell '*cell*261/U1871'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'm32' and 'z451' on cell '*cell*261/U359'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 't37' and 'z538' on cell '*cell*261/U454'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'q37' and 'z537' on cell '*cell*261/U453'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'j32' and 'z448' on cell '*cell*261/U349'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'n37' and 'z536' on cell '*cell*261/U452'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'i33' and 'z463' on cell '*cell*261/U370'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'f33' and 'z462' on cell '*cell*261/U369'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'o95' and 'z1866' on cell '*cell*261/U1834'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'n95' and 'z1865' on cell '*cell*261/U1833'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'a37' and 'z529' on cell '*cell*261/U445'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'k66' and 'z1151' on cell '*cell*261/U1119'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'h66' and 'z1150' on cell '*cell*261/U1118'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'k70' and 'z1241' on cell '*cell*261/U1209'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'h70' and 'z1240' on cell '*cell*261/U1208'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'DATA2_0' and 'Z_0' on cell '*cell*261/U41/U1'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'enable' and 'Q' on cell 'local_segID_reg[LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'w36' and 'z528' on cell '*cell*261/U444'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 't36' and 'z527' on cell '*cell*261/U443'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'h34' and 'z477' on cell '*cell*261/U387'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'e34' and 'z476' on cell '*cell*261/U386'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 's95' and 'z1870' on cell '*cell*261/U1838'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'r95' and 'z1869' on cell '*cell*261/U1837'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'j37' and 'z534' on cell '*cell*261/U450'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'g37' and 'z533' on cell '*cell*261/U449'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'n36' and 'z523' on cell '*cell*261/U439'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'k36' and 'z522' on cell '*cell*261/U438'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'i32' and 'z447' on cell '*cell*261/U348'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'f32' and 'z444' on cell '*cell*261/U345'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'e32' and 'z443' on cell '*cell*261/U344'
         to break a timing loop (OPT-314)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Changed wire load model for 'disr_DW01_cmp2_14_0' from '(none)' to 'G5K'. (OPT-170)
  Structuring 'disr_DW01_cmp2_14_0'
  Mapping 'disr_DW01_cmp2_14_0'
Information: Changed wire load model for 'disr_DW01_cmp2_14_0' from 'G5K' to 'enG5K'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_2_1' from '(none)' to 'G5K'. (OPT-170)
  Structuring 'DW01_cmp2_2_1'
  Mapping 'DW01_cmp2_2_1'
Information: Changed wire load model for 'DW01_cmp2_2_1' from 'G5K' to 'enG5K'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_3_1' from '(none)' to 'G5K'. (OPT-170)
  Structuring 'DW01_cmp2_3_1'
  Mapping 'DW01_cmp2_3_1'
Information: Changed wire load model for 'DW01_cmp2_3_1' from 'G5K' to 'enG5K'. (OPT-170)
Information: Changed wire load model for 'disr_DW01_cmp2_14_1' from '(none)' to 'G5K'. (OPT-170)
  Structuring 'disr_DW01_cmp2_14_1'
  Mapping 'disr_DW01_cmp2_14_1'
Information: Changed wire load model for 'disr_DW01_cmp2_14_1' from 'G5K' to 'enG5K'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_2_1' from '(none)' to 'G5K'. (OPT-170)
  Structuring 'DW01_cmp2_2_1'
  Mapping 'DW01_cmp2_2_1'
Information: Changed wire load model for 'DW01_cmp2_2_1' from 'G5K' to 'enG5K'. (OPT-170)
Information: Changed wire load model for 'disr_DW01_cmp2_14_2' from '(none)' to 'G5K'. (OPT-170)
  Structuring 'disr_DW01_cmp2_14_2'
  Mapping 'disr_DW01_cmp2_14_2'
Information: Changed wire load model for 'disr_DW01_cmp2_14_2' from 'G5K' to 'enG5K'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_2_1' from '(none)' to 'G5K'. (OPT-170)
  Structuring 'DW01_cmp2_2_1'
  Mapping 'DW01_cmp2_2_1'
Information: Changed wire load model for 'DW01_cmp2_2_1' from 'G5K' to 'enG5K'. (OPT-170)
Information: Changed wire load model for 'disr_DW01_cmp2_14_3' from '(none)' to 'G5K'. (OPT-170)
  Structuring 'disr_DW01_cmp2_14_3'
  Mapping 'disr_DW01_cmp2_14_3'
Information: Changed wire load model for 'disr_DW01_cmp2_14_3' from 'G5K' to 'enG5K'. (OPT-170)
Warning: Design 'disr' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Selecting implementations in 'disr'
Warning: Design 'disr' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	U190/y[1] U190/z14 U189/w U189/z13 *cell*261/U212/d26 *cell*261/U212/z348 *cell*261/U211/f26 *cell*261/U211/z349 *cell*261/U163/U1/CONTROL1 *cell*261/U163/U1/Z_2 *cell*801/syn5297/w97 *cell*801/syn5297/z1922 *cell*802/net3842/k98 *cell*802/net3842/z1927 dbs_reg[1]/GB dbs_reg[1]/Q 
Information: Timing loop detected. (OPT-150)
	dbs_reg[0]/GB dbs_reg[0]/Q U190/y[0] U190/z14 U189/w U189/z13 *cell*261/U212/d26 *cell*261/U212/z348 *cell*261/U211/f26 *cell*261/U211/z349 *cell*261/U163/U1/CONTROL1 *cell*261/U163/U1/Z_2 *cell*801/syn5297/w97 *cell*801/syn5297/z1922 *cell*802/net3842/k98 *cell*802/net3842/z1927 
Warning: Disabling timing arc between pins 'y[1]' and 'z14' on cell 'U190'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'dbs_reg[0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'c86' and 'z1629' on cell '*cell*261/U1597'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'b86' and 'z1628' on cell '*cell*261/U1596'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'o36' and 'z523' on cell '*cell*261/U439'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'k37' and 'z534' on cell '*cell*261/U450'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'm84' and 'z1589' on cell '*cell*261/U1557'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'l84' and 'z1588' on cell '*cell*261/U1556'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'h37' and 'z533' on cell '*cell*261/U449'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][12]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'h3[2]' and 'z43' on cell 'U408'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'o86' and 'z1641' on cell '*cell*261/U1609'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'n86' and 'z1640' on cell '*cell*261/U1608'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'u37' and 'z538' on cell '*cell*261/U454'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'r37' and 'z537' on cell '*cell*261/U453'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'DATA2_2' and 'Z_2' on cell '*cell*261/U38/U1'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][12]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'o37' and 'z536' on cell '*cell*261/U452'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'QB' on cell 'link_visited_reg[2][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][12]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'k86' and 'z1637' on cell '*cell*261/U1605'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'j86' and 'z1636' on cell '*cell*261/U1604'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'b37' and 'z529' on cell '*cell*261/U445'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'c84' and 'z1579' on cell '*cell*261/U1547'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'b84' and 'z1578' on cell '*cell*261/U1546'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'x36' and 'z528' on cell '*cell*261/U444'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'u36' and 'z527' on cell '*cell*261/U443'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'a74' and 'z1326' on cell '*cell*261/U1294'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'y73' and 'z1325' on cell '*cell*261/U1293'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_flag_reg[1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][12]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_flag_reg[0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'j33' and 'z463' on cell '*cell*261/U370'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'g33' and 'z462' on cell '*cell*261/U369'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'n32' and 'z451' on cell '*cell*261/U359'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'v33' and 'z470' on cell '*cell*261/U380'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 's33' and 'z469' on cell '*cell*261/U379'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'i34' and 'z477' on cell '*cell*261/U387'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'f34' and 'z476' on cell '*cell*261/U386'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'l36' and 'z522' on cell '*cell*261/U438'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 't27' and 'z373' on cell '*cell*261/U242'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'q27' and 'z372' on cell '*cell*261/U241'
         to break a timing loop (OPT-314)
  Structuring 'disr_DW01_cmp2_14_3'
  Mapping 'disr_DW01_cmp2_14_3'
  Structuring 'disr_DW01_cmp2_14_2'
  Mapping 'disr_DW01_cmp2_14_2'
  Structuring 'disr_DW01_cmp2_14_1'
  Mapping 'disr_DW01_cmp2_14_1'
  Structuring 'disr_DW01_cmp2_14_0'
  Mapping 'disr_DW01_cmp2_14_0'
  Structuring 'disr'
  Mapping 'disr'
Information: Changed wire load model for 'disr' from 'G5K' to 'enG5K'. (OPT-170)
  Selecting implementations in 'disr'
Information: Timing loop detected. (OPT-150)
	dbs_reg[2]/GB dbs_reg[2]/Q *cell*1008/syn13560/I1 *cell*1008/syn13560/O *cell*1008/syn10008/B1 *cell*1008/syn10008/O *cell*1008/net4483/I1 *cell*1008/net4483/O link_visited_reg[3][NODE][13]/GB link_visited_reg[3][NODE][13]/Q *cell*1008/syn13472/I *cell*1008/syn13472/O *cell*1008/net4451/A2 *cell*1008/net4451/O r205/*cell*1006/net4270/A1 r205/*cell*1006/net4270/O *cell*1008/syn13555/I1 *cell*1008/syn13555/O *cell*1008/syn18217/B1 *cell*1008/syn18217/O *cell*1008/syn16278/I1 *cell*1008/syn16278/O *cell*1008/syn14505/A1 *cell*1008/syn14505/O *cell*1008/net4481/I1 *cell*1008/net4481/O 
Information: Timing loop detected. (OPT-150)
	*cell*1008/syn13556/I *cell*1008/syn13556/O *cell*1008/syn13560/I2 *cell*1008/syn13560/O *cell*1008/syn10008/B1 *cell*1008/syn10008/O *cell*1008/net4483/I1 *cell*1008/net4483/O link_visited_reg[3][NODE][13]/GB link_visited_reg[3][NODE][13]/Q *cell*1008/syn13472/I *cell*1008/syn13472/O *cell*1008/net4451/A2 *cell*1008/net4451/O r205/*cell*1006/net4270/A1 r205/*cell*1006/net4270/O *cell*1008/syn13555/I1 *cell*1008/syn13555/O *cell*1008/syn18217/B1 *cell*1008/syn18217/O *cell*1008/syn16278/I1 *cell*1008/syn16278/O *cell*1008/syn14505/A1 *cell*1008/syn14505/O *cell*1008/net4481/I1 *cell*1008/net4481/O dbs_reg[1]/GB dbs_reg[1]/Q 
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'dbs_reg[2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_flag_reg[2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'QB' on cell 'link_visited_reg[3][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'dbs_reg[1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_flag_reg[3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][12]'
         to break a timing loop (OPT-314)

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18    1840.3      0.00       0.0       0.1 *cell*805/net3904        
    0:00:18    1840.6      0.00       0.0       0.0 *cell*1008/net5598       
    0:00:18    1841.0      0.00       0.0       0.0 *cell*1008/net5538       


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18    1840.0      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
  Transferring design 'disr' to database 'disr.db'
Current design is 'disr'.
1
report_reference
 
****************************************
Report : reference
Design : disr
Version: 2001.08
Date   : Fri Sep 27 00:47:37 2013
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AN2CKRMX1          fse0a_d_generic_core_tt1v25c
                                  1.600000      12     19.200000  
AN3B1NRMX1         fse0a_d_generic_core_tt1v25c
                                  2.880000       1      2.880000  
AN3RMX1            fse0a_d_generic_core_tt1v25c
                                  2.240000       1      2.240000  
AN4B1RMX1          fse0a_d_generic_core_tt1v25c
                                  2.560000       1      2.560000  
AO13RMX1           fse0a_d_generic_core_tt1v25c
                                  2.560000       2      5.120000  
AO112RMX1          fse0a_d_generic_core_tt1v25c
                                  2.560000       2      5.120000  
AOI12RMX1          fse0a_d_generic_core_tt1v25c
                                  1.920000       1      1.920000  
AOI12RMXSP         fse0a_d_generic_core_tt1v25c
                                  1.600000       5      8.000000  
AOI13RMX1          fse0a_d_generic_core_tt1v25c
                                  2.240000       3      6.720000  
AOI22B2NRMX1       fse0a_d_generic_core_tt1v25c
                                  2.560000       1      2.560000  
AOI22RMX1          fse0a_d_generic_core_tt1v25c
                                  2.240000      98    219.520001  
AOI23RMX1          fse0a_d_generic_core_tt1v25c
                                  2.560000       7     17.920000  
AOI33RMX1          fse0a_d_generic_core_tt1v25c
                                  2.880000       1      2.880000  
AOI222RMX1         fse0a_d_generic_core_tt1v25c
                                  3.200000      44    140.800002  
DBAHRBRMX1         fse0a_d_generic_core_tt1v25c
                                  5.760000       2     11.520000  n
INVCKRMX1          fse0a_d_generic_core_tt1v25c
                                  0.960000     139    133.439997  
MXL2NRMXLP         fse0a_d_generic_core_tt1v25c
                                  2.560000       1      2.560000  
ND2BPNRMX1         fse0a_d_generic_core_tt1v25c
                                  1.280000      26     33.279999  
ND3RMXSP           fse0a_d_generic_core_tt1v25c
                                  1.600000      10     16.000000  
ND4B1RMX1          fse0a_d_generic_core_tt1v25c
                                  2.560000       2      5.120000  
ND4RMX1            fse0a_d_generic_core_tt1v25c
                                  2.240000       4      8.960000  
NR2BPNRMX1         fse0a_d_generic_core_tt1v25c
                                  1.280000      37     47.359999  
NR2BPNRMX3         fse0a_d_generic_core_tt1v25c
                                  2.880000       1      2.880000  
NR3RMXSP           fse0a_d_generic_core_tt1v25c
                                  1.600000      13     20.800000  
NR4RMX1            fse0a_d_generic_core_tt1v25c
                                  2.240000      10     22.400000  
OA12RMX1           fse0a_d_generic_core_tt1v25c
                                  2.240000       2      4.480000  
OAI12B2RMX1        fse0a_d_generic_core_tt1v25c
                                  2.240000       2      4.480000  
OAI12RMXSP         fse0a_d_generic_core_tt1v25c
                                  1.600000      25     40.000001  
OAI22RMX1          fse0a_d_generic_core_tt1v25c
                                  2.240000      30     67.200000  
OAI112RMX1         fse0a_d_generic_core_tt1v25c
                                  2.240000       1      2.240000  
OAI112RMXSP        fse0a_d_generic_core_tt1v25c
                                  1.920000       4      7.680000  
OAI122RMX1         fse0a_d_generic_core_tt1v25c
                                  2.880000      22     63.360003  
OAI222RMXSP        fse0a_d_generic_core_tt1v25c
                                  2.880000      61    175.680007  
OR2B1RMXLP         fse0a_d_generic_core_tt1v25c
                                  1.600000       1      1.600000  
OR2RMXLP           fse0a_d_generic_core_tt1v25c
                                  1.600000       1      1.600000  
OR3B1RMX1          fse0a_d_generic_core_tt1v25c
                                  2.880000       1      2.880000  
OR3RMX1            fse0a_d_generic_core_tt1v25c
                                  2.240000       1      2.240000  
QDBAHRMX1          fse0a_d_generic_core_tt1v25c
                                  4.800000      89    427.200017  n
TIE0RMX1           fse0a_d_generic_core_tt1v25c
                                  0.960000       1      0.960000  
TIE1RMX1           fse0a_d_generic_core_tt1v25c
                                  0.960000       1      0.960000  
XOR2RMXSP          fse0a_d_generic_core_tt1v25c
                                  2.560000      28     71.679998  
disr_DW01_cmp2_14_0              55.040001       1     55.040001  h
disr_DW01_cmp2_14_1              55.040001       1     55.040001  h
disr_DW01_cmp2_14_2              55.040001       1     55.040001  h
disr_DW01_cmp2_14_3              55.040001       1     55.040001  h
-----------------------------------------------------------------------------
Total 45 references                                  1836.160156
1
report_area
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	dbs_reg[2]/GB dbs_reg[2]/Q U1214/I1 U1214/O U1065/B1 U1065/O U893/I1 U893/O link_visited_reg[3][NODE][13]/GB link_visited_reg[3][NODE][13]/Q U1136/I U1136/O U896/A2 U896/O r205/U6/A1 r205/U6/O U1209/I1 U1209/O U1438/B1 U1438/O U1350/I1 U1350/O U1334/A1 U1334/O U999/I1 U999/O 
Information: Timing loop detected. (OPT-150)
	U1210/I U1210/O U1214/I2 U1214/O U1065/B1 U1065/O U893/I1 U893/O link_visited_reg[3][NODE][13]/GB link_visited_reg[3][NODE][13]/Q U1136/I U1136/O U896/A2 U896/O r205/U6/A1 r205/U6/O U1209/I1 U1209/O U1438/B1 U1438/O U1350/I1 U1350/O U1334/A1 U1334/O U999/I1 U999/O dbs_reg[1]/GB dbs_reg[1]/Q 
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'dbs_reg[2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'dbs_reg[0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_flag_reg[1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[NODE][12]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[1][NODE][12]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'QB' on cell 'link_visited_reg[2][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[2][NODE][12]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][13]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][NODE][12]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'QB' on cell 'link_visited_reg[3][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][LINK][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[0][LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'dbs_reg[1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'local_segID_reg[LINK][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_flag_reg[2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][1]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_flag_reg[0]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][2]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_flag_reg[3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][3]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][4]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][5]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][6]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][7]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][8]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][9]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][10]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][11]'
         to break a timing loop (OPT-314)
Warning: Disabling timing arc between pins 'GB' and 'Q' on cell 'link_visited_reg[3][NODE][12]'
         to break a timing loop (OPT-314)
 
****************************************
Report : area
Design : disr
Version: 2001.08
Date   : Fri Sep 27 00:47:38 2013
****************************************

Library(s) Used:

    fse0a_d_generic_core_tt1v25c (File: /usr/synopsys/libraries/umc/fse0a_d_generic_core_tt1v25c.db)

Number of ports:               61
Number of nets:               755
Number of cells:              698
Number of references:          45

Combinational area:       1397.440063
Noncombinational area:     438.720032
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          1836.160095
Total area:                 undefined
1
quit
1
dc_shell> 
Memory usage for this session 223628 Kbytes.
CPU usage for this session 32 seconds.

Thank you...
