Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Diak\gl\SPARTAN3E500K_slave\SystemGenrator\MicroBlazeproject\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Diak\gl\SPARTAN3E500K_slave\SystemGenrator\MicroBlazeproject\pcores\" "C:\Diak\gl\SPARTAN3E500K_slave\SystemGenrator\MicroBlazeproject\Nexys2_BSB_Support_v_3_0\lib\Digilent\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s500epq208-4
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'INTERRUPT_ACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'MB_Error' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'SLEEP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'DBG_WAKEUP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'LOCKSTEP_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_AWBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_WACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ARBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_RACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_ACREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_CRVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_CRRESP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_CDVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_CDDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_IC_CDLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_AWBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_WACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ARBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_RACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_ACREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_CRVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_CRRESP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_CDVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_CDDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M_AXI_DC_CDLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'DBG_TDO' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Instruction' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Valid_Instr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_PC' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Reg_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Reg_Addr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_MSR_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_PID_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_New_Reg_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Exception_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Exception_Kind' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Jump_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Delay_Slot' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Data_Address' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Data_Access' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Data_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Data_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Data_Write_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Data_Byte_Enable' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_DCache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_DCache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_DCache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_DCache_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_ICache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_ICache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_ICache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_OF_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_EX_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_MEM_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'Trace_Jump_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL0_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL0_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL0_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL0_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL0_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL0_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL1_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL1_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL1_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL1_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL1_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL1_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL2_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL2_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL2_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL2_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL2_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL2_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL3_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL3_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL3_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL3_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL3_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL3_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL4_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL4_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL4_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL4_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL4_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL4_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL5_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL5_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL5_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL5_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL5_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL5_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL6_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL6_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL6_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL6_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL6_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL6_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL7_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL7_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL7_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL7_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL7_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL7_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL8_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL8_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL8_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL8_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL8_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL8_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL9_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL9_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL9_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL9_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL9_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL9_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL10_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL10_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL10_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL10_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL10_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL10_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL11_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL11_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL11_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL11_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL11_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL11_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL12_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL12_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL12_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL12_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL12_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL12_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL13_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL13_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL13_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL13_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL13_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL13_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL14_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL14_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL14_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL14_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL14_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL14_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL15_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL15_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL15_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL15_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL15_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'FSL15_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M0_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M0_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M0_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S0_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M1_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M1_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M1_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S1_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M2_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M2_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M2_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S2_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M3_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M3_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M3_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S3_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M4_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M4_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M4_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S4_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M5_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M5_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M5_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S5_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M6_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M6_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M6_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S6_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M7_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M7_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M7_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S7_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M8_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M8_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M8_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S8_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M9_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M9_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M9_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S9_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M10_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M10_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M10_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S10_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M11_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M11_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M11_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S11_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M12_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M12_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M12_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S12_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M13_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M13_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M13_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S13_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M14_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M14_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M14_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S14_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M15_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M15_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'M15_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'S15_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 1780: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_Rst' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'MPLB_Rst' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_dcrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_dcrDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_SaddrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_SMRdErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_SMWrErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_SMBusy' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_SrdBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_SrdComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_SrdDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_SrdDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_SrdWdAddr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_Srearbitrate' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_Sssize' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_Swait' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_SwrBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_SwrComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'PLB_SwrDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2424: Unconnected output port 'Bus_Error_Det' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl1_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl1_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl1_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl1_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl1_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl2_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl2_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl2_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl2_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl2_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl3_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl3_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl3_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl3_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Sl3_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'Interrupt' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2583: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl1_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl1_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl1_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl1_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl1_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl2_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl2_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl2_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl2_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl2_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl3_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl3_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl3_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl3_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Sl3_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'Interrupt' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2702: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT1' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT2' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT3' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT4' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT5' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT6' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT7' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT8' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT9' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT10' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT11' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT12' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT13' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT14' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKOUT15' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'CLKFBOUT' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2839: Unconnected output port 'PSDONE' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2868: Unconnected output port 'RstcPPCresetcore_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2868: Unconnected output port 'RstcPPCresetchip_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2868: Unconnected output port 'RstcPPCresetsys_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2868: Unconnected output port 'RstcPPCresetcore_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2868: Unconnected output port 'RstcPPCresetchip_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2868: Unconnected output port 'RstcPPCresetsys_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2868: Unconnected output port 'Peripheral_Reset' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2868: Unconnected output port 'Interconnect_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2868: Unconnected output port 'Peripheral_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2900: Unconnected output port 'SCK_O' of component 'system_spizybo_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2900: Unconnected output port 'SCK_T' of component 'system_spizybo_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2900: Unconnected output port 'MISO_T' of component 'system_spizybo_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2900: Unconnected output port 'MOSI_O' of component 'system_spizybo_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2900: Unconnected output port 'MOSI_T' of component 'system_spizybo_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2900: Unconnected output port 'SS_O' of component 'system_spizybo_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2900: Unconnected output port 'SS_T' of component 'system_spizybo_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2900: Unconnected output port 'IP2INTC_Irpt' of component 'system_spizybo_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2960: Unconnected output port 'IP2INTC_Irpt' of component 'system_led4gpio_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2960: Unconnected output port 'GPIO_IO_T' of component 'system_led4gpio_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2960: Unconnected output port 'GPIO2_IO_O' of component 'system_led4gpio_wrapper'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd" line 2960: Unconnected output port 'GPIO2_IO_T' of component 'system_led4gpio_wrapper'.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system.vhd".
WARNING:Xst:646 - Signal <mb_plb_PLB_wrPrim<2:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mb_plb_PLB_rdPrim<2:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_mb_plb_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_ntg_0_wrapper.ngc>.
Reading core <../implementation/system_spizybo_wrapper.ngc>.
Reading core <../implementation/system_led4gpio_wrapper.ngc>.
Reading core <../implementation/system_cooler0pwm_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../implementation/system_pumppwm_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../implementation/system_ipsdksebesegespozicio_plbw_0_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../implementation/system_ipsdksebesegespozicio_plbw_1_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../implementation/system_ipsdksebesegespozicio_plbw_2_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../implementation/system_ipsdksebesegespozicio_plbw_3_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_ntg_0_wrapper> for timing and area information for instance <ntg_0>.
Loading core <system_spizybo_wrapper> for timing and area information for instance <SpiZybo>.
Loading core <system_led4gpio_wrapper> for timing and area information for instance <LED4gpio>.
Loading core <system_cooler0pwm_wrapper> for timing and area information for instance <Cooler0PWM>.
Loading core <system_pumppwm_wrapper> for timing and area information for instance <PumpPWM>.
Loading core <system_ipsdksebesegespozicio_plbw_0_wrapper> for timing and area information for instance <ipsdksebesegespozicio_plbw_0>.
Loading core <system_ipsdksebesegespozicio_plbw_1_wrapper> for timing and area information for instance <ipsdksebesegespozicio_plbw_1>.
Loading core <system_ipsdksebesegespozicio_plbw_2_wrapper> for timing and area information for instance <ipsdksebesegespozicio_plbw_2>.
Loading core <system_ipsdksebesegespozicio_plbw_3_wrapper> for timing and area information for instance <ipsdksebesegespozicio_plbw_3>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 10 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <SpiZybo/I_SPI_MODULE/transfer_start> in Unit <SpiZybo> is equivalent to the following FF/Latch : <SpiZybo/I_SPI_MODULE/transfer_start_1> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following 9 FFs/Latches : <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/dir_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/imp_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following 18 FFs/Latches : <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following 16 FFs/Latches : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following 15 FFs/Latches : <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following 16 FFs/Latches : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following 15 FFs/Latches : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/dir_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/imp_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following 9 FFs/Latches : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following 18 FFs/Latches : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/dir_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/imp_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following 9 FFs/Latches : <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following 15 FFs/Latches : <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following 18 FFs/Latches : <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following 16 FFs/Latches : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following 18 FFs/Latches : <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following 16 FFs/Latches : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following 15 FFs/Latches : <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/dir_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/imp_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following 9 FFs/Latches : <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 10 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <SpiZybo/I_SPI_MODULE/transfer_start> in Unit <SpiZybo> is equivalent to the following FF/Latch : <SpiZybo/I_SPI_MODULE/transfer_start_1> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following 9 FFs/Latches : <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/dir_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/imp_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following 18 FFs/Latches : <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following 16 FFs/Latches : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following 15 FFs/Latches : <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_0> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_0/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following 16 FFs/Latches : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following 15 FFs/Latches : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/dir_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/imp_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following 9 FFs/Latches : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following 18 FFs/Latches : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_1> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/dir_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/imp_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following 9 FFs/Latches : <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following 15 FFs/Latches : <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following 18 FFs/Latches : <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following 16 FFs/Latches : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_2> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_2/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following 18 FFs/Latches : <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following 16 FFs/Latches : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following 15 FFs/Latches : <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/dir_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/imp_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_3/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ipsdksebesegespozicio_plbw_3> is equivalent to the following 9 FFs/Latches : <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_3/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 48

Cell Usage :
# BELS                             : 6232
#      GND                         : 17
#      INV                         : 75
#      LUT1                        : 12
#      LUT2                        : 673
#      LUT2_D                      : 17
#      LUT2_L                      : 15
#      LUT3                        : 1538
#      LUT3_D                      : 63
#      LUT3_L                      : 45
#      LUT4                        : 2168
#      LUT4_D                      : 60
#      LUT4_L                      : 216
#      MULT_AND                    : 34
#      MUXCY                       : 705
#      MUXCY_L                     : 122
#      MUXF5                       : 353
#      VCC                         : 12
#      XORCY                       : 107
# FlipFlops/Latches                : 5203
#      FD                          : 221
#      FDCE                        : 24
#      FDE                         : 1376
#      FDP                         : 4
#      FDR                         : 884
#      FDRE                        : 2533
#      FDRS                        : 40
#      FDRSE                       : 17
#      FDS                         : 47
#      FDSE                        : 57
# RAMS                             : 144
#      RAM16X1D                    : 128
#      RAMB16_S2_S2                : 16
# Shift Registers                  : 154
#      SRL16                       : 8
#      SRL16E                      : 146
# Clock Buffers                    : 19
#      BUFG                        : 3
#      BUFGP                       : 16
# IO Buffers                       : 32
#      IBUF                        : 8
#      IBUFG                       : 1
#      OBUF                        : 23
# DCMs                             : 1
#      DCM_SP                      : 1
# MULTs                            : 3
#      MULT18X18SIO                : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-4 

 Number of Slices:                     4516  out of   4656    96%  
 Number of Slice Flip Flops:           5197  out of   9312    55%  
 Number of 4 input LUTs:               5292  out of   9312    56%  
    Number used as logic:              4882
    Number used as Shift registers:     154
    Number used as RAMs:                256
 Number of IOs:                          48
 Number of bonded IOBs:                  48  out of    158    30%  
    IOB Flip Flops:                       6
 Number of BRAMs:                        16  out of     20    80%  
 Number of MULT18X18SIOs:                 3  out of     20    15%  
 Number of GCLKs:                        19  out of     24    79%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                              | Clock buffer(FF name)                                 | Load  |
------------------------------------------+-------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin                  | clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST:CLK0| 5908  |
ipsdksebesegespozicio_plbw_0_positionb_pin| BUFGP                                                 | 2     |
ipsdksebesegespozicio_plbw_0_positiona_pin| BUFGP                                                 | 1     |
ipsdksebesegespozicio_plbw_0_speedb_pin   | BUFGP                                                 | 2     |
ipsdksebesegespozicio_plbw_0_speeda_pin   | BUFGP                                                 | 1     |
ipsdksebesegespozicio_plbw_1_positionb_pin| BUFGP                                                 | 2     |
ipsdksebesegespozicio_plbw_1_positiona_pin| BUFGP                                                 | 1     |
ipsdksebesegespozicio_plbw_1_speedb_pin   | BUFGP                                                 | 2     |
ipsdksebesegespozicio_plbw_1_speeda_pin   | BUFGP                                                 | 1     |
ipsdksebesegespozicio_plbw_2_positionb_pin| BUFGP                                                 | 2     |
ipsdksebesegespozicio_plbw_2_positiona_pin| BUFGP                                                 | 1     |
ipsdksebesegespozicio_plbw_2_speedb_pin   | BUFGP                                                 | 2     |
ipsdksebesegespozicio_plbw_2_speeda_pin   | BUFGP                                                 | 1     |
ipsdksebesegespozicio_plbw_3_positionb_pin| BUFGP                                                 | 2     |
ipsdksebesegespozicio_plbw_3_positiona_pin| BUFGP                                                 | 1     |
ipsdksebesegespozicio_plbw_3_speedb_pin   | BUFGP                                                 | 2     |
ipsdksebesegespozicio_plbw_3_speeda_pin   | BUFGP                                                 | 1     |
------------------------------------------+-------------------------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                              | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
ntg_0/sig_out(ntg_0/ntg_0/USER_LOGIC_I/sig_out1_INV_0:O)                                                                                                                                                                                                                                       | NONE(clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                                                              | 4     |
ipsdksebesegespozicio_plbw_0/sl_wait(ipsdksebesegespozicio_plbw_0/XST_GND:G)                                                                                                                                                                                                                   | NONE(ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3)| 2     |
ipsdksebesegespozicio_plbw_1/sl_wait(ipsdksebesegespozicio_plbw_1/XST_GND:G)                                                                                                                                                                                                                   | NONE(ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3)| 2     |
ipsdksebesegespozicio_plbw_2/sl_wait(ipsdksebesegespozicio_plbw_2/XST_GND:G)                                                                                                                                                                                                                   | NONE(ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3)| 2     |
ipsdksebesegespozicio_plbw_3/sl_wait(ipsdksebesegespozicio_plbw_3/XST_GND:G)                                                                                                                                                                                                                   | NONE(ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3)| 2     |
ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott(ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott1_INV_0:O)  | NONE(ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d1)| 1     |
ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott2(ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott21_INV_0:O)| NONE(ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d1)| 1     |
ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott(ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott1_INV_0:O)  | NONE(ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2)| 1     |
ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott2(ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott21_INV_0:O)| NONE(ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2)| 1     |
ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott(ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott1_INV_0:O)  | NONE(ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d1)| 1     |
ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott2(ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott21_INV_0:O)| NONE(ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d1)| 1     |
ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott(ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott1_INV_0:O)  | NONE(ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2)| 1     |
ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott2(ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott21_INV_0:O)| NONE(ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2)| 1     |
ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott(ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott1_INV_0:O)  | NONE(ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d1)| 1     |
ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott2(ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott21_INV_0:O)| NONE(ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d1)| 1     |
ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott(ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott1_INV_0:O)  | NONE(ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2)| 1     |
ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott2(ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott21_INV_0:O)| NONE(ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2)| 1     |
ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott(ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott1_INV_0:O)  | NONE(ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d1)| 1     |
ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott2(ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott21_INV_0:O)| NONE(ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d1)| 1     |
ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott(ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott1_INV_0:O)  | NONE(ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2)| 1     |
ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott2(ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott21_INV_0:O)| NONE(ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2)| 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.861ns (Maximum Frequency: 72.142MHz)
   Minimum input arrival time before clock: 4.462ns
   Maximum output required time after clock: 12.484ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 13.861ns (frequency: 72.142MHz)
  Total number of paths / destination ports: 4556408 / 12830
-------------------------------------------------------------------------
Delay:               13.861ns (Levels of Logic = 45)
  Source:            ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/regiszeter/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:       ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/regiszeter/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/regiszeter/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (ipsdksebesegespozicio_plbw_0/sysgen_dut/data_in_x9_net<0>)
     begin scope: 'ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_sz_mol_sa/comp0.core_instance0'
     begin scope: 'blk00000001'
     SEC:in->out           1   0.704   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.464   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           0   0.059   0.000  sec_inst (sec_net)
     SEC:in->out          36   0.804   1.438  sec_inst (sec_net)
     end scope: 'blk00000001'
     end scope: 'ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_sz_mol_sa/comp0.core_instance0'
     LUT2:I0->O            1   0.704   0.595  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/modulusz_mux/unregy_join_6_1<0>1 (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/modulusz_mux_y_net<0>)
     LUT2:I0->O            1   0.704   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_lut<0> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<0> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<1> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<2> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<3> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<4> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<5> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<6> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<7> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<8> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<9> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<10> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<11> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<12> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<13> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<14> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<14>)
     MUXCY:CI->O           9   0.459   0.995  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<15> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<15>)
     LUT4:I0->O            1   0.704   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_lut<1> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_lut<1>)
     MUXCY:S->O            1   0.464   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<1> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<2> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<3> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<4> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<4>)
     MUXCY:CI->O           3   0.459   0.706  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<5> (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba_op_net)
     LUT4:I0->O           10   0.704   0.000  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/mux_y_net_x0<12>1 (ipsdksebesegespozicio_plbw_0/sysgen_dut/data_in_x11_net<11>)
     FDRE:D                    0.308          ipsdksebesegespozicio_plbw_0/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
    ----------------------------------------
    Total                     13.861ns (9.421ns logic, 4.440ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 70 / 69
-------------------------------------------------------------------------
Offset:              4.462ns (Levels of Logic = 3)
  Source:            ipsdksebesegespozicio_plbw_0_null_x0_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/regiszeter/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: ipsdksebesegespozicio_plbw_0_null_x0_pin to ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/regiszeter/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  ipsdksebesegespozicio_plbw_0_null_x0_pin_IBUF (ipsdksebesegespozicio_plbw_0_null_x0_pin_IBUF)
     begin scope: 'ipsdksebesegespozicio_plbw_0'
     LUT2:I0->O           16   0.704   1.034  ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/regiszeter/internal_clr1 (ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/regiszeter/internal_clr)
     FDRE:R                    0.911          ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/regiszeter/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    ----------------------------------------
    Total                      4.462ns (2.833ns logic, 1.629ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_0_positionb_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_0_positiona_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d3 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_0_positionb_pin rising

  Data Path: ipsdksebesegespozicio_plbw_0_positiona_pin to ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_0_positiona_pin_BUFGP (ipsdksebesegespozicio_plbw_0_positiona_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_0'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d1
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_0_positiona_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_0_positionb_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_0_positiona_pin rising

  Data Path: ipsdksebesegespozicio_plbw_0_positionb_pin to ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_0_positionb_pin_BUFGP (ipsdksebesegespozicio_plbw_0_positionb_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_0'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_0_speedb_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_0_speeda_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_0_speedb_pin rising

  Data Path: ipsdksebesegespozicio_plbw_0_speeda_pin to ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_0_speeda_pin_BUFGP (ipsdksebesegespozicio_plbw_0_speeda_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_0'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d1
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_0_speeda_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_0_speedb_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_0_speeda_pin rising

  Data Path: ipsdksebesegespozicio_plbw_0_speedb_pin to ipsdksebesegespozicio_plbw_0/ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_0_speedb_pin_BUFGP (ipsdksebesegespozicio_plbw_0_speedb_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_0'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_0/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_1_positionb_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_1_positiona_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d3 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_1_positionb_pin rising

  Data Path: ipsdksebesegespozicio_plbw_1_positiona_pin to ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_1_positiona_pin_BUFGP (ipsdksebesegespozicio_plbw_1_positiona_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_1'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d1
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_1_positiona_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_1_positionb_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_1_positiona_pin rising

  Data Path: ipsdksebesegespozicio_plbw_1_positionb_pin to ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_1_positionb_pin_BUFGP (ipsdksebesegespozicio_plbw_1_positionb_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_1'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_1_speedb_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_1_speeda_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_1_speedb_pin rising

  Data Path: ipsdksebesegespozicio_plbw_1_speeda_pin to ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_1_speeda_pin_BUFGP (ipsdksebesegespozicio_plbw_1_speeda_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_1'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d1
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_1_speeda_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_1_speedb_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_1_speeda_pin rising

  Data Path: ipsdksebesegespozicio_plbw_1_speedb_pin to ipsdksebesegespozicio_plbw_1/ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_1_speedb_pin_BUFGP (ipsdksebesegespozicio_plbw_1_speedb_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_1'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_2_positionb_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_2_positiona_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d3 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_2_positionb_pin rising

  Data Path: ipsdksebesegespozicio_plbw_2_positiona_pin to ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_2_positiona_pin_BUFGP (ipsdksebesegespozicio_plbw_2_positiona_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_2'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d1
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_2_positiona_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_2_positionb_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_2_positiona_pin rising

  Data Path: ipsdksebesegespozicio_plbw_2_positionb_pin to ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_2_positionb_pin_BUFGP (ipsdksebesegespozicio_plbw_2_positionb_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_2'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_2_speedb_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_2_speeda_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_2_speedb_pin rising

  Data Path: ipsdksebesegespozicio_plbw_2_speeda_pin to ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_2_speeda_pin_BUFGP (ipsdksebesegespozicio_plbw_2_speeda_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_2'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d1
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_2_speeda_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_2_speedb_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_2_speeda_pin rising

  Data Path: ipsdksebesegespozicio_plbw_2_speedb_pin to ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_2_speedb_pin_BUFGP (ipsdksebesegespozicio_plbw_2_speedb_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_2'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_3_positionb_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_3_positiona_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d3 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_3_positionb_pin rising

  Data Path: ipsdksebesegespozicio_plbw_3_positiona_pin to ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_3_positiona_pin_BUFGP (ipsdksebesegespozicio_plbw_3_positiona_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_3'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d1
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_3_positiona_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_3_positionb_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_3_positiona_pin rising

  Data Path: ipsdksebesegespozicio_plbw_3_positionb_pin to ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_3_positionb_pin_BUFGP (ipsdksebesegespozicio_plbw_3_positionb_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_3'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_3_speedb_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_3_speeda_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_3_speedb_pin rising

  Data Path: ipsdksebesegespozicio_plbw_3_speeda_pin to ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_3_speeda_pin_BUFGP (ipsdksebesegespozicio_plbw_3_speeda_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_3'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d1
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ipsdksebesegespozicio_plbw_3_speeda_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.352ns (Levels of Logic = 2)
  Source:            ipsdksebesegespozicio_plbw_3_speedb_pin (PAD)
  Destination:       ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2 (FF)
  Destination Clock: ipsdksebesegespozicio_plbw_3_speeda_pin rising

  Data Path: ipsdksebesegespozicio_plbw_3_speedb_pin to ipsdksebesegespozicio_plbw_3/ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            4   1.457   0.587  ipsdksebesegespozicio_plbw_3_speedb_pin_BUFGP (ipsdksebesegespozicio_plbw_3_speedb_pin_BUFGP)
     begin scope: 'ipsdksebesegespozicio_plbw_3'
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_3/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2
    ----------------------------------------
    Total                      2.352ns (1.765ns logic, 0.587ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 6967 / 23
-------------------------------------------------------------------------
Offset:              12.484ns (Levels of Logic = 22)
  Source:            ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp (FF)
  Destination:       ipsdksebesegespozicio_plbw_2_speedpwm1_pin (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising

  Data Path: ipsdksebesegespozicio_plbw_2/ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp to ipsdksebesegespozicio_plbw_2_speedpwm1_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_q_net<14>)
     LUT3:I0->O            1   0.704   0.455  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_lut<6>_SW1 (N72)
     LUT4:I2->O            1   0.704   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_lut<6> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_lut<6>)
     MUXCY:S->O           14   0.864   1.004  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_cy<6> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_cy<6>)
     LUT4:I3->O            1   0.704   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_lut<0> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<0> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<1> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<2> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<3> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<4> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<5> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<6> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<7> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<8> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<9> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<10> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<11> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<12> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<13> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<13>)
     MUXCY:CI->O           4   0.459   0.666  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<14> (ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<14>)
     LUT4:I1->O            1   0.704   0.420  ipsdksebesegespozicio_plbw_2/sysgen_dut/ipsdksebesegespozicio_x0/inverter2/internal_ip_12_1_bitnot_0_not00001 (speedpwm1)
     end scope: 'ipsdksebesegespozicio_plbw_2'
     OBUF:I->O                 3.272          ipsdksebesegespozicio_plbw_2_speedpwm1_pin_OBUF (ipsdksebesegespozicio_plbw_2_speedpwm1_pin)
    ----------------------------------------
    Total                     12.484ns (9.233ns logic, 3.251ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================


Total REAL time to Xst completion: 192.00 secs
Total CPU time to Xst completion: 192.37 secs
 
--> 

Total memory usage is 370648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  492 (   0 filtered)
Number of infos    :  180 (   0 filtered)

