	System u0 (
		.clk_clk                      (<connected-to-clk_clk>),                      //                   clk.clk
		.fpga_uart_custom_0_rx_rx_in  (<connected-to-fpga_uart_custom_0_rx_rx_in>),  // fpga_uart_custom_0_rx.rx_in
		.fpga_uart_custom_0_tx_tx_out (<connected-to-fpga_uart_custom_0_tx_tx_out>), // fpga_uart_custom_0_tx.tx_out
		.reset_reset_n                (<connected-to-reset_reset_n>),                //                 reset.reset_n
		.fpga_uart_debug_readdata     (<connected-to-fpga_uart_debug_readdata>)      //       fpga_uart_debug.readdata
	);

