;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 7/10/2018 10:33:49 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0xB0000	0xFFFC2000  	536936444
0xB0004	0x264D000B  	730701
0xB0008	0x25F5000B  	730613
0xB000C	0x25F5000B  	730613
0xB0010	0x25F5000B  	730613
0xB0014	0x25F5000B  	730613
0xB0018	0x25F5000B  	730613
0xB001C	0x25F5000B  	730613
0xB0020	0x25F5000B  	730613
0xB0024	0x25F5000B  	730613
0xB0028	0x25F5000B  	730613
0xB002C	0x25F5000B  	730613
0xB0030	0x25F5000B  	730613
0xB0034	0x25F5000B  	730613
0xB0038	0x25F5000B  	730613
0xB003C	0x25F5000B  	730613
0xB0040	0x25F5000B  	730613
0xB0044	0x25F5000B  	730613
0xB0048	0x25F5000B  	730613
0xB004C	0x25F5000B  	730613
0xB0050	0x25F5000B  	730613
0xB0054	0x25F5000B  	730613
0xB0058	0x25F5000B  	730613
0xB005C	0x25F5000B  	730613
0xB0060	0x25F5000B  	730613
0xB0064	0x25F5000B  	730613
0xB0068	0x25F5000B  	730613
0xB006C	0x25F5000B  	730613
0xB0070	0x25F5000B  	730613
0xB0074	0x25F5000B  	730613
0xB0078	0x25F5000B  	730613
0xB007C	0x25F5000B  	730613
0xB0080	0x25F5000B  	730613
0xB0084	0x25F5000B  	730613
0xB0088	0x25F5000B  	730613
0xB008C	0x25F5000B  	730613
0xB0090	0x25F5000B  	730613
0xB0094	0x25F5000B  	730613
0xB0098	0x25F5000B  	730613
0xB009C	0x25F5000B  	730613
0xB00A0	0x25F5000B  	730613
0xB00A4	0x25F5000B  	730613
0xB00A8	0x25F5000B  	730613
0xB00AC	0x25F5000B  	730613
0xB00B0	0x25F5000B  	730613
0xB00B4	0x25F5000B  	730613
0xB00B8	0x25F5000B  	730613
0xB00BC	0x25F5000B  	730613
0xB00C0	0x25F5000B  	730613
0xB00C4	0x25F5000B  	730613
0xB00C8	0x25F5000B  	730613
0xB00CC	0x25F5000B  	730613
0xB00D0	0x25F5000B  	730613
0xB00D4	0x25F5000B  	730613
0xB00D8	0x25F5000B  	730613
0xB00DC	0x25F5000B  	730613
0xB00E0	0x25F5000B  	730613
0xB00E4	0x25F5000B  	730613
0xB00E8	0x25F5000B  	730613
0xB00EC	0x25F5000B  	730613
0xB00F0	0x25F5000B  	730613
0xB00F4	0x25F5000B  	730613
0xB00F8	0x25F5000B  	730613
0xB00FC	0x25F5000B  	730613
0xB0100	0x25F5000B  	730613
0xB0104	0x25F5000B  	730613
0xB0108	0x25F5000B  	730613
0xB010C	0x25F5000B  	730613
0xB0110	0x25F5000B  	730613
0xB0114	0x25F5000B  	730613
0xB0118	0x25F5000B  	730613
0xB011C	0x25F5000B  	730613
0xB0120	0x25F5000B  	730613
0xB0124	0x25F5000B  	730613
0xB0128	0x25F5000B  	730613
0xB012C	0x25F5000B  	730613
0xB0130	0x25F5000B  	730613
0xB0134	0x25F5000B  	730613
0xB0138	0x25F5000B  	730613
0xB013C	0x25F5000B  	730613
0xB0140	0x25F5000B  	730613
0xB0144	0x25F5000B  	730613
0xB0148	0x25F5000B  	730613
0xB014C	0x25F5000B  	730613
0xB0150	0x25F5000B  	730613
0xB0154	0x25F5000B  	730613
0xB0158	0x25F5000B  	730613
0xB015C	0x25F5000B  	730613
0xB0160	0x25F5000B  	730613
0xB0164	0x25F5000B  	730613
0xB0168	0x25F5000B  	730613
0xB016C	0x25F5000B  	730613
0xB0170	0x25F5000B  	730613
0xB0174	0x25F5000B  	730613
0xB0178	0x25F5000B  	730613
0xB017C	0x25F5000B  	730613
0xB0180	0x25F5000B  	730613
0xB0184	0x25F5000B  	730613
0xB0188	0x25F5000B  	730613
0xB018C	0x25F5000B  	730613
0xB0190	0x25F5000B  	730613
0xB0194	0x25F5000B  	730613
0xB0198	0x25F5000B  	730613
0xB019C	0x25F5000B  	730613
0xB01A0	0x25F5000B  	730613
0xB01A4	0x25F5000B  	730613
0xB01A8	0x25F5000B  	730613
0xB01AC	0x25F5000B  	730613
0xB01B0	0x25F5000B  	730613
0xB01B4	0x25F5000B  	730613
0xB01B8	0x25F5000B  	730613
0xB01BC	0x25F5000B  	730613
0xB01C0	0x25F5000B  	730613
0xB01C4	0x25F5000B  	730613
0xB01C8	0x25F5000B  	730613
0xB01CC	0x25F5000B  	730613
0xB01D0	0x25F5000B  	730613
0xB01D4	0x25F5000B  	730613
0xB01D8	0x25F5000B  	730613
0xB01DC	0x25F5000B  	730613
0xB01E0	0x25F5000B  	730613
0xB01E4	0x25F5000B  	730613
0xB01E8	0x25F5000B  	730613
0xB01EC	0x25F5000B  	730613
0xB01F0	0x25F5000B  	730613
0xB01F4	0x25F5000B  	730613
0xB01F8	0x25F5000B  	730613
0xB01FC	0x25F5000B  	730613
0xB0200	0x25F5000B  	730613
0xB0204	0x25F5000B  	730613
0xB0208	0x25F5000B  	730613
0xB020C	0x25F5000B  	730613
0xB0210	0x25F5000B  	730613
0xB0214	0x25F5000B  	730613
0xB0218	0x25F5000B  	730613
0xB021C	0x25F5000B  	730613
0xB0220	0x25F5000B  	730613
0xB0224	0x25F5000B  	730613
0xB0228	0x25F5000B  	730613
0xB022C	0x25F5000B  	730613
0xB0230	0x25F5000B  	730613
0xB0234	0x25F5000B  	730613
0xB0238	0x25F5000B  	730613
0xB023C	0x25F5000B  	730613
0xB0240	0x25F5000B  	730613
0xB0244	0x25F5000B  	730613
0xB0248	0x25F5000B  	730613
0xB024C	0x25F5000B  	730613
0xB0250	0x25F5000B  	730613
0xB0254	0x25F5000B  	730613
0xB0258	0x25F5000B  	730613
0xB025C	0x25F5000B  	730613
0xB0260	0x25F5000B  	730613
0xB0264	0x25F5000B  	730613
0xB0268	0x25F5000B  	730613
0xB026C	0x25F5000B  	730613
0xB0270	0x25F5000B  	730613
0xB0274	0x25F5000B  	730613
0xB0278	0x25F5000B  	730613
0xB027C	0x25F5000B  	730613
0xB0280	0x25F5000B  	730613
0xB0284	0x25F5000B  	730613
0xB0288	0x25F5000B  	730613
0xB028C	0x25F5000B  	730613
0xB0290	0x25F5000B  	730613
0xB0294	0x25F5000B  	730613
0xB0298	0x25F5000B  	730613
0xB029C	0x25F5000B  	730613
0xB02A0	0x25F5000B  	730613
0xB02A4	0x25F5000B  	730613
0xB02A8	0x25F5000B  	730613
; end of ____SysVT
_main:
;Click_IrThermo_3_CEC.c, 74 :: 		void main()
0xB264C	0xF7FFFFD6  BL	730620
0xB2650	0xF000F810  BL	730740
0xB2654	0xF7FFFFE4  BL	730656
0xB2658	0xF000F9BC  BL	731604
0xB265C	0xF000F85A  BL	730900
0xB2660	0xF000F96A  BL	731448
;Click_IrThermo_3_CEC.c, 76 :: 		systemInit();
0xB2664	0xF7FFFFA8  BL	_systemInit+0
;Click_IrThermo_3_CEC.c, 77 :: 		applicationInit();
0xB2668	0xF7FFFF30  BL	_applicationInit+0
;Click_IrThermo_3_CEC.c, 79 :: 		while (1)
L_main6:
;Click_IrThermo_3_CEC.c, 81 :: 		applicationTask();
0xB266C	0xF7FFFF4E  BL	_applicationTask+0
;Click_IrThermo_3_CEC.c, 82 :: 		}
0xB2670	0xE7FC    B	L_main6
;Click_IrThermo_3_CEC.c, 83 :: 		}
L_end_main:
L__main_end_loop:
0xB2672	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_CEC1702.c, 45 :: 		
0xB2464	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 47 :: 		
L_loopDW:
;__Lib_System_CEC1702.c, 48 :: 		
0xB2466	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_CEC1702.c, 49 :: 		
0xB246A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_CEC1702.c, 50 :: 		
0xB246E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_CEC1702.c, 51 :: 		
0xB2472	0xD1F8    BNE	L_loopDW
;__Lib_System_CEC1702.c, 53 :: 		
L_end___CC2DW:
0xB2474	0xB001    ADD	SP, SP, #4
0xB2476	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_CEC1702.c, 87 :: 		
0xB2490	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 89 :: 		
0xB2492	0xF04F0900  MOV	R9, #0
;__Lib_System_CEC1702.c, 90 :: 		
0xB2496	0xF04F0C00  MOV	R12, #0
;__Lib_System_CEC1702.c, 91 :: 		
0xB249A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_CEC1702.c, 92 :: 		
0xB249E	0xDC04    BGT	L_loopFZs
;__Lib_System_CEC1702.c, 93 :: 		
0xB24A0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_CEC1702.c, 94 :: 		
0xB24A4	0xDB01    BLT	L_loopFZs
;__Lib_System_CEC1702.c, 95 :: 		
0xB24A6	0x46D4    MOV	R12, R10
;__Lib_System_CEC1702.c, 96 :: 		
0xB24A8	0x46EA    MOV	R10, SP
;__Lib_System_CEC1702.c, 97 :: 		
L_loopFZs:
;__Lib_System_CEC1702.c, 98 :: 		
0xB24AA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_CEC1702.c, 99 :: 		
0xB24AE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_CEC1702.c, 100 :: 		
0xB24B2	0xD1FA    BNE	L_loopFZs
;__Lib_System_CEC1702.c, 101 :: 		
0xB24B4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_CEC1702.c, 102 :: 		
0xB24B8	0xDD05    BLE	L_norep
;__Lib_System_CEC1702.c, 103 :: 		
0xB24BA	0x46E2    MOV	R10, R12
;__Lib_System_CEC1702.c, 104 :: 		
0xB24BC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_CEC1702.c, 105 :: 		
0xB24C0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_CEC1702.c, 106 :: 		
0xB24C4	0xE7F1    B	L_loopFZs
;__Lib_System_CEC1702.c, 107 :: 		
L_norep:
;__Lib_System_CEC1702.c, 109 :: 		
L_end___FillZeros:
0xB24C6	0xB001    ADD	SP, SP, #4
0xB24C8	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_IrThermo_3_CEC.c, 37 :: 		void systemInit()
0xB25B8	0xB081    SUB	SP, SP, #4
0xB25BA	0xF8CDE000  STR	LR, [SP, #0]
;Click_IrThermo_3_CEC.c, 40 :: 		mikrobus_i2cInit( _MIKROBUS1, &_IRTHERMO3_I2C_CFG[0] );
0xB25BE	0x480C    LDR	R0, [PC, #48]
0xB25C0	0x4601    MOV	R1, R0
0xB25C2	0x2000    MOVS	R0, #0
0xB25C4	0xF7FFFEAC  BL	_mikrobus_i2cInit+0
;Click_IrThermo_3_CEC.c, 41 :: 		mikrobus_logInit( _MIKROBUS2, 56000 );
0xB25C8	0xF64D21C0  MOVW	R1, #56000
0xB25CC	0x2001    MOVS	R0, #1
0xB25CE	0xF7FFFF31  BL	_mikrobus_logInit+0
;Click_IrThermo_3_CEC.c, 43 :: 		Delay_ms( 100 );
0xB25D2	0xF64617FE  MOVW	R7, #27134
0xB25D6	0xF2C00718  MOVT	R7, #24
0xB25DA	0xBF00    NOP
0xB25DC	0xBF00    NOP
L_systemInit0:
0xB25DE	0x1E7F    SUBS	R7, R7, #1
0xB25E0	0xD1FD    BNE	L_systemInit0
0xB25E2	0xBF00    NOP
0xB25E4	0xBF00    NOP
0xB25E6	0xBF00    NOP
;Click_IrThermo_3_CEC.c, 44 :: 		}
L_end_systemInit:
0xB25E8	0xF8DDE000  LDR	LR, [SP, #0]
0xB25EC	0xB001    ADD	SP, SP, #4
0xB25EE	0x4770    BX	LR
0xB25F0	0x2934000B  	__IRTHERMO3_I2C_CFG+0
; end of _systemInit
_mikrobus_i2cInit:
;clicker_2_CEC1702.c, 221 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0xB2320	0xB081    SUB	SP, SP, #4
0xB2322	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;clicker_2_CEC1702.c, 223 :: 		switch( bus )
0xB2326	0xE009    B	L_mikrobus_i2cInit87
; bus end address is: 0 (R0)
;clicker_2_CEC1702.c, 226 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit89:
0xB2328	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xB232A	0xF7FFF903  BL	clicker_2_CEC1702__i2cInit_1+0
0xB232E	0xE00A    B	L_end_mikrobus_i2cInit
;clicker_2_CEC1702.c, 229 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit90:
; cfg start address is: 4 (R1)
0xB2330	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xB2332	0xF7FFF8EF  BL	clicker_2_CEC1702__i2cInit_2+0
0xB2336	0xE006    B	L_end_mikrobus_i2cInit
;clicker_2_CEC1702.c, 243 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit91:
0xB2338	0x2001    MOVS	R0, #1
0xB233A	0xE004    B	L_end_mikrobus_i2cInit
;clicker_2_CEC1702.c, 244 :: 		}
L_mikrobus_i2cInit87:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0xB233C	0x2800    CMP	R0, #0
0xB233E	0xD0F3    BEQ	L_mikrobus_i2cInit89
0xB2340	0x2801    CMP	R0, #1
0xB2342	0xD0F5    BEQ	L_mikrobus_i2cInit90
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0xB2344	0xE7F8    B	L_mikrobus_i2cInit91
;clicker_2_CEC1702.c, 247 :: 		}
L_end_mikrobus_i2cInit:
0xB2346	0xF8DDE000  LDR	LR, [SP, #0]
0xB234A	0xB001    ADD	SP, SP, #4
0xB234C	0x4770    BX	LR
; end of _mikrobus_i2cInit
clicker_2_CEC1702__i2cInit_1:
;__c2_cec1702_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xB1534	0xB081    SUB	SP, SP, #4
0xB1536	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__c2_cec1702_i2c.c, 31 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C_port03_P010_P007 );
0xB153A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xB153C	0x4608    MOV	R0, R1
0xB153E	0x4904    LDR	R1, [PC, #16]
0xB1540	0xF7FFFEE2  BL	_I2C0_Init_Advanced+0
;__c2_cec1702_i2c.c, 32 :: 		return _MIKROBUS_OK;
0xB1544	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0xB1546	0xF8DDE000  LDR	LR, [SP, #0]
0xB154A	0xB001    ADD	SP, SP, #4
0xB154C	0x4770    BX	LR
0xB154E	0xBF00    NOP
0xB1550	0x27A0000B  	__GPIO_MODULE_I2C_port03_P010_P007+0
; end of clicker_2_CEC1702__i2cInit_1
_I2C0_Init_Advanced:
;__Lib_I2C_1702.c, 360 :: 		
; module start address is: 4 (R1)
; bitrate start address is: 0 (R0)
0xB1308	0xB081    SUB	SP, SP, #4
0xB130A	0xF8CDE000  STR	LR, [SP, #0]
0xB130E	0x4683    MOV	R11, R0
0xB1310	0x468C    MOV	R12, R1
; module end address is: 4 (R1)
; bitrate end address is: 0 (R0)
; bitrate start address is: 44 (R11)
; module start address is: 48 (R12)
;__Lib_I2C_1702.c, 361 :: 		
0xB1312	0x2300    MOVS	R3, #0
0xB1314	0x4A0D    LDR	R2, [PC, #52]
0xB1316	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_1702.c, 362 :: 		
0xB1318	0x4660    MOV	R0, R12
0xB131A	0xF7FFFE45  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_I2C_1702.c, 363 :: 		
0xB131E	0x4C0C    LDR	R4, [PC, #48]
0xB1320	0x4B0C    LDR	R3, [PC, #48]
0xB1322	0x4A0D    LDR	R2, [PC, #52]
0xB1324	0x4619    MOV	R1, R3
0xB1326	0x4610    MOV	R0, R2
0xB1328	0x4622    MOV	R2, R4
0xB132A	0xF7FFFED1  BL	_I2C_Set_Active+0
;__Lib_I2C_1702.c, 364 :: 		
0xB132E	0xF10C020C  ADD	R2, R12, #12
; module end address is: 48 (R12)
0xB1332	0x6812    LDR	R2, [R2, #0]
0xB1334	0xB2D3    UXTB	R3, R2
0xB1336	0x4A09    LDR	R2, [PC, #36]
0xB1338	0x6812    LDR	R2, [R2, #0]
0xB133A	0x4659    MOV	R1, R11
0xB133C	0x4610    MOV	R0, R2
; bitrate end address is: 44 (R11)
0xB133E	0xB2DA    UXTB	R2, R3
0xB1340	0xF7FFFE58  BL	__Lib_I2C_1702_I2Cx_Init_Advanced+0
;__Lib_I2C_1702.c, 365 :: 		
L_end_I2C0_Init_Advanced:
0xB1344	0xF8DDE000  LDR	LR, [SP, #0]
0xB1348	0xB001    ADD	SP, SP, #4
0xB134A	0x4770    BX	LR
0xB134C	0x002C2000  	__Lib_I2C_1702__I2C0_TIMEOUT+0
0xB1350	0x0AA5000B  	_I2C0_Write+0
0xB1354	0x09F1000B  	_I2C0_Read+0
0xB1358	0x0B11000B  	_I2C0_Start+0
0xB135C	0x00282000  	__Lib_I2C_1702__I2C_BASEADDR0+0
; end of _I2C0_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_CEC1702.c, 603 :: 		
; module start address is: 0 (R0)
0xB0FA8	0xB081    SUB	SP, SP, #4
0xB0FAA	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_CEC1702.c, 608 :: 		
; i start address is: 40 (R10)
0xB0FAE	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0xB0FB2	0x4681    MOV	R9, R0
;__Lib_GPIO_CEC1702.c, 609 :: 		
L_GPIO_Alternate_Function_Enable32:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0xB0FB4	0xEA4F018A  LSL	R1, R10, #2
0xB0FB8	0xEB090101  ADD	R1, R9, R1, LSL #0
0xB0FBC	0x6809    LDR	R1, [R1, #0]
0xB0FBE	0xF1B13FFF  CMP	R1, #-1
0xB0FC2	0xD012    BEQ	L_GPIO_Alternate_Function_Enable33
;__Lib_GPIO_CEC1702.c, 611 :: 		
0xB0FC4	0xF1090134  ADD	R1, R9, #52
0xB0FC8	0xEA4F038A  LSL	R3, R10, #2
0xB0FCC	0x18C9    ADDS	R1, R1, R3
0xB0FCE	0x6809    LDR	R1, [R1, #0]
0xB0FD0	0x460A    MOV	R2, R1
0xB0FD2	0xEB090103  ADD	R1, R9, R3, LSL #0
0xB0FD6	0x6809    LDR	R1, [R1, #0]
0xB0FD8	0x4608    MOV	R0, R1
0xB0FDA	0x4611    MOV	R1, R2
0xB0FDC	0xF7FFFECA  BL	__Lib_GPIO_CEC1702_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO_CEC1702.c, 612 :: 		
0xB0FE0	0xF10A0A01  ADD	R10, R10, #1
0xB0FE4	0xFA1FFA8A  UXTH	R10, R10
;__Lib_GPIO_CEC1702.c, 613 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0xB0FE8	0xE7E4    B	L_GPIO_Alternate_Function_Enable32
L_GPIO_Alternate_Function_Enable33:
;__Lib_GPIO_CEC1702.c, 614 :: 		
L_end_GPIO_Alternate_Function_Enable:
0xB0FEA	0xF8DDE000  LDR	LR, [SP, #0]
0xB0FEE	0xB001    ADD	SP, SP, #4
0xB0FF0	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_CEC1702_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_CEC1702.c, 580 :: 		
; muxconfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0xB0D74	0xB082    SUB	SP, SP, #8
0xB0D76	0xF8CDE000  STR	LR, [SP, #0]
; muxconfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 0 (R0)
; muxconfig start address is: 4 (R1)
;__Lib_GPIO_CEC1702.c, 589 :: 		
0xB0D7A	0xF00002FF  AND	R2, R0, #255
; muxPin end address is: 0 (R0)
0xB0D7E	0x0913    LSRS	R3, R2, #4
;__Lib_GPIO_CEC1702.c, 590 :: 		
0xB0D80	0xF002020F  AND	R2, R2, #15
; pin start address is: 16 (R4)
0xB0D84	0x4614    MOV	R4, R2
;__Lib_GPIO_CEC1702.c, 592 :: 		
0xB0D86	0xB2D8    UXTB	R0, R3
0xB0D88	0xF7FFFF78  BL	__Lib_GPIO_CEC1702_GetPortBaseAddr+0
;__Lib_GPIO_CEC1702.c, 595 :: 		
0xB0D8C	0x2201    MOVS	R2, #1
0xB0D8E	0xB212    SXTH	R2, R2
0xB0D90	0x40A2    LSLS	R2, R4
; pin end address is: 16 (R4)
0xB0D92	0xF8AD2004  STRH	R2, [SP, #4]
; muxconfig end address is: 4 (R1)
0xB0D96	0x4600    MOV	R0, R0
0xB0D98	0x460A    MOV	R2, R1
0xB0D9A	0xF89D1004  LDRB	R1, [SP, #4]
0xB0D9E	0xF7FFFF01  BL	_GPIO_Config+0
;__Lib_GPIO_CEC1702.c, 596 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0xB0DA2	0xF8DDE000  LDR	LR, [SP, #0]
0xB0DA6	0xB002    ADD	SP, SP, #8
0xB0DA8	0x4770    BX	LR
; end of __Lib_GPIO_CEC1702_GPIO_Config_Pin_Alternate_Function
__Lib_GPIO_CEC1702_GetPortBaseAddr:
;__Lib_GPIO_CEC1702.c, 469 :: 		
; portNumber start address is: 0 (R0)
0xB0C7C	0xB081    SUB	SP, SP, #4
; portNumber end address is: 0 (R0)
; portNumber start address is: 0 (R0)
;__Lib_GPIO_CEC1702.c, 470 :: 		
0xB0C7E	0xE027    B	L___Lib_GPIO_CEC1702_GetPortBaseAddr10
; portNumber end address is: 0 (R0)
;__Lib_GPIO_CEC1702.c, 471 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr12:
;__Lib_GPIO_CEC1702.c, 473 :: 		
0xB0C80	0x4828    LDR	R0, [PC, #160]
0xB0C82	0xE04D    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 476 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr13:
;__Lib_GPIO_CEC1702.c, 478 :: 		
0xB0C84	0x4828    LDR	R0, [PC, #160]
0xB0C86	0xE04B    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 481 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr14:
;__Lib_GPIO_CEC1702.c, 483 :: 		
0xB0C88	0x4828    LDR	R0, [PC, #160]
0xB0C8A	0xE049    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 486 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr15:
;__Lib_GPIO_CEC1702.c, 488 :: 		
0xB0C8C	0x4828    LDR	R0, [PC, #160]
0xB0C8E	0xE047    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 491 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr16:
;__Lib_GPIO_CEC1702.c, 493 :: 		
0xB0C90	0x4828    LDR	R0, [PC, #160]
0xB0C92	0xE045    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 496 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr17:
;__Lib_GPIO_CEC1702.c, 498 :: 		
0xB0C94	0x4828    LDR	R0, [PC, #160]
0xB0C96	0xE043    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 501 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr18:
;__Lib_GPIO_CEC1702.c, 503 :: 		
0xB0C98	0x4828    LDR	R0, [PC, #160]
0xB0C9A	0xE041    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 506 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr19:
;__Lib_GPIO_CEC1702.c, 508 :: 		
0xB0C9C	0x4828    LDR	R0, [PC, #160]
0xB0C9E	0xE03F    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 511 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr20:
;__Lib_GPIO_CEC1702.c, 513 :: 		
0xB0CA0	0x4828    LDR	R0, [PC, #160]
0xB0CA2	0xE03D    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 516 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr21:
;__Lib_GPIO_CEC1702.c, 518 :: 		
0xB0CA4	0x4828    LDR	R0, [PC, #160]
0xB0CA6	0xE03B    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 521 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr22:
;__Lib_GPIO_CEC1702.c, 523 :: 		
0xB0CA8	0x4828    LDR	R0, [PC, #160]
0xB0CAA	0xE039    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 526 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr23:
;__Lib_GPIO_CEC1702.c, 528 :: 		
0xB0CAC	0x4828    LDR	R0, [PC, #160]
0xB0CAE	0xE037    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 531 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr24:
;__Lib_GPIO_CEC1702.c, 533 :: 		
0xB0CB0	0x4828    LDR	R0, [PC, #160]
0xB0CB2	0xE035    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 536 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr25:
;__Lib_GPIO_CEC1702.c, 538 :: 		
0xB0CB4	0x4828    LDR	R0, [PC, #160]
0xB0CB6	0xE033    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 541 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr26:
;__Lib_GPIO_CEC1702.c, 543 :: 		
0xB0CB8	0x4828    LDR	R0, [PC, #160]
0xB0CBA	0xE031    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 546 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr27:
;__Lib_GPIO_CEC1702.c, 548 :: 		
0xB0CBC	0x4828    LDR	R0, [PC, #160]
0xB0CBE	0xE02F    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 551 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr28:
;__Lib_GPIO_CEC1702.c, 553 :: 		
0xB0CC0	0x4828    LDR	R0, [PC, #160]
0xB0CC2	0xE02D    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 556 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr29:
;__Lib_GPIO_CEC1702.c, 558 :: 		
0xB0CC4	0x4828    LDR	R0, [PC, #160]
0xB0CC6	0xE02B    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 561 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr30:
;__Lib_GPIO_CEC1702.c, 563 :: 		
0xB0CC8	0x4828    LDR	R0, [PC, #160]
0xB0CCA	0xE029    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 566 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr31:
;__Lib_GPIO_CEC1702.c, 568 :: 		
0xB0CCC	0x4828    LDR	R0, [PC, #160]
0xB0CCE	0xE027    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 571 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr10:
; portNumber start address is: 0 (R0)
0xB0CD0	0x2800    CMP	R0, #0
0xB0CD2	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr12
0xB0CD4	0x2801    CMP	R0, #1
0xB0CD6	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr13
0xB0CD8	0x2802    CMP	R0, #2
0xB0CDA	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr14
0xB0CDC	0x2803    CMP	R0, #3
0xB0CDE	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr15
0xB0CE0	0x2804    CMP	R0, #4
0xB0CE2	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr16
0xB0CE4	0x2805    CMP	R0, #5
0xB0CE6	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr17
0xB0CE8	0x2806    CMP	R0, #6
0xB0CEA	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr18
0xB0CEC	0x2807    CMP	R0, #7
0xB0CEE	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr19
0xB0CF0	0x2808    CMP	R0, #8
0xB0CF2	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr20
0xB0CF4	0x2809    CMP	R0, #9
0xB0CF6	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr21
0xB0CF8	0x280A    CMP	R0, #10
0xB0CFA	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr22
0xB0CFC	0x280B    CMP	R0, #11
0xB0CFE	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr23
0xB0D00	0x280C    CMP	R0, #12
0xB0D02	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr24
0xB0D04	0x280D    CMP	R0, #13
0xB0D06	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr25
0xB0D08	0x280E    CMP	R0, #14
0xB0D0A	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr26
0xB0D0C	0x280F    CMP	R0, #15
0xB0D0E	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr27
0xB0D10	0x2810    CMP	R0, #16
0xB0D12	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr28
0xB0D14	0x2811    CMP	R0, #17
0xB0D16	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr29
0xB0D18	0x2812    CMP	R0, #18
0xB0D1A	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr30
0xB0D1C	0x2813    CMP	R0, #19
0xB0D1E	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr31
; portNumber end address is: 0 (R0)
;__Lib_GPIO_CEC1702.c, 572 :: 		
L_end_GetPortBaseAddr:
0xB0D20	0xB001    ADD	SP, SP, #4
0xB0D22	0x4770    BX	LR
0xB0D24	0x10004008  	GPIO_PORT_000_007+0
0xB0D28	0x10204008  	GPIO_PORT_010_017+0
0xB0D2C	0x10404008  	GPIO_PORT_020_027+0
0xB0D30	0x10604008  	GPIO_PORT_030_037+0
0xB0D34	0x10804008  	GPIO_PORT_040_047+0
0xB0D38	0x10A04008  	GPIO_PORT_050_057+0
0xB0D3C	0x10C04008  	GPIO_PORT_060_067+0
0xB0D40	0x10E04008  	GPIO_PORT_070_077+0
0xB0D44	0x11004008  	GPIO_PORT_100_107+0
0xB0D48	0x11204008  	GPIO_PORT_110_117+0
0xB0D4C	0x11404008  	GPIO_PORT_120_127+0
0xB0D50	0x11604008  	GPIO_PORT_130_137+0
0xB0D54	0x11804008  	GPIO_PORT_140_147+0
0xB0D58	0x11A04008  	GPIO_PORT_150_157+0
0xB0D5C	0x11C04008  	GPIO_PORT_160_167+0
0xB0D60	0x11E04008  	GPIO_PORT_170_177+0
0xB0D64	0x12004008  	GPIO_PORT_200_207+0
0xB0D68	0x12204008  	GPIO_PORT_210_217+0
0xB0D6C	0x12404008  	GPIO_PORT_220_227+0
0xB0D70	0x12604008  	GPIO_PORT_230_237+0
; end of __Lib_GPIO_CEC1702_GetPortBaseAddr
_GPIO_Config:
;__Lib_GPIO_CEC1702.c, 415 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB0BA4	0xB081    SUB	SP, SP, #4
0xB0BA6	0x4614    MOV	R4, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 16 (R4)
;__Lib_GPIO_CEC1702.c, 418 :: 		
;__Lib_GPIO_CEC1702.c, 419 :: 		
;__Lib_GPIO_CEC1702.c, 420 :: 		
;__Lib_GPIO_CEC1702.c, 428 :: 		
0xB0BA8	0x4B31    LDR	R3, [PC, #196]
0xB0BAA	0x4298    CMP	R0, R3
0xB0BAC	0xD803    BHI	L__GPIO_Config42
0xB0BAE	0x4B31    LDR	R3, [PC, #196]
0xB0BB0	0x4298    CMP	R0, R3
0xB0BB2	0xD300    BCC	L__GPIO_Config41
0xB0BB4	0xE000    B	L_GPIO_Config2
; port end address is: 0 (R0)
; pinMask end address is: 4 (R1)
; config end address is: 16 (R4)
L__GPIO_Config42:
L__GPIO_Config41:
;__Lib_GPIO_CEC1702.c, 429 :: 		
0xB0BB6	0xE058    B	L_end_GPIO_Config
;__Lib_GPIO_CEC1702.c, 430 :: 		
L_GPIO_Config2:
;__Lib_GPIO_CEC1702.c, 433 :: 		
; config start address is: 16 (R4)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB0BB8	0x4B2E    LDR	R3, [PC, #184]
0xB0BBA	0x1AC3    SUB	R3, R0, R3
0xB0BBC	0xF003031F  AND	R3, R3, #31
0xB0BC0	0xB103    CBZ	R3, L_GPIO_Config3
; port end address is: 0 (R0)
; pinMask end address is: 4 (R1)
; config end address is: 16 (R4)
;__Lib_GPIO_CEC1702.c, 434 :: 		
0xB0BC2	0xE052    B	L_end_GPIO_Config
;__Lib_GPIO_CEC1702.c, 435 :: 		
L_GPIO_Config3:
;__Lib_GPIO_CEC1702.c, 438 :: 		
; CtrlReg start address is: 24 (R6)
; config start address is: 16 (R4)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB0BC4	0x4606    MOV	R6, R0
;__Lib_GPIO_CEC1702.c, 439 :: 		
0xB0BC6	0xF50062A0  ADD	R2, R0, #1280
; port end address is: 0 (R0)
; CtrlReg2 start address is: 8 (R2)
;__Lib_GPIO_CEC1702.c, 442 :: 		
0xB0BCA	0xF64F73FF  MOVW	R3, #65535
0xB0BCE	0xEA040303  AND	R3, R4, R3, LSL #0
; ctrlConfig start address is: 0 (R0)
0xB0BD2	0x4618    MOV	R0, R3
;__Lib_GPIO_CEC1702.c, 443 :: 		
0xB0BD4	0x4B28    LDR	R3, [PC, #160]
0xB0BD6	0xEA040303  AND	R3, R4, R3, LSL #0
; config end address is: 16 (R4)
0xB0BDA	0x0C1B    LSRS	R3, R3, #16
; ctrl2config start address is: 12 (R3)
;__Lib_GPIO_CEC1702.c, 446 :: 		
; pinNum start address is: 32 (R8)
0xB0BDC	0xF2400800  MOVW	R8, #0
; pinMask end address is: 4 (R1)
; ctrlConfig end address is: 0 (R0)
; ctrl2config end address is: 12 (R3)
; pinNum end address is: 32 (R8)
0xB0BE0	0xB2CF    UXTB	R7, R1
0xB0BE2	0x4601    MOV	R1, R0
0xB0BE4	0x4618    MOV	R0, R3
L_GPIO_Config4:
; pinNum start address is: 32 (R8)
; pinMask start address is: 28 (R7)
; ctrlConfig start address is: 4 (R1)
; ctrl2config start address is: 0 (R0)
; ctrl2config start address is: 0 (R0)
; ctrl2config end address is: 0 (R0)
; ctrlConfig start address is: 4 (R1)
; ctrlConfig end address is: 4 (R1)
; CtrlReg2 start address is: 8 (R2)
; CtrlReg2 end address is: 8 (R2)
; CtrlReg start address is: 24 (R6)
; CtrlReg end address is: 24 (R6)
; pinMask start address is: 28 (R7)
; pinMask end address is: 28 (R7)
0xB0BE6	0xF1B80F08  CMP	R8, #8
0xB0BEA	0xD23E    BCS	L_GPIO_Config5
; ctrl2config end address is: 0 (R0)
; ctrlConfig end address is: 4 (R1)
; CtrlReg2 end address is: 8 (R2)
; CtrlReg end address is: 24 (R6)
; pinMask end address is: 28 (R7)
;__Lib_GPIO_CEC1702.c, 448 :: 		
; pinMask start address is: 28 (R7)
; CtrlReg start address is: 24 (R6)
; CtrlReg2 start address is: 8 (R2)
; ctrlConfig start address is: 4 (R1)
; ctrl2config start address is: 0 (R0)
0xB0BEC	0x2301    MOVS	R3, #1
0xB0BEE	0xB21B    SXTH	R3, R3
0xB0BF0	0xFA03F308  LSL	R3, R3, R8
0xB0BF4	0xB21B    SXTH	R3, R3
; pos start address is: 16 (R4)
0xB0BF6	0xB21C    SXTH	R4, R3
;__Lib_GPIO_CEC1702.c, 451 :: 		
0xB0BF8	0xEA070304  AND	R3, R7, R4, LSL #0
;__Lib_GPIO_CEC1702.c, 452 :: 		
0xB0BFC	0x42A3    CMP	R3, R4
0xB0BFE	0xD131    BNE	L_GPIO_Config7
; pos end address is: 16 (R4)
;__Lib_GPIO_CEC1702.c, 456 :: 		
0xB0C00	0xF4015340  AND	R3, R1, #12288
0xB0C04	0xB18B    CBZ	R3, L_GPIO_Config8
;__Lib_GPIO_CEC1702.c, 457 :: 		
0xB0C06	0xEA4F0388  LSL	R3, R8, #2
0xB0C0A	0x18F5    ADDS	R5, R6, R3
0xB0C0C	0x682C    LDR	R4, [R5, #0]
0xB0C0E	0xF46F5340  MVN	R3, #12288
0xB0C12	0xEA040303  AND	R3, R4, R3, LSL #0
0xB0C16	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1702.c, 458 :: 		
0xB0C18	0xEA4F0388  LSL	R3, R8, #2
0xB0C1C	0x18F5    ADDS	R5, R6, R3
0xB0C1E	0xF4015440  AND	R4, R1, #12288
0xB0C22	0x682B    LDR	R3, [R5, #0]
0xB0C24	0x4323    ORRS	R3, R4
0xB0C26	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1702.c, 459 :: 		
0xB0C28	0xE01C    B	L_GPIO_Config9
L_GPIO_Config8:
;__Lib_GPIO_CEC1702.c, 460 :: 		
0xB0C2A	0xEA4F0388  LSL	R3, R8, #2
0xB0C2E	0x18F5    ADDS	R5, R6, R3
0xB0C30	0x682C    LDR	R4, [R5, #0]
0xB0C32	0x4B11    LDR	R3, [PC, #68]
0xB0C34	0xEA040303  AND	R3, R4, R3, LSL #0
0xB0C38	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1702.c, 461 :: 		
0xB0C3A	0xEA4F0388  LSL	R3, R8, #2
0xB0C3E	0x18F4    ADDS	R4, R6, R3
0xB0C40	0x6823    LDR	R3, [R4, #0]
0xB0C42	0x430B    ORRS	R3, R1
0xB0C44	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_CEC1702.c, 462 :: 		
0xB0C46	0xEA4F0388  LSL	R3, R8, #2
0xB0C4A	0x18D5    ADDS	R5, R2, R3
0xB0C4C	0x682C    LDR	R4, [R5, #0]
0xB0C4E	0xF06F03FF  MVN	R3, #255
0xB0C52	0xEA040303  AND	R3, R4, R3, LSL #0
0xB0C56	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1702.c, 463 :: 		
0xB0C58	0xEA4F0388  LSL	R3, R8, #2
0xB0C5C	0x18D4    ADDS	R4, R2, R3
0xB0C5E	0x6823    LDR	R3, [R4, #0]
0xB0C60	0x4303    ORRS	R3, R0
0xB0C62	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_CEC1702.c, 464 :: 		
L_GPIO_Config9:
;__Lib_GPIO_CEC1702.c, 465 :: 		
L_GPIO_Config7:
;__Lib_GPIO_CEC1702.c, 446 :: 		
0xB0C64	0xF1080801  ADD	R8, R8, #1
;__Lib_GPIO_CEC1702.c, 466 :: 		
; ctrl2config end address is: 0 (R0)
; ctrlConfig end address is: 4 (R1)
; CtrlReg2 end address is: 8 (R2)
; CtrlReg end address is: 24 (R6)
; pinMask end address is: 28 (R7)
; pinNum end address is: 32 (R8)
0xB0C68	0xE7BD    B	L_GPIO_Config4
L_GPIO_Config5:
;__Lib_GPIO_CEC1702.c, 467 :: 		
L_end_GPIO_Config:
0xB0C6A	0xB001    ADD	SP, SP, #4
0xB0C6C	0x4770    BX	LR
0xB0C6E	0xBF00    NOP
0xB0C70	0x12C04008  	#1074270912
0xB0C74	0x10004008  	#1074270208
0xB0C78	0x0000FFFF  	#-65536
; end of _GPIO_Config
_I2C_Set_Active:
;__Lib_I2C_1702.c, 90 :: 		
; write_ptr start address is: 8 (R2)
; read_ptr start address is: 4 (R1)
; start_ptr start address is: 0 (R0)
0xB10D0	0xB081    SUB	SP, SP, #4
; write_ptr end address is: 8 (R2)
; read_ptr end address is: 4 (R1)
; start_ptr end address is: 0 (R0)
; start_ptr start address is: 0 (R0)
; read_ptr start address is: 4 (R1)
; write_ptr start address is: 8 (R2)
;__Lib_I2C_1702.c, 91 :: 		
0xB10D2	0x4B04    LDR	R3, [PC, #16]
0xB10D4	0x6018    STR	R0, [R3, #0]
; start_ptr end address is: 0 (R0)
;__Lib_I2C_1702.c, 92 :: 		
0xB10D6	0x4B04    LDR	R3, [PC, #16]
0xB10D8	0x6019    STR	R1, [R3, #0]
; read_ptr end address is: 4 (R1)
;__Lib_I2C_1702.c, 93 :: 		
0xB10DA	0x4B04    LDR	R3, [PC, #16]
0xB10DC	0x601A    STR	R2, [R3, #0]
; write_ptr end address is: 8 (R2)
;__Lib_I2C_1702.c, 94 :: 		
L_end_I2C_Set_Active:
0xB10DE	0xB001    ADD	SP, SP, #4
0xB10E0	0x4770    BX	LR
0xB10E2	0xBF00    NOP
0xB10E4	0x00982000  	_I2C_Start_Ptr+0
0xB10E8	0x009C2000  	_I2C_Read_Ptr+0
0xB10EC	0x00A02000  	_I2C_Write_Ptr+0
; end of _I2C_Set_Active
__Lib_I2C_1702_I2Cx_Init_Advanced:
;__Lib_I2C_1702.c, 327 :: 		
; port start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0xB0FF4	0xB081    SUB	SP, SP, #4
; port end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; port start address is: 8 (R2)
;__Lib_I2C_1702.c, 329 :: 		
0xB0FF6	0xF2000428  ADDW	R4, R0, #40
0xB0FFA	0xF2402300  MOVW	R3, #512
0xB0FFE	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 330 :: 		
0xB1000	0xF2000428  ADDW	R4, R0, #40
0xB1004	0x2300    MOVS	R3, #0
0xB1006	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 332 :: 		
0xB1008	0x2380    MOVS	R3, #128
0xB100A	0x7003    STRB	R3, [R0, #0]
;__Lib_I2C_1702.c, 333 :: 		
0xB100C	0x1D04    ADDS	R4, R0, #4
0xB100E	0x2301    MOVS	R3, #1
0xB1010	0x8023    STRH	R3, [R4, #0]
;__Lib_I2C_1702.c, 335 :: 		
0xB1012	0x2901    CMP	R1, #1
0xB1014	0xD115    BNE	L___Lib_I2C_1702_I2Cx_Init_Advanced63
; I2C_ClockSpeed end address is: 4 (R1)
;__Lib_I2C_1702.c, 336 :: 		
0xB1016	0xF200042C  ADDW	R4, R0, #44
0xB101A	0xF644734F  MOVW	R3, #20303
0xB101E	0x8023    STRH	R3, [R4, #0]
;__Lib_I2C_1702.c, 337 :: 		
0xB1020	0xF2000440  ADDW	R4, R0, #64
0xB1024	0x4B23    LDR	R3, [PC, #140]
0xB1026	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 338 :: 		
0xB1028	0xF2000424  ADDW	R4, R0, #36
0xB102C	0x4B22    LDR	R3, [PC, #136]
0xB102E	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 339 :: 		
0xB1030	0xF2000444  ADDW	R4, R0, #68
0xB1034	0x4B21    LDR	R3, [PC, #132]
0xB1036	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 340 :: 		
0xB1038	0xF2000418  ADDW	R4, R0, #24
0xB103C	0x234D    MOVS	R3, #77
0xB103E	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_1702.c, 341 :: 		
0xB1040	0xE02E    B	L___Lib_I2C_1702_I2Cx_Init_Advanced64
L___Lib_I2C_1702_I2Cx_Init_Advanced63:
;__Lib_I2C_1702.c, 342 :: 		
; I2C_ClockSpeed start address is: 4 (R1)
0xB1042	0x2904    CMP	R1, #4
0xB1044	0xD115    BNE	L___Lib_I2C_1702_I2Cx_Init_Advanced65
; I2C_ClockSpeed end address is: 4 (R1)
;__Lib_I2C_1702.c, 343 :: 		
0xB1046	0xF200042C  ADDW	R4, R0, #44
0xB104A	0xF6407317  MOVW	R3, #3863
0xB104E	0x8023    STRH	R3, [R4, #0]
;__Lib_I2C_1702.c, 344 :: 		
0xB1050	0xF2000440  ADDW	R4, R0, #64
0xB1054	0x4B1A    LDR	R3, [PC, #104]
0xB1056	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 345 :: 		
0xB1058	0xF2000424  ADDW	R4, R0, #36
0xB105C	0x4B19    LDR	R3, [PC, #100]
0xB105E	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 346 :: 		
0xB1060	0xF2000444  ADDW	R4, R0, #68
0xB1064	0x4B18    LDR	R3, [PC, #96]
0xB1066	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 347 :: 		
0xB1068	0xF2000418  ADDW	R4, R0, #24
0xB106C	0x230A    MOVS	R3, #10
0xB106E	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_1702.c, 348 :: 		
0xB1070	0xE016    B	L___Lib_I2C_1702_I2Cx_Init_Advanced66
L___Lib_I2C_1702_I2Cx_Init_Advanced65:
;__Lib_I2C_1702.c, 349 :: 		
; I2C_ClockSpeed start address is: 4 (R1)
0xB1072	0x2910    CMP	R1, #16
0xB1074	0xD114    BNE	L___Lib_I2C_1702_I2Cx_Init_Advanced67
; I2C_ClockSpeed end address is: 4 (R1)
;__Lib_I2C_1702.c, 350 :: 		
0xB1076	0xF200042C  ADDW	R4, R0, #44
0xB107A	0xF2405309  MOVW	R3, #1289
0xB107E	0x8023    STRH	R3, [R4, #0]
;__Lib_I2C_1702.c, 351 :: 		
0xB1080	0xF2000440  ADDW	R4, R0, #64
0xB1084	0x4B11    LDR	R3, [PC, #68]
0xB1086	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 352 :: 		
0xB1088	0xF2000424  ADDW	R4, R0, #36
0xB108C	0x4B0D    LDR	R3, [PC, #52]
0xB108E	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 353 :: 		
0xB1090	0xF2000444  ADDW	R4, R0, #68
0xB1094	0x4B0C    LDR	R3, [PC, #48]
0xB1096	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 354 :: 		
0xB1098	0xF2000418  ADDW	R4, R0, #24
0xB109C	0x2306    MOVS	R3, #6
0xB109E	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_1702.c, 355 :: 		
L___Lib_I2C_1702_I2Cx_Init_Advanced67:
L___Lib_I2C_1702_I2Cx_Init_Advanced66:
L___Lib_I2C_1702_I2Cx_Init_Advanced64:
;__Lib_I2C_1702.c, 356 :: 		
0xB10A0	0x23C1    MOVS	R3, #193
0xB10A2	0x7003    STRB	R3, [R0, #0]
;__Lib_I2C_1702.c, 357 :: 		
0xB10A4	0xF2000428  ADDW	R4, R0, #40
; I2C_BASE end address is: 0 (R0)
0xB10A8	0xF44253E0  ORR	R3, R2, #7168
0xB10AC	0xB21B    SXTH	R3, R3
; port end address is: 8 (R2)
0xB10AE	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 358 :: 		
L_end_I2Cx_Init_Advanced:
0xB10B0	0xB001    ADD	SP, SP, #4
0xB10B2	0x4770    BX	LR
0xB10B4	0x43060C4D  	#206390022
0xB10B8	0x01ED01FC  	#33292781
0xB10BC	0xC2C74B9C  	#1268564679
0xB10C0	0x0A01040A  	#67766785
0xB10C4	0x00500100  	#16777296
0xB10C8	0xC2C7149C  	#345817799
0xB10CC	0x06010606  	#101058049
; end of __Lib_I2C_1702_I2Cx_Init_Advanced
clicker_2_CEC1702__i2cInit_2:
;__c2_cec1702_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xB1514	0xB081    SUB	SP, SP, #4
0xB1516	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__c2_cec1702_i2c.c, 37 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C_port03_P010_P007 );
0xB151A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xB151C	0x4608    MOV	R0, R1
0xB151E	0x4904    LDR	R1, [PC, #16]
0xB1520	0xF7FFFEF2  BL	_I2C0_Init_Advanced+0
;__c2_cec1702_i2c.c, 38 :: 		return _MIKROBUS_OK;
0xB1524	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0xB1526	0xF8DDE000  LDR	LR, [SP, #0]
0xB152A	0xB001    ADD	SP, SP, #4
0xB152C	0x4770    BX	LR
0xB152E	0xBF00    NOP
0xB1530	0x27A0000B  	__GPIO_MODULE_I2C_port03_P010_P007+0
; end of clicker_2_CEC1702__i2cInit_2
_mikrobus_logInit:
;clicker_2_CEC1702.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0xB2434	0xB081    SUB	SP, SP, #4
0xB2436	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;clicker_2_CEC1702.c, 284 :: 		switch( port )
0xB243A	0xE009    B	L_mikrobus_logInit92
; port end address is: 0 (R0)
;clicker_2_CEC1702.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit94:
0xB243C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0xB243E	0xF7FFF93F  BL	clicker_2_CEC1702__log_init1+0
0xB2442	0xE00A    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit95:
; baud start address is: 4 (R1)
0xB2444	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0xB2446	0xF7FFF851  BL	clicker_2_CEC1702__log_init2+0
0xB244A	0xE006    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit96:
0xB244C	0x2001    MOVS	R0, #1
0xB244E	0xE004    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 314 :: 		}
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0xB2450	0x2800    CMP	R0, #0
0xB2452	0xD0F3    BEQ	L_mikrobus_logInit94
0xB2454	0x2801    CMP	R0, #1
0xB2456	0xD0F5    BEQ	L_mikrobus_logInit95
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0xB2458	0xE7F8    B	L_mikrobus_logInit96
;clicker_2_CEC1702.c, 316 :: 		}
L_end_mikrobus_logInit:
0xB245A	0xF8DDE000  LDR	LR, [SP, #0]
0xB245E	0xB001    ADD	SP, SP, #4
0xB2460	0x4770    BX	LR
; end of _mikrobus_logInit
clicker_2_CEC1702__log_init1:
;__c2_cec1702_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0xB16C0	0xB081    SUB	SP, SP, #4
0xB16C2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_cec1702_log.c, 25 :: 		UART0_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT);
0xB16C6	0x2300    MOVS	R3, #0
0xB16C8	0x2200    MOVS	R2, #0
0xB16CA	0x2103    MOVS	R1, #3
; baud end address is: 0 (R0)
0xB16CC	0xF7FFFE48  BL	_UART0_Init_Advanced+0
;__c2_cec1702_log.c, 26 :: 		logger = UART0_Write;
0xB16D0	0x4A03    LDR	R2, [PC, #12]
0xB16D2	0x4904    LDR	R1, [PC, #16]
0xB16D4	0x600A    STR	R2, [R1, #0]
;__c2_cec1702_log.c, 27 :: 		return 0;
0xB16D6	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 28 :: 		}
L_end__log_init1:
0xB16D8	0xF8DDE000  LDR	LR, [SP, #0]
0xB16DC	0xB001    ADD	SP, SP, #4
0xB16DE	0x4770    BX	LR
0xB16E0	0x036D000B  	_UART0_Write+0
0xB16E4	0x00402000  	_logger+0
; end of clicker_2_CEC1702__log_init1
_UART0_Init_Advanced:
;__Lib_UART_01.c, 76 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0xB1360	0xB084    SUB	SP, SP, #16
0xB1362	0xF8CDE000  STR	LR, [SP, #0]
0xB1366	0xFA1FFB82  UXTH	R11, R2
0xB136A	0xFA1FFC83  UXTH	R12, R3
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 44 (R11)
; stop_bits start address is: 48 (R12)
;__Lib_UART_01.c, 78 :: 		
;__Lib_UART_01.c, 79 :: 		
; LCRMask start address is: 8 (R2)
0xB136E	0x2200    MOVS	R2, #0
;__Lib_UART_01.c, 81 :: 		
0xB1370	0xF88D2004  STRB	R2, [SP, #4]
0xB1374	0xF8AD1008  STRH	R1, [SP, #8]
0xB1378	0x9003    STR	R0, [SP, #12]
0xB137A	0x484A    LDR	R0, [PC, #296]
0xB137C	0xF7FFFE14  BL	_GPIO_Alternate_Function_Enable+0
0xB1380	0x9803    LDR	R0, [SP, #12]
0xB1382	0xF8BD1008  LDRH	R1, [SP, #8]
0xB1386	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_UART_01.c, 83 :: 		
0xB138A	0xF8AD1004  STRH	R1, [SP, #4]
0xB138E	0x9002    STR	R0, [SP, #8]
0xB1390	0xF7FFFD40  BL	__Lib_UART_01_RST_DLAB0+0
0xB1394	0x9802    LDR	R0, [SP, #8]
0xB1396	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_01.c, 84 :: 		
0xB139A	0x2500    MOVS	R5, #0
0xB139C	0x4C42    LDR	R4, [PC, #264]
0xB139E	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 85 :: 		
0xB13A0	0x2500    MOVS	R5, #0
0xB13A2	0x4C42    LDR	R4, [PC, #264]
0xB13A4	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 87 :: 		
0xB13A6	0xF5B03FE1  CMP	R0, #115200
0xB13AA	0xD906    BLS	L__UART0_Init_Advanced87
0xB13AC	0x4C40    LDR	R4, [PC, #256]
0xB13AE	0x42A0    CMP	R0, R4
0xB13B0	0xD803    BHI	L__UART0_Init_Advanced86
L__UART0_Init_Advanced85:
;__Lib_UART_01.c, 88 :: 		
0xB13B2	0x4C3F    LDR	R4, [PC, #252]
0xB13B4	0xFBB4F3F0  UDIV	R3, R4, R0
; tempBaudRate start address is: 12 (R3)
; tempBaudRate end address is: 12 (R3)
0xB13B8	0xE008    B	L_UART0_Init_Advanced3
;__Lib_UART_01.c, 87 :: 		
L__UART0_Init_Advanced87:
L__UART0_Init_Advanced86:
;__Lib_UART_01.c, 89 :: 		
0xB13BA	0xF5B03FE1  CMP	R0, #115200
0xB13BE	0xD804    BHI	L_UART0_Init_Advanced4
;__Lib_UART_01.c, 90 :: 		
0xB13C0	0xF44F34E1  MOV	R4, #115200
0xB13C4	0xFBB4F3F0  UDIV	R3, R4, R0
; tempBaudRate start address is: 12 (R3)
; tempBaudRate end address is: 12 (R3)
0xB13C8	0xE000    B	L_UART0_Init_Advanced5
L_UART0_Init_Advanced4:
;__Lib_UART_01.c, 92 :: 		
; tempBaudRate start address is: 12 (R3)
0xB13CA	0x2301    MOVS	R3, #1
; tempBaudRate end address is: 12 (R3)
L_UART0_Init_Advanced5:
; tempBaudRate start address is: 12 (R3)
; tempBaudRate end address is: 12 (R3)
L_UART0_Init_Advanced3:
;__Lib_UART_01.c, 94 :: 		
; tempBaudRate start address is: 12 (R3)
0xB13CC	0xF8AD1004  STRH	R1, [SP, #4]
0xB13D0	0x9002    STR	R0, [SP, #8]
0xB13D2	0xF7FFFD2B  BL	__Lib_UART_01_SET_DLAB0+0
0xB13D6	0x9802    LDR	R0, [SP, #8]
0xB13D8	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_01.c, 96 :: 		
0xB13DC	0xF00304FF  AND	R4, R3, #255
0xB13E0	0xB2E5    UXTB	R5, R4
0xB13E2	0x4C34    LDR	R4, [PC, #208]
0xB13E4	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 97 :: 		
0xB13E6	0x0A1C    LSRS	R4, R3, #8
; tempBaudRate end address is: 12 (R3)
0xB13E8	0xF004047F  AND	R4, R4, #127
0xB13EC	0xB2E5    UXTB	R5, R4
0xB13EE	0x4C32    LDR	R4, [PC, #200]
0xB13F0	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 99 :: 		
0xB13F2	0xF5B03FE1  CMP	R0, #115200
0xB13F6	0xD906    BLS	L_UART0_Init_Advanced6
; baud_rate end address is: 0 (R0)
;__Lib_UART_01.c, 100 :: 		
0xB13F8	0x4C2F    LDR	R4, [PC, #188]
0xB13FA	0x7824    LDRB	R4, [R4, #0]
0xB13FC	0xF0440580  ORR	R5, R4, #128
0xB1400	0x4C2D    LDR	R4, [PC, #180]
0xB1402	0x7025    STRB	R5, [R4, #0]
0xB1404	0xE005    B	L_UART0_Init_Advanced7
L_UART0_Init_Advanced6:
;__Lib_UART_01.c, 102 :: 		
0xB1406	0x4C2C    LDR	R4, [PC, #176]
0xB1408	0x7824    LDRB	R4, [R4, #0]
0xB140A	0xF004057F  AND	R5, R4, #127
0xB140E	0x4C2A    LDR	R4, [PC, #168]
0xB1410	0x7025    STRB	R5, [R4, #0]
L_UART0_Init_Advanced7:
;__Lib_UART_01.c, 103 :: 		
0xB1412	0xF8AD1004  STRH	R1, [SP, #4]
0xB1416	0xF7FFFCFD  BL	__Lib_UART_01_RST_DLAB0+0
0xB141A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_01.c, 105 :: 		
0xB141E	0x2500    MOVS	R5, #0
0xB1420	0x4C26    LDR	R4, [PC, #152]
0xB1422	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 106 :: 		
0xB1424	0xE00B    B	L_UART0_Init_Advanced8
; data_bits end address is: 4 (R1)
;__Lib_UART_01.c, 107 :: 		
L_UART0_Init_Advanced10:
;__Lib_UART_01.c, 108 :: 		
0xB1426	0xF0420001  ORR	R0, R2, #1
0xB142A	0xB2C0    UXTB	R0, R0
; LCRMask end address is: 8 (R2)
; LCRMask start address is: 0 (R0)
;__Lib_UART_01.c, 109 :: 		
; LCRMask end address is: 0 (R0)
0xB142C	0xE00E    B	L_UART0_Init_Advanced9
;__Lib_UART_01.c, 110 :: 		
L_UART0_Init_Advanced11:
;__Lib_UART_01.c, 111 :: 		
; LCRMask start address is: 8 (R2)
0xB142E	0xF0420002  ORR	R0, R2, #2
0xB1432	0xB2C0    UXTB	R0, R0
; LCRMask end address is: 8 (R2)
; LCRMask start address is: 0 (R0)
;__Lib_UART_01.c, 112 :: 		
; LCRMask end address is: 0 (R0)
0xB1434	0xE00A    B	L_UART0_Init_Advanced9
;__Lib_UART_01.c, 113 :: 		
L_UART0_Init_Advanced12:
;__Lib_UART_01.c, 114 :: 		
; LCRMask start address is: 8 (R2)
L_UART0_Init_Advanced13:
;__Lib_UART_01.c, 115 :: 		
0xB1436	0xF0420003  ORR	R0, R2, #3
0xB143A	0xB2C0    UXTB	R0, R0
; LCRMask end address is: 8 (R2)
; LCRMask start address is: 0 (R0)
;__Lib_UART_01.c, 116 :: 		
; LCRMask end address is: 0 (R0)
0xB143C	0xE006    B	L_UART0_Init_Advanced9
L_UART0_Init_Advanced8:
; LCRMask start address is: 8 (R2)
; data_bits start address is: 4 (R1)
0xB143E	0x2901    CMP	R1, #1
0xB1440	0xD0F1    BEQ	L_UART0_Init_Advanced10
0xB1442	0x2902    CMP	R1, #2
0xB1444	0xD0F3    BEQ	L_UART0_Init_Advanced11
0xB1446	0x2903    CMP	R1, #3
0xB1448	0xD0F5    BEQ	L_UART0_Init_Advanced13
; data_bits end address is: 4 (R1)
0xB144A	0xE7F4    B	L_UART0_Init_Advanced12
; LCRMask end address is: 8 (R2)
L_UART0_Init_Advanced9:
;__Lib_UART_01.c, 117 :: 		
; LCRMask start address is: 0 (R0)
0xB144C	0xEA4F048C  LSL	R4, R12, #2
0xB1450	0xB2A4    UXTH	R4, R4
; stop_bits end address is: 48 (R12)
0xB1452	0xEA400404  ORR	R4, R0, R4, LSL #0
; LCRMask end address is: 0 (R0)
;__Lib_UART_01.c, 118 :: 		
0xB1456	0xEA4F05CB  LSL	R5, R11, #3
0xB145A	0xB2AD    UXTH	R5, R5
; parity end address is: 44 (R11)
0xB145C	0xB2E4    UXTB	R4, R4
0xB145E	0x432C    ORRS	R4, R5
;__Lib_UART_01.c, 119 :: 		
0xB1460	0xB2E4    UXTB	R4, R4
0xB1462	0xF004057F  AND	R5, R4, #127
;__Lib_UART_01.c, 120 :: 		
0xB1466	0x4C15    LDR	R4, [PC, #84]
0xB1468	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 121 :: 		
0xB146A	0x2500    MOVS	R5, #0
0xB146C	0x4C14    LDR	R4, [PC, #80]
0xB146E	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 122 :: 		
0xB1470	0x2500    MOVS	R5, #0
0xB1472	0x4C14    LDR	R4, [PC, #80]
0xB1474	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 124 :: 		
0xB1476	0x4D14    LDR	R5, [PC, #80]
0xB1478	0x4C14    LDR	R4, [PC, #80]
0xB147A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_01.c, 125 :: 		
0xB147C	0x4D14    LDR	R5, [PC, #80]
0xB147E	0x4C15    LDR	R4, [PC, #84]
0xB1480	0x6025    STR	R5, [R4, #0]
;__Lib_UART_01.c, 126 :: 		
0xB1482	0x4D15    LDR	R5, [PC, #84]
0xB1484	0x4C15    LDR	R4, [PC, #84]
0xB1486	0x6025    STR	R5, [R4, #0]
;__Lib_UART_01.c, 127 :: 		
0xB1488	0x4D15    LDR	R5, [PC, #84]
0xB148A	0x4C16    LDR	R4, [PC, #88]
0xB148C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_01.c, 128 :: 		
0xB148E	0x4C16    LDR	R4, [PC, #88]
0xB1490	0x7824    LDRB	R4, [R4, #0]
0xB1492	0xF0440501  ORR	R5, R4, #1
0xB1496	0x4C14    LDR	R4, [PC, #80]
0xB1498	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 129 :: 		
L_end_UART0_Init_Advanced:
0xB149A	0xF8DDE000  LDR	LR, [SP, #0]
0xB149E	0xB004    ADD	SP, SP, #16
0xB14A0	0x4770    BX	LR
0xB14A2	0xBF00    NOP
0xB14A4	0x2738000B  	__GPIO_MODULE_UART0_P105_P104+0
0xB14A8	0x27F0400F  	UART0_INST_CONFIG+0
0xB14AC	0x2401400F  	UART0_INST_INT_EN+0
0xB14B0	0xE3600016  	#1500000
0xB14B4	0x2400400F  	UART0_INST_BAUDRATE_LSB+0
0xB14B8	0x2401400F  	UART0_INST_BAUDRATE_MSB+0
0xB14BC	0x2403400F  	UART0_INST_LINE_CR+0
0xB14C0	0x2404400F  	UART0_INST_MODEM_CR+0
0xB14C4	0x2402400F  	UART0_INST_FIFO_CR+0
0xB14C8	0x098D000B  	_UART0_Read+0
0xB14CC	0x00AC2000  	_UART_Rd_Ptr+0
0xB14D0	0x036D000B  	_UART0_Write+0
0xB14D4	0x00B02000  	_UART_Wr_Ptr+0
0xB14D8	0x08F1000B  	_UART0_Data_Ready+0
0xB14DC	0x00B42000  	_UART_Rdy_Ptr+0
0xB14E0	0x08D5000B  	_UART0_Tx_Idle+0
0xB14E4	0x00B82000  	_UART_Tx_Idle_Ptr+0
0xB14E8	0x2730400F  	UART0_INST_ACTIVATE+0
; end of _UART0_Init_Advanced
__Lib_UART_01_RST_DLAB0:
;__Lib_UART_01.c, 44 :: 		
0xB0E14	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 45 :: 		
0xB0E16	0x4804    LDR	R0, [PC, #16]
0xB0E18	0x7800    LDRB	R0, [R0, #0]
0xB0E1A	0xF000017F  AND	R1, R0, #127
0xB0E1E	0x4802    LDR	R0, [PC, #8]
0xB0E20	0x7001    STRB	R1, [R0, #0]
;__Lib_UART_01.c, 46 :: 		
L_end_RST_DLAB0:
0xB0E22	0xB001    ADD	SP, SP, #4
0xB0E24	0x4770    BX	LR
0xB0E26	0xBF00    NOP
0xB0E28	0x2403400F  	UART0_INST_LINE_CR+0
; end of __Lib_UART_01_RST_DLAB0
__Lib_UART_01_SET_DLAB0:
;__Lib_UART_01.c, 35 :: 		
0xB0E2C	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 36 :: 		
0xB0E2E	0x4804    LDR	R0, [PC, #16]
0xB0E30	0x7800    LDRB	R0, [R0, #0]
0xB0E32	0xF0400180  ORR	R1, R0, #128
0xB0E36	0x4802    LDR	R0, [PC, #8]
0xB0E38	0x7001    STRB	R1, [R0, #0]
;__Lib_UART_01.c, 37 :: 		
L_end_SET_DLAB0:
0xB0E3A	0xB001    ADD	SP, SP, #4
0xB0E3C	0x4770    BX	LR
0xB0E3E	0xBF00    NOP
0xB0E40	0x2403400F  	UART0_INST_LINE_CR+0
; end of __Lib_UART_01_SET_DLAB0
clicker_2_CEC1702__log_init2:
;__c2_cec1702_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0xB14EC	0xB081    SUB	SP, SP, #4
0xB14EE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_cec1702_log.c, 32 :: 		UART0_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT);
0xB14F2	0x2300    MOVS	R3, #0
0xB14F4	0x2200    MOVS	R2, #0
0xB14F6	0x2103    MOVS	R1, #3
; baud end address is: 0 (R0)
0xB14F8	0xF7FFFF32  BL	_UART0_Init_Advanced+0
;__c2_cec1702_log.c, 33 :: 		logger = UART0_Write;
0xB14FC	0x4A03    LDR	R2, [PC, #12]
0xB14FE	0x4904    LDR	R1, [PC, #16]
0xB1500	0x600A    STR	R2, [R1, #0]
;__c2_cec1702_log.c, 34 :: 		return 0;
0xB1502	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 35 :: 		}
L_end__log_init2:
0xB1504	0xF8DDE000  LDR	LR, [SP, #0]
0xB1508	0xB001    ADD	SP, SP, #4
0xB150A	0x4770    BX	LR
0xB150C	0x036D000B  	_UART0_Write+0
0xB1510	0x00402000  	_logger+0
; end of clicker_2_CEC1702__log_init2
_applicationInit:
;Click_IrThermo_3_CEC.c, 46 :: 		void applicationInit()
0xB24CC	0xB081    SUB	SP, SP, #4
0xB24CE	0xF8CDE000  STR	LR, [SP, #0]
;Click_IrThermo_3_CEC.c, 48 :: 		irthermo3_i2cDriverInit( (T_IRTHERMO3_P)&_MIKROBUS1_GPIO, (T_IRTHERMO3_P)&_MIKROBUS1_I2C, 0x3A );
0xB24D2	0x223A    MOVS	R2, #58
0xB24D4	0x490B    LDR	R1, [PC, #44]
0xB24D6	0x480C    LDR	R0, [PC, #48]
0xB24D8	0xF7FFFF10  BL	_irthermo3_i2cDriverInit+0
;Click_IrThermo_3_CEC.c, 49 :: 		Delay_ms( 500 );
0xB24DC	0xF24117FE  MOVW	R7, #4606
0xB24E0	0xF2C0077A  MOVT	R7, #122
0xB24E4	0xBF00    NOP
0xB24E6	0xBF00    NOP
L_applicationInit2:
0xB24E8	0x1E7F    SUBS	R7, R7, #1
0xB24EA	0xD1FD    BNE	L_applicationInit2
0xB24EC	0xBF00    NOP
0xB24EE	0xBF00    NOP
0xB24F0	0xBF00    NOP
;Click_IrThermo_3_CEC.c, 50 :: 		irthermo3_init(); //irthermo initialization
0xB24F2	0xF7FFFDA5  BL	_irthermo3_init+0
;Click_IrThermo_3_CEC.c, 51 :: 		irthermo3_setMode(_MODE_CONTINUOUS);
0xB24F6	0x2003    MOVS	R0, __MODE_CONTINUOUS
0xB24F8	0xF7FFFA10  BL	_irthermo3_setMode+0
;Click_IrThermo_3_CEC.c, 53 :: 		}
L_end_applicationInit:
0xB24FC	0xF8DDE000  LDR	LR, [SP, #0]
0xB2500	0xB001    ADD	SP, SP, #4
0xB2502	0x4770    BX	LR
0xB2504	0x2928000B  	__MIKROBUS1_I2C+0
0xB2508	0x2808000B  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_irthermo3_i2cDriverInit:
;__irthermo3_driver.c, 278 :: 		void irthermo3_i2cDriverInit(T_IRTHERMO3_P gpioObj, T_IRTHERMO3_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0xB22FC	0xB081    SUB	SP, SP, #4
0xB22FE	0xF8CDE000  STR	LR, [SP, #0]
0xB2302	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__irthermo3_driver.c, 280 :: 		_slaveAddress = slave;
0xB2304	0x4B05    LDR	R3, [PC, #20]
0xB2306	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__irthermo3_driver.c, 281 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0xB2308	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0xB230A	0xF7FFFB31  BL	__irthermo3_driver_hal_i2cMap+0
;__irthermo3_driver.c, 282 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0xB230E	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0xB2310	0xF7FFFA7E  BL	__irthermo3_driver_hal_gpioMap+0
;__irthermo3_driver.c, 286 :: 		}
L_end_irthermo3_i2cDriverInit:
0xB2314	0xF8DDE000  LDR	LR, [SP, #0]
0xB2318	0xB001    ADD	SP, SP, #4
0xB231A	0x4770    BX	LR
0xB231C	0x001A2000  	__irthermo3_driver__slaveAddress+0
; end of _irthermo3_i2cDriverInit
__irthermo3_driver_hal_i2cMap:
;__hal_cec.c, 82 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_cec.c, 86 :: 		fp_i2cStart    = tmp->i2cStart;
0xB1970	0x6802    LDR	R2, [R0, #0]
0xB1972	0x4906    LDR	R1, [PC, #24]
0xB1974	0x600A    STR	R2, [R1, #0]
;__hal_cec.c, 87 :: 		fp_i2cWrite    = tmp->i2cWrite;
0xB1976	0x1D01    ADDS	R1, R0, #4
0xB1978	0x680A    LDR	R2, [R1, #0]
0xB197A	0x4905    LDR	R1, [PC, #20]
0xB197C	0x600A    STR	R2, [R1, #0]
;__hal_cec.c, 88 :: 		fp_i2cRead     = tmp->i2cRead;
0xB197E	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0xB1982	0x680A    LDR	R2, [R1, #0]
0xB1984	0x4903    LDR	R1, [PC, #12]
0xB1986	0x600A    STR	R2, [R1, #0]
;__hal_cec.c, 89 :: 		}
L_end_hal_i2cMap:
0xB1988	0x4770    BX	LR
0xB198A	0xBF00    NOP
0xB198C	0x00602000  	__irthermo3_driver_fp_i2cStart+0
0xB1990	0x005C2000  	__irthermo3_driver_fp_i2cWrite+0
0xB1994	0x00442000  	__irthermo3_driver_fp_i2cRead+0
; end of __irthermo3_driver_hal_i2cMap
__irthermo3_driver_hal_gpioMap:
;__irthermo3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__irthermo3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0xB1810	0x4770    BX	LR
; end of __irthermo3_driver_hal_gpioMap
_irthermo3_init:
;__irthermo3_driver.c, 305 :: 		void irthermo3_init(){
0xB2040	0xB082    SUB	SP, SP, #8
0xB2042	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 306 :: 		waitForEEPROM(750);
0xB2046	0xF24020EE  MOVW	R0, #750
0xB204A	0xF7FFFCA5  BL	_waitForEEPROM+0
;__irthermo3_driver.c, 307 :: 		irthermo3_setMode(_MODE_SLEEP);  //MUST BE IN SLEEP MODE BEFORE READINGS
0xB204E	0x2001    MOVS	R0, #1
0xB2050	0xF7FFFC64  BL	_irthermo3_setMode+0
;__irthermo3_driver.c, 309 :: 		P_R = (float)readEEPROM32(EE_P_R) * pow(2.0,-8.0);
0xB2054	0xF242400C  MOVW	R0, #9228
0xB2058	0xF7FFFB46  BL	_readEEPROM32+0
0xB205C	0xEE000A10  VMOV	S0, R0
0xB2060	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB2064	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB2068	0xEEFA0A00  VMOV.F32	S1, #-8
0xB206C	0xEEB00A00  VMOV.F32	S0, #2
0xB2070	0xF7FFFA70  BL	_pow+0
0xB2074	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB2078	0xEE200A80  VMUL.F32	S0, S1, S0
0xB207C	0x488F    LDR	R0, [PC, #572]
0xB207E	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 310 :: 		P_G = (float)readEEPROM32(EE_P_G) * pow(2.0,-20.0);
0xB2082	0xF242400E  MOVW	R0, #9230
0xB2086	0xF7FFFB2F  BL	_readEEPROM32+0
0xB208A	0xEE000A10  VMOV	S0, R0
0xB208E	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB2092	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB2096	0xEEFB0A04  VMOV.F32	S1, #-20
0xB209A	0xEEB00A00  VMOV.F32	S0, #2
0xB209E	0xF7FFFA59  BL	_pow+0
0xB20A2	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB20A6	0xEE200A80  VMUL.F32	S0, S1, S0
0xB20AA	0x4885    LDR	R0, [PC, #532]
0xB20AC	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 311 :: 		P_T = (float)readEEPROM32(EE_P_T) * pow(2.0,-44.0);
0xB20B0	0xF2424010  MOVW	R0, #9232
0xB20B4	0xF7FFFB18  BL	_readEEPROM32+0
0xB20B8	0xEE000A10  VMOV	S0, R0
0xB20BC	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB20C0	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB20C4	0x487F    LDR	R0, [PC, #508]
0xB20C6	0xEE000A90  VMOV	S1, R0
0xB20CA	0xEEB00A00  VMOV.F32	S0, #2
0xB20CE	0xF7FFFA41  BL	_pow+0
0xB20D2	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB20D6	0xEE200A80  VMUL.F32	S0, S1, S0
0xB20DA	0x487B    LDR	R0, [PC, #492]
0xB20DC	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 312 :: 		P_O = (float)readEEPROM32(EE_P_O) * pow(2.0,-8.0);
0xB20E0	0xF2424012  MOVW	R0, #9234
0xB20E4	0xF7FFFB00  BL	_readEEPROM32+0
0xB20E8	0xEE000A10  VMOV	S0, R0
0xB20EC	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB20F0	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB20F4	0xEEFA0A00  VMOV.F32	S1, #-8
0xB20F8	0xEEB00A00  VMOV.F32	S0, #2
0xB20FC	0xF7FFFA2A  BL	_pow+0
0xB2100	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB2104	0xEE200A80  VMUL.F32	S0, S1, S0
0xB2108	0x4870    LDR	R0, [PC, #448]
0xB210A	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 313 :: 		Ea = (float)readEEPROM32(EE_Ea) * pow(2.0,-16.0);
0xB210E	0xF2424024  MOVW	R0, #9252
0xB2112	0xF7FFFAE9  BL	_readEEPROM32+0
0xB2116	0xEE000A10  VMOV	S0, R0
0xB211A	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB211E	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB2122	0xEEFB0A00  VMOV.F32	S1, #-16
0xB2126	0xEEB00A00  VMOV.F32	S0, #2
0xB212A	0xF7FFFA13  BL	_pow+0
0xB212E	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB2132	0xEE200A80  VMUL.F32	S0, S1, S0
0xB2136	0x4866    LDR	R0, [PC, #408]
0xB2138	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 314 :: 		Eb = (float)readEEPROM32(EE_Eb) * pow(2.0,-8.0);
0xB213C	0xF2424026  MOVW	R0, #9254
0xB2140	0xF7FFFAD2  BL	_readEEPROM32+0
0xB2144	0xEE000A10  VMOV	S0, R0
0xB2148	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB214C	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB2150	0xEEFA0A00  VMOV.F32	S1, #-8
0xB2154	0xEEB00A00  VMOV.F32	S0, #2
0xB2158	0xF7FFF9FC  BL	_pow+0
0xB215C	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB2160	0xEE200A80  VMUL.F32	S0, S1, S0
0xB2164	0x485B    LDR	R0, [PC, #364]
0xB2166	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 315 :: 		Fa = (float)readEEPROM32(EE_Fa) * pow(2.0,-46.0);
0xB216A	0xF2424028  MOVW	R0, #9256
0xB216E	0xF7FFFABB  BL	_readEEPROM32+0
0xB2172	0xEE000A10  VMOV	S0, R0
0xB2176	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB217A	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB217E	0x4856    LDR	R0, [PC, #344]
0xB2180	0xEE000A90  VMOV	S1, R0
0xB2184	0xEEB00A00  VMOV.F32	S0, #2
0xB2188	0xF7FFF9E4  BL	_pow+0
0xB218C	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB2190	0xEE200A80  VMUL.F32	S0, S1, S0
0xB2194	0x4851    LDR	R0, [PC, #324]
0xB2196	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 316 :: 		Fb = (float)readEEPROM32(EE_Fb) * pow(2.0,-36.0);
0xB219A	0xF242402A  MOVW	R0, #9258
0xB219E	0xF7FFFAA3  BL	_readEEPROM32+0
0xB21A2	0xEE000A10  VMOV	S0, R0
0xB21A6	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB21AA	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB21AE	0x484C    LDR	R0, [PC, #304]
0xB21B0	0xEE000A90  VMOV	S1, R0
0xB21B4	0xEEB00A00  VMOV.F32	S0, #2
0xB21B8	0xF7FFF9CC  BL	_pow+0
0xB21BC	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB21C0	0xEE200A80  VMUL.F32	S0, S1, S0
0xB21C4	0x4847    LDR	R0, [PC, #284]
0xB21C6	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 317 :: 		Ga = (float)readEEPROM32(EE_Ga) * pow(2.0,-36.0);
0xB21CA	0xF242402C  MOVW	R0, #9260
0xB21CE	0xF7FFFA8B  BL	_readEEPROM32+0
0xB21D2	0xEE000A10  VMOV	S0, R0
0xB21D6	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB21DA	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB21DE	0x4840    LDR	R0, [PC, #256]
0xB21E0	0xEE000A90  VMOV	S1, R0
0xB21E4	0xEEB00A00  VMOV.F32	S0, #2
0xB21E8	0xF7FFF9B4  BL	_pow+0
0xB21EC	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB21F0	0xEE200A80  VMUL.F32	S0, S1, S0
0xB21F4	0x483C    LDR	R0, [PC, #240]
0xB21F6	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 318 :: 		Gb = (float)readEEPROM16(EE_Gb) * pow(2.0,-10.0);
0xB21FA	0xF242402E  MOVW	R0, #9262
0xB21FE	0xF7FEFDD5  BL	_readEEPROM16+0
0xB2202	0xEE000A10  VMOV	S0, R0
0xB2206	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB220A	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB220E	0xEEFA0A04  VMOV.F32	S1, #-10
0xB2212	0xEEB00A00  VMOV.F32	S0, #2
0xB2216	0xF7FFF99D  BL	_pow+0
0xB221A	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB221E	0xEE200A80  VMUL.F32	S0, S1, S0
0xB2222	0x4832    LDR	R0, [PC, #200]
0xB2224	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 319 :: 		Ka = (float)readEEPROM16(EE_Ka) * pow(2.0,-10.0);
0xB2228	0xF242402F  MOVW	R0, #9263
0xB222C	0xF7FEFDBE  BL	_readEEPROM16+0
0xB2230	0xEE000A10  VMOV	S0, R0
0xB2234	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB2238	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB223C	0xEEFA0A04  VMOV.F32	S1, #-10
0xB2240	0xEEB00A00  VMOV.F32	S0, #2
0xB2244	0xF7FFF986  BL	_pow+0
0xB2248	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB224C	0xEE200A80  VMUL.F32	S0, S1, S0
0xB2250	0x4827    LDR	R0, [PC, #156]
0xB2252	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 320 :: 		Ha = (float)readEEPROM16(EE_Ha) * pow(2.0,-14.0);
0xB2256	0xF2424081  MOVW	R0, #9345
0xB225A	0xF7FEFDA7  BL	_readEEPROM16+0
0xB225E	0xEE000A10  VMOV	S0, R0
0xB2262	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB2266	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB226A	0xEEFA0A0C  VMOV.F32	S1, #-14
0xB226E	0xEEB00A00  VMOV.F32	S0, #2
0xB2272	0xF7FFF96F  BL	_pow+0
0xB2276	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB227A	0xEE200A80  VMUL.F32	S0, S1, S0
0xB227E	0x481D    LDR	R0, [PC, #116]
0xB2280	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 321 :: 		Hb = (float)readEEPROM16(EE_Hb) * pow(2.0,-14.0);
0xB2284	0xF2424082  MOVW	R0, #9346
0xB2288	0xF7FEFD90  BL	_readEEPROM16+0
0xB228C	0xEE000A10  VMOV	S0, R0
0xB2290	0xEEB80A40  VCVT.F32.U32	S0, S0
0xB2294	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB2298	0xEEFA0A0C  VMOV.F32	S1, #-14
0xB229C	0xEEB00A00  VMOV.F32	S0, #2
0xB22A0	0xF7FFF958  BL	_pow+0
0xB22A4	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xB22A8	0xEE200A80  VMUL.F32	S0, S1, S0
0xB22AC	0x4812    LDR	R0, [PC, #72]
0xB22AE	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 322 :: 		}
L_end_irthermo3_init:
0xB22B2	0xF8DDE000  LDR	LR, [SP, #0]
0xB22B6	0xB002    ADD	SP, SP, #8
0xB22B8	0x4770    BX	LR
0xB22BA	0xBF00    NOP
0xB22BC	0x00502000  	_P_R+0
0xB22C0	0x00542000  	_P_G+0
0xB22C4	0x0000C230  	#-1037041664
0xB22C8	0x00582000  	_P_T+0
0xB22CC	0x004C2000  	_P_O+0
0xB22D0	0x006C2000  	_Ea+0
0xB22D4	0x00682000  	_Eb+0
0xB22D8	0x0000C238  	#-1036517376
0xB22DC	0x00702000  	_Fa+0
0xB22E0	0x0000C210  	#-1039138816
0xB22E4	0x007C2000  	_Fb+0
0xB22E8	0x00782000  	_Ga+0
0xB22EC	0x00482000  	_Gb+0
0xB22F0	0x00642000  	_Ka+0
0xB22F4	0x00742000  	_Ha+0
0xB22F8	0x00802000  	_Hb+0
; end of _irthermo3_init
_waitForEEPROM:
;__irthermo3_driver.c, 188 :: 		void waitForEEPROM(uint16_t timeout_ms){
0xB1998	0xB083    SUB	SP, SP, #12
0xB199A	0xF8CDE000  STR	LR, [SP, #0]
0xB199E	0xF8AD0008  STRH	R0, [SP, #8]
;__irthermo3_driver.c, 189 :: 		uint16_t counter = 0;
0xB19A2	0xF2400100  MOVW	R1, #0
0xB19A6	0xF8AD1004  STRH	R1, [SP, #4]
;__irthermo3_driver.c, 190 :: 		while(eepromBusy()){
L_waitForEEPROM3:
0xB19AA	0xF7FFFBA1  BL	_eepromBusy+0
0xB19AE	0xB168    CBZ	R0, L_waitForEEPROM4
;__irthermo3_driver.c, 191 :: 		Delay_1ms();
0xB19B0	0xF7FFFBDE  BL	_Delay_1ms+0
;__irthermo3_driver.c, 192 :: 		counter++;
0xB19B4	0xF8BD1004  LDRH	R1, [SP, #4]
0xB19B8	0x1C4A    ADDS	R2, R1, #1
0xB19BA	0xB292    UXTH	R2, R2
0xB19BC	0xF8AD2004  STRH	R2, [SP, #4]
;__irthermo3_driver.c, 193 :: 		if(counter > timeout_ms){
0xB19C0	0xF8BD1008  LDRH	R1, [SP, #8]
0xB19C4	0x428A    CMP	R2, R1
0xB19C6	0xD900    BLS	L_waitForEEPROM5
;__irthermo3_driver.c, 194 :: 		return;
0xB19C8	0xE000    B	L_end_waitForEEPROM
;__irthermo3_driver.c, 195 :: 		}
L_waitForEEPROM5:
;__irthermo3_driver.c, 196 :: 		}
0xB19CA	0xE7EE    B	L_waitForEEPROM3
L_waitForEEPROM4:
;__irthermo3_driver.c, 197 :: 		}
L_end_waitForEEPROM:
0xB19CC	0xF8DDE000  LDR	LR, [SP, #0]
0xB19D0	0xB003    ADD	SP, SP, #12
0xB19D2	0x4770    BX	LR
; end of _waitForEEPROM
_eepromBusy:
;__irthermo3_driver.c, 183 :: 		uint8_t eepromBusy(){
0xB10F0	0xB081    SUB	SP, SP, #4
0xB10F2	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 184 :: 		uint8_t retValue = (getStatus() & (uint16_t)(0x0001 << BIT_EEPROM_BUSY));
0xB10F6	0xF7FFFF35  BL	_getStatus+0
0xB10FA	0xF4007000  AND	R0, R0, #512
;__irthermo3_driver.c, 185 :: 		return retValue;
0xB10FE	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 186 :: 		}
L_end_eepromBusy:
0xB1100	0xF8DDE000  LDR	LR, [SP, #0]
0xB1104	0xB001    ADD	SP, SP, #4
0xB1106	0x4770    BX	LR
; end of _eepromBusy
_getStatus:
;__irthermo3_driver.c, 128 :: 		uint16_t getStatus(){
0xB0F64	0xB081    SUB	SP, SP, #4
0xB0F66	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 129 :: 		return readEEPROM16(REG_STATUS);
0xB0F6A	0xF64370FF  MOVW	R0, #16383
0xB0F6E	0xF7FFFF1D  BL	_readEEPROM16+0
;__irthermo3_driver.c, 130 :: 		}
L_end_getStatus:
0xB0F72	0xF8DDE000  LDR	LR, [SP, #0]
0xB0F76	0xB001    ADD	SP, SP, #4
0xB0F78	0x4770    BX	LR
; end of _getStatus
_readEEPROM16:
;__irthermo3_driver.c, 200 :: 		uint16_t readEEPROM16(uint16_t adr){
; adr start address is: 0 (R0)
0xB0DAC	0xB082    SUB	SP, SP, #8
0xB0DAE	0xF8CDE000  STR	LR, [SP, #0]
; adr end address is: 0 (R0)
; adr start address is: 0 (R0)
;__irthermo3_driver.c, 203 :: 		uint16_t retVal = 0;
;__irthermo3_driver.c, 204 :: 		adress[0] = (adr & 0xFF00) >> 8;
0xB0DB2	0xAA01    ADD	R2, SP, #4
0xB0DB4	0xF400417F  AND	R1, R0, #65280
0xB0DB8	0xB289    UXTH	R1, R1
0xB0DBA	0x0A09    LSRS	R1, R1, #8
0xB0DBC	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 205 :: 		adress[1] = (adr & 0x00FF);
0xB0DBE	0x1C52    ADDS	R2, R2, #1
0xB0DC0	0xF00001FF  AND	R1, R0, #255
; adr end address is: 0 (R0)
0xB0DC4	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 206 :: 		hal_i2cStart();
0xB0DC6	0xF7FFFED7  BL	__irthermo3_driver_hal_i2cStart+0
;__irthermo3_driver.c, 207 :: 		hal_i2cWrite(_slaveAddress,adress,2,END_MODE_RESTART);
0xB0DCA	0xAA01    ADD	R2, SP, #4
0xB0DCC	0x4910    LDR	R1, [PC, #64]
0xB0DCE	0x7809    LDRB	R1, [R1, #0]
0xB0DD0	0x2300    MOVS	R3, #0
0xB0DD2	0xB2C8    UXTB	R0, R1
0xB0DD4	0x4611    MOV	R1, R2
0xB0DD6	0x2202    MOVS	R2, #2
0xB0DD8	0xF7FFFEBA  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 208 :: 		hal_i2cRead(_slaveAddress,tmp,2,END_MODE_STOP);
0xB0DDC	0xF10D0206  ADD	R2, SP, #6
0xB0DE0	0x490B    LDR	R1, [PC, #44]
0xB0DE2	0x7809    LDRB	R1, [R1, #0]
0xB0DE4	0x2301    MOVS	R3, #1
0xB0DE6	0xB2C8    UXTB	R0, R1
0xB0DE8	0x4611    MOV	R1, R2
0xB0DEA	0x2202    MOVS	R2, #2
0xB0DEC	0xF7FFFE9E  BL	__irthermo3_driver_hal_i2cRead+0
;__irthermo3_driver.c, 209 :: 		retVal = tmp[0];
0xB0DF0	0xF10D0306  ADD	R3, SP, #6
0xB0DF4	0x7819    LDRB	R1, [R3, #0]
; retVal start address is: 0 (R0)
0xB0DF6	0xB2C8    UXTB	R0, R1
;__irthermo3_driver.c, 210 :: 		retVal <<= 8;
0xB0DF8	0x0202    LSLS	R2, R0, #8
0xB0DFA	0xB292    UXTH	R2, R2
; retVal end address is: 0 (R0)
;__irthermo3_driver.c, 211 :: 		retVal |= tmp[1];
0xB0DFC	0x1C59    ADDS	R1, R3, #1
0xB0DFE	0x7809    LDRB	R1, [R1, #0]
0xB0E00	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 212 :: 		return retVal;
0xB0E04	0xB288    UXTH	R0, R1
;__irthermo3_driver.c, 213 :: 		}
L_end_readEEPROM16:
0xB0E06	0xF8DDE000  LDR	LR, [SP, #0]
0xB0E0A	0xB002    ADD	SP, SP, #8
0xB0E0C	0x4770    BX	LR
0xB0E0E	0xBF00    NOP
0xB0E10	0x001A2000  	__irthermo3_driver__slaveAddress+0
; end of _readEEPROM16
__irthermo3_driver_hal_i2cStart:
;__hal_cec.c, 91 :: 		static int hal_i2cStart()
0xB0B78	0xB082    SUB	SP, SP, #8
0xB0B7A	0xF8CDE000  STR	LR, [SP, #0]
;__hal_cec.c, 93 :: 		int res = 0;
0xB0B7E	0xF2400400  MOVW	R4, #0
0xB0B82	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_cec.c, 94 :: 		res |= fp_i2cStart();
0xB0B86	0x4C06    LDR	R4, [PC, #24]
0xB0B88	0x6824    LDR	R4, [R4, #0]
0xB0B8A	0x47A0    BLX	R4
0xB0B8C	0xF9BD1004  LDRSH	R1, [SP, #4]
0xB0B90	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_cec.c, 95 :: 		return res;
0xB0B94	0xB200    SXTH	R0, R0
;__hal_cec.c, 96 :: 		}
L_end_hal_i2cStart:
0xB0B96	0xF8DDE000  LDR	LR, [SP, #0]
0xB0B9A	0xB002    ADD	SP, SP, #8
0xB0B9C	0x4770    BX	LR
0xB0B9E	0xBF00    NOP
0xB0BA0	0x00602000  	__irthermo3_driver_fp_i2cStart+0
; end of __irthermo3_driver_hal_i2cStart
_I2C0_Start:
;__Lib_I2C_1702.c, 212 :: 		
0xB0B10	0xB081    SUB	SP, SP, #4
0xB0B12	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_1702.c, 213 :: 		
0xB0B16	0x4804    LDR	R0, [PC, #16]
0xB0B18	0x6800    LDR	R0, [R0, #0]
0xB0B1A	0xF7FFFDAF  BL	__Lib_I2C_1702_I2Cx_Start+0
;__Lib_I2C_1702.c, 214 :: 		
0xB0B1E	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 215 :: 		
L_end_I2C0_Start:
0xB0B20	0xF8DDE000  LDR	LR, [SP, #0]
0xB0B24	0xB001    ADD	SP, SP, #4
0xB0B26	0x4770    BX	LR
0xB0B28	0x00282000  	__Lib_I2C_1702__I2C_BASEADDR0+0
; end of _I2C0_Start
__Lib_I2C_1702_I2Cx_Start:
;__Lib_I2C_1702.c, 178 :: 		
; I2C_BASE start address is: 0 (R0)
0xB067C	0xB081    SUB	SP, SP, #4
0xB067E	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_1702.c, 179 :: 		
; timeout start address is: 8 (R2)
0xB0682	0xF04F0200  MOV	R2, #0
;__Lib_I2C_1702.c, 182 :: 		
0xB0686	0x4924    LDR	R1, [PC, #144]
0xB0688	0x6809    LDR	R1, [R1, #0]
0xB068A	0x4288    CMP	R0, R1
0xB068C	0xD107    BNE	L___Lib_I2C_1702_I2Cx_Start29
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 183 :: 		
0xB068E	0x4923    LDR	R1, [PC, #140]
; timeout start address is: 12 (R3)
0xB0690	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_1702.c, 184 :: 		
0xB0692	0x4923    LDR	R1, [PC, #140]
0xB0694	0x680A    LDR	R2, [R1, #0]
0xB0696	0x4923    LDR	R1, [PC, #140]
0xB0698	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_1702.c, 185 :: 		
0xB069A	0x461A    MOV	R2, R3
; timeout end address is: 12 (R3)
0xB069C	0xE025    B	L___Lib_I2C_1702_I2Cx_Start30
L___Lib_I2C_1702_I2Cx_Start29:
;__Lib_I2C_1702.c, 186 :: 		
; timeout start address is: 8 (R2)
0xB069E	0x4922    LDR	R1, [PC, #136]
0xB06A0	0x6809    LDR	R1, [R1, #0]
0xB06A2	0x4288    CMP	R0, R1
0xB06A4	0xD107    BNE	L___Lib_I2C_1702_I2Cx_Start31
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 187 :: 		
0xB06A6	0x4921    LDR	R1, [PC, #132]
; timeout start address is: 12 (R3)
0xB06A8	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_1702.c, 188 :: 		
0xB06AA	0x4921    LDR	R1, [PC, #132]
0xB06AC	0x680A    LDR	R2, [R1, #0]
0xB06AE	0x491D    LDR	R1, [PC, #116]
0xB06B0	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_1702.c, 189 :: 		
0xB06B2	0x461A    MOV	R2, R3
; timeout end address is: 12 (R3)
0xB06B4	0xE019    B	L___Lib_I2C_1702_I2Cx_Start32
L___Lib_I2C_1702_I2Cx_Start31:
;__Lib_I2C_1702.c, 190 :: 		
; timeout start address is: 8 (R2)
0xB06B6	0x491F    LDR	R1, [PC, #124]
0xB06B8	0x6809    LDR	R1, [R1, #0]
0xB06BA	0x4288    CMP	R0, R1
0xB06BC	0xD107    BNE	L___Lib_I2C_1702_I2Cx_Start33
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 191 :: 		
0xB06BE	0x491E    LDR	R1, [PC, #120]
; timeout start address is: 12 (R3)
0xB06C0	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_1702.c, 192 :: 		
0xB06C2	0x491E    LDR	R1, [PC, #120]
0xB06C4	0x680A    LDR	R2, [R1, #0]
0xB06C6	0x4917    LDR	R1, [PC, #92]
0xB06C8	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_1702.c, 193 :: 		
0xB06CA	0x4619    MOV	R1, R3
; timeout end address is: 12 (R3)
0xB06CC	0xE00C    B	L___Lib_I2C_1702_I2Cx_Start34
L___Lib_I2C_1702_I2Cx_Start33:
;__Lib_I2C_1702.c, 194 :: 		
; timeout start address is: 8 (R2)
0xB06CE	0x491C    LDR	R1, [PC, #112]
0xB06D0	0x6809    LDR	R1, [R1, #0]
0xB06D2	0x4288    CMP	R0, R1
0xB06D4	0xD107    BNE	L___Lib_I2C_1702_I2Cx_Start76
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 195 :: 		
0xB06D6	0x491B    LDR	R1, [PC, #108]
; timeout start address is: 12 (R3)
0xB06D8	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_1702.c, 196 :: 		
0xB06DA	0x491B    LDR	R1, [PC, #108]
0xB06DC	0x680A    LDR	R2, [R1, #0]
0xB06DE	0x4911    LDR	R1, [PC, #68]
0xB06E0	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0xB06E2	0x4619    MOV	R1, R3
;__Lib_I2C_1702.c, 197 :: 		
0xB06E4	0xE000    B	L___Lib_I2C_1702_I2Cx_Start35
L___Lib_I2C_1702_I2Cx_Start76:
;__Lib_I2C_1702.c, 194 :: 		
0xB06E6	0x4611    MOV	R1, R2
;__Lib_I2C_1702.c, 197 :: 		
L___Lib_I2C_1702_I2Cx_Start35:
; timeout start address is: 4 (R1)
; timeout end address is: 4 (R1)
L___Lib_I2C_1702_I2Cx_Start34:
; timeout start address is: 4 (R1)
0xB06E8	0x460A    MOV	R2, R1
; timeout end address is: 4 (R1)
L___Lib_I2C_1702_I2Cx_Start32:
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
L___Lib_I2C_1702_I2Cx_Start30:
;__Lib_I2C_1702.c, 199 :: 		
; timeout start address is: 8 (R2)
0xB06EA	0x4918    LDR	R1, [PC, #96]
0xB06EC	0x600A    STR	R2, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 201 :: 		
L___Lib_I2C_1702_I2Cx_Start36:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB06EE	0x7801    LDRB	R1, [R0, #0]
0xB06F0	0xF0010101  AND	R1, R1, #1
0xB06F4	0xB2C9    UXTB	R1, R1
0xB06F6	0xB959    CBNZ	R1, L___Lib_I2C_1702_I2Cx_Start37
;__Lib_I2C_1702.c, 202 :: 		
0xB06F8	0x4914    LDR	R1, [PC, #80]
0xB06FA	0x6809    LDR	R1, [R1, #0]
0xB06FC	0xB139    CBZ	R1, L___Lib_I2C_1702_I2Cx_Start77
;__Lib_I2C_1702.c, 203 :: 		
0xB06FE	0xB922    CBNZ	R2, L___Lib_I2C_1702_I2Cx_Start39
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 204 :: 		
0xB0700	0x2005    MOVS	R0, #5
0xB0702	0x4C08    LDR	R4, [PC, #32]
0xB0704	0x6824    LDR	R4, [R4, #0]
0xB0706	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 205 :: 		
0xB0708	0xE002    B	L_end_I2Cx_Start
;__Lib_I2C_1702.c, 206 :: 		
L___Lib_I2C_1702_I2Cx_Start39:
;__Lib_I2C_1702.c, 207 :: 		
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB070A	0x1E52    SUBS	R2, R2, #1
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 208 :: 		
0xB070C	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Start38
L___Lib_I2C_1702_I2Cx_Start77:
;__Lib_I2C_1702.c, 202 :: 		
;__Lib_I2C_1702.c, 208 :: 		
L___Lib_I2C_1702_I2Cx_Start38:
;__Lib_I2C_1702.c, 209 :: 		
; timeout start address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 8 (R2)
0xB070E	0xE7EE    B	L___Lib_I2C_1702_I2Cx_Start36
L___Lib_I2C_1702_I2Cx_Start37:
;__Lib_I2C_1702.c, 210 :: 		
L_end_I2Cx_Start:
0xB0710	0xF8DDE000  LDR	LR, [SP, #0]
0xB0714	0xB001    ADD	SP, SP, #4
0xB0716	0x4770    BX	LR
0xB0718	0x00282000  	__Lib_I2C_1702__I2C_BASEADDR0+0
0xB071C	0x002C2000  	__Lib_I2C_1702__I2C0_TIMEOUT+0
0xB0720	0x00882000  	_I2C0_Timeout_Ptr+0
0xB0724	0x00842000  	_I2Cx_Timeout_Ptr+0
0xB0728	0x001C2000  	__Lib_I2C_1702__I2C_BASEADDR1+0
0xB072C	0x00302000  	__Lib_I2C_1702__I2C1_TIMEOUT+0
0xB0730	0x008C2000  	_I2C1_Timeout_Ptr+0
0xB0734	0x00242000  	__Lib_I2C_1702__I2C_BASEADDR2+0
0xB0738	0x00342000  	__Lib_I2C_1702__I2C2_TIMEOUT+0
0xB073C	0x00902000  	_I2C2_Timeout_Ptr+0
0xB0740	0x00202000  	__Lib_I2C_1702__I2C_BASEADDR3+0
0xB0744	0x00382000  	__Lib_I2C_1702__I2C3_TIMEOUT+0
0xB0748	0x00942000  	_I2C3_Timeout_Ptr+0
0xB074C	0x003C2000  	__Lib_I2C_1702__I2Cx_TIMEOUT+0
; end of __Lib_I2C_1702_I2Cx_Start
_UART0_Write:
;__Lib_UART_01.c, 180 :: 		
0xB036C	0xB082    SUB	SP, SP, #8
0xB036E	0xF8CDE000  STR	LR, [SP, #0]
0xB0372	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_UART_01.c, 181 :: 		
0xB0376	0xF000FD4D  BL	__Lib_UART_01_RST_DLAB0+0
;__Lib_UART_01.c, 182 :: 		
L_UART0_Write20:
0xB037A	0x4908    LDR	R1, [PC, #32]
0xB037C	0x7809    LDRB	R1, [R1, #0]
0xB037E	0xF0010120  AND	R1, R1, #32
0xB0382	0xB2C9    UXTB	R1, R1
0xB0384	0xB901    CBNZ	R1, L_UART0_Write21
0xB0386	0xE7F8    B	L_UART0_Write20
L_UART0_Write21:
;__Lib_UART_01.c, 183 :: 		
0xB0388	0xF89D1004  LDRB	R1, [SP, #4]
0xB038C	0xF00102FF  AND	R2, R1, #255
0xB0390	0x4903    LDR	R1, [PC, #12]
0xB0392	0x700A    STRB	R2, [R1, #0]
;__Lib_UART_01.c, 184 :: 		
L_end_UART0_Write:
0xB0394	0xF8DDE000  LDR	LR, [SP, #0]
0xB0398	0xB002    ADD	SP, SP, #8
0xB039A	0x4770    BX	LR
0xB039C	0x2405400F  	UART0_INST_LINE_STS+0
0xB03A0	0x2400400F  	UART0_INST_TX_DATA+0
; end of _UART0_Write
_UART1_Write:
;__Lib_UART_01.c, 387 :: 		
0xB0334	0xB082    SUB	SP, SP, #8
0xB0336	0xF8CDE000  STR	LR, [SP, #0]
0xB033A	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_UART_01.c, 388 :: 		
0xB033E	0xF7FFFFB5  BL	__Lib_UART_01_RST_DLAB1+0
;__Lib_UART_01.c, 389 :: 		
L_UART1_Write57:
0xB0342	0x4908    LDR	R1, [PC, #32]
0xB0344	0x7809    LDRB	R1, [R1, #0]
0xB0346	0xF0010120  AND	R1, R1, #32
0xB034A	0xB2C9    UXTB	R1, R1
0xB034C	0xB901    CBNZ	R1, L_UART1_Write58
0xB034E	0xE7F8    B	L_UART1_Write57
L_UART1_Write58:
;__Lib_UART_01.c, 390 :: 		
0xB0350	0xF89D1004  LDRB	R1, [SP, #4]
0xB0354	0xF00102FF  AND	R2, R1, #255
0xB0358	0x4903    LDR	R1, [PC, #12]
0xB035A	0x700A    STRB	R2, [R1, #0]
;__Lib_UART_01.c, 391 :: 		
L_end_UART1_Write:
0xB035C	0xF8DDE000  LDR	LR, [SP, #0]
0xB0360	0xB002    ADD	SP, SP, #8
0xB0362	0x4770    BX	LR
0xB0364	0x2805400F  	UART1_INST_LINE_STS+0
0xB0368	0x2800400F  	UART1_INST_TX_DATA+0
; end of _UART1_Write
__Lib_UART_01_RST_DLAB1:
;__Lib_UART_01.c, 252 :: 		
0xB02AC	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 253 :: 		
0xB02AE	0x4804    LDR	R0, [PC, #16]
0xB02B0	0x7800    LDRB	R0, [R0, #0]
0xB02B2	0xF000017F  AND	R1, R0, #127
0xB02B6	0x4802    LDR	R0, [PC, #8]
0xB02B8	0x7001    STRB	R1, [R0, #0]
;__Lib_UART_01.c, 254 :: 		
L_end_RST_DLAB1:
0xB02BA	0xB001    ADD	SP, SP, #4
0xB02BC	0x4770    BX	LR
0xB02BE	0xBF00    NOP
0xB02C0	0x2803400F  	UART1_INST_LINE_CR+0
; end of __Lib_UART_01_RST_DLAB1
clicker_2_CEC1702__setAN_1:
;__c2_cec1702_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_OUTPUT_200_207.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0324	0x4A02    LDR	R2, [PC, #8]
0xB0326	0x7811    LDRB	R1, [R2, #0]
0xB0328	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB032C	0x7011    STRB	R1, [R2, #0]
L_end__setAN_1:
0xB032E	0x4770    BX	LR
0xB0330	0x13904008  	GPIO_OUTPUT_200_207+0
; end of clicker_2_CEC1702__setAN_1
clicker_2_CEC1702__setRST_1:
;__c2_cec1702_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_OUTPUT_040_047.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB03C4	0x4A02    LDR	R2, [PC, #8]
0xB03C6	0x7811    LDRB	R1, [R2, #0]
0xB03C8	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB03CC	0x7011    STRB	R1, [R2, #0]
L_end__setRST_1:
0xB03CE	0x4770    BX	LR
0xB03D0	0x13844008  	GPIO_OUTPUT_040_047+0
; end of clicker_2_CEC1702__setRST_1
clicker_2_CEC1702__setCS_1:
;__c2_cec1702_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_OUTPUT_000_007.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB03B4	0x4A02    LDR	R2, [PC, #8]
0xB03B6	0x7811    LDRB	R1, [R2, #0]
0xB03B8	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0xB03BC	0x7011    STRB	R1, [R2, #0]
L_end__setCS_1:
0xB03BE	0x4770    BX	LR
0xB03C0	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setCS_1
clicker_2_CEC1702__setSCK_1:
;__c2_cec1702_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_OUTPUT_030_037.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB03A4	0x4A02    LDR	R2, [PC, #8]
0xB03A6	0x7811    LDRB	R1, [R2, #0]
0xB03A8	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB03AC	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_1:
0xB03AE	0x4770    BX	LR
0xB03B0	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setSCK_1
clicker_2_CEC1702__setMISO_1:
;__c2_cec1702_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_OUTPUT_030_037.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB02D4	0x4A02    LDR	R2, [PC, #8]
0xB02D6	0x7811    LDRB	R1, [R2, #0]
0xB02D8	0xF3601186  BFI	R1, R0, #6, #1
; value end address is: 0 (R0)
0xB02DC	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_1:
0xB02DE	0x4770    BX	LR
0xB02E0	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setMISO_1
clicker_2_CEC1702__setMOSI_1:
;__c2_cec1702_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_OUTPUT_000_007.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB02E4	0x4A02    LDR	R2, [PC, #8]
0xB02E6	0x7811    LDRB	R1, [R2, #0]
0xB02E8	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB02EC	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_1:
0xB02EE	0x4770    BX	LR
0xB02F0	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setMOSI_1
clicker_2_CEC1702__setPWM_1:
;__c2_cec1702_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_OUTPUT_130_137.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB02C4	0x4A02    LDR	R2, [PC, #8]
0xB02C6	0x7811    LDRB	R1, [R2, #0]
0xB02C8	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB02CC	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_1:
0xB02CE	0x4770    BX	LR
0xB02D0	0x138B4008  	GPIO_OUTPUT_130_137+0
; end of clicker_2_CEC1702__setPWM_1
clicker_2_CEC1702__setINT_1:
;__c2_cec1702_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_OUTPUT_030_037.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0314	0x4A02    LDR	R2, [PC, #8]
0xB0316	0x7811    LDRB	R1, [R2, #0]
0xB0318	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB031C	0x7011    STRB	R1, [R2, #0]
L_end__setINT_1:
0xB031E	0x4770    BX	LR
0xB0320	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setINT_1
clicker_2_CEC1702__setRX_1:
;__c2_cec1702_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_OUTPUT_100_107.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0304	0x4A02    LDR	R2, [PC, #8]
0xB0306	0x7811    LDRB	R1, [R2, #0]
0xB0308	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB030C	0x7011    STRB	R1, [R2, #0]
L_end__setRX_1:
0xB030E	0x4770    BX	LR
0xB0310	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setRX_1
clicker_2_CEC1702__setTX_1:
;__c2_cec1702_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_OUTPUT_100_107.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB02F4	0x4A02    LDR	R2, [PC, #8]
0xB02F6	0x7811    LDRB	R1, [R2, #0]
0xB02F8	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB02FC	0x7011    STRB	R1, [R2, #0]
L_end__setTX_1:
0xB02FE	0x4770    BX	LR
0xB0300	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setTX_1
clicker_2_CEC1702__setSCL_1:
;__c2_cec1702_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_OUTPUT_010_017.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB03D4	0x4A02    LDR	R2, [PC, #8]
0xB03D6	0x7811    LDRB	R1, [R2, #0]
0xB03D8	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB03DC	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_1:
0xB03DE	0x4770    BX	LR
0xB03E0	0x13814008  	GPIO_OUTPUT_010_017+0
; end of clicker_2_CEC1702__setSCL_1
clicker_2_CEC1702__setSDA_1:
;__c2_cec1702_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_OUTPUT_000_007.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0474	0x4A02    LDR	R2, [PC, #8]
0xB0476	0x7811    LDRB	R1, [R2, #0]
0xB0478	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB047C	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_1:
0xB047E	0x4770    BX	LR
0xB0480	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setSDA_1
clicker_2_CEC1702__setAN_2:
;__c2_cec1702_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value) 	{ GPIO_OUTPUT_200_207.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0464	0x4A02    LDR	R2, [PC, #8]
0xB0466	0x7811    LDRB	R1, [R2, #0]
0xB0468	0xF3600141  BFI	R1, R0, #1, #1
; value end address is: 0 (R0)
0xB046C	0x7011    STRB	R1, [R2, #0]
L_end__setAN_2:
0xB046E	0x4770    BX	LR
0xB0470	0x13904008  	GPIO_OUTPUT_200_207+0
; end of clicker_2_CEC1702__setAN_2
clicker_2_CEC1702__setRST_2:
;__c2_cec1702_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value) 	{ GPIO_OUTPUT_040_047.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0454	0x4A02    LDR	R2, [PC, #8]
0xB0456	0x7811    LDRB	R1, [R2, #0]
0xB0458	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB045C	0x7011    STRB	R1, [R2, #0]
L_end__setRST_2:
0xB045E	0x4770    BX	LR
0xB0460	0x13844008  	GPIO_OUTPUT_040_047+0
; end of clicker_2_CEC1702__setRST_2
clicker_2_CEC1702__setCS_2:
;__c2_cec1702_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value) 	{ GPIO_OUTPUT_160_167.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB04A4	0x4A02    LDR	R2, [PC, #8]
0xB04A6	0x7811    LDRB	R1, [R2, #0]
0xB04A8	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB04AC	0x7011    STRB	R1, [R2, #0]
L_end__setCS_2:
0xB04AE	0x4770    BX	LR
0xB04B0	0x138E4008  	GPIO_OUTPUT_160_167+0
; end of clicker_2_CEC1702__setCS_2
clicker_2_CEC1702__setSCK_2:
;__c2_cec1702_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value) 	{ GPIO_OUTPUT_030_037.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0494	0x4A02    LDR	R2, [PC, #8]
0xB0496	0x7811    LDRB	R1, [R2, #0]
0xB0498	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB049C	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_2:
0xB049E	0x4770    BX	LR
0xB04A0	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setSCK_2
clicker_2_CEC1702__setMISO_2:
;__c2_cec1702_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value) 	{ GPIO_OUTPUT_030_037.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0484	0x4A02    LDR	R2, [PC, #8]
0xB0486	0x7811    LDRB	R1, [R2, #0]
0xB0488	0xF3601186  BFI	R1, R0, #6, #1
; value end address is: 0 (R0)
0xB048C	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_2:
0xB048E	0x4770    BX	LR
0xB0490	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setMISO_2
clicker_2_CEC1702__setMOSI_2:
;__c2_cec1702_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value) 	{ GPIO_OUTPUT_000_007.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0444	0x4A02    LDR	R2, [PC, #8]
0xB0446	0x7811    LDRB	R1, [R2, #0]
0xB0448	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB044C	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_2:
0xB044E	0x4770    BX	LR
0xB0450	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setMOSI_2
clicker_2_CEC1702__setPWM_2:
;__c2_cec1702_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value) 	{ GPIO_OUTPUT_000_007.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0404	0x4A02    LDR	R2, [PC, #8]
0xB0406	0x7811    LDRB	R1, [R2, #0]
0xB0408	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0xB040C	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_2:
0xB040E	0x4770    BX	LR
0xB0410	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setPWM_2
clicker_2_CEC1702__setINT_2:
;__c2_cec1702_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value) 	{ GPIO_OUTPUT_110_117.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB03F4	0x4A02    LDR	R2, [PC, #8]
0xB03F6	0x7811    LDRB	R1, [R2, #0]
0xB03F8	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0xB03FC	0x7011    STRB	R1, [R2, #0]
L_end__setINT_2:
0xB03FE	0x4770    BX	LR
0xB0400	0x13894008  	GPIO_OUTPUT_110_117+0
; end of clicker_2_CEC1702__setINT_2
clicker_2_CEC1702__setRX_2:
;__c2_cec1702_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value) 	{ GPIO_OUTPUT_100_107.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB03E4	0x4A02    LDR	R2, [PC, #8]
0xB03E6	0x7811    LDRB	R1, [R2, #0]
0xB03E8	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB03EC	0x7011    STRB	R1, [R2, #0]
L_end__setRX_2:
0xB03EE	0x4770    BX	LR
0xB03F0	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setRX_2
clicker_2_CEC1702__setTX_2:
;__c2_cec1702_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value) 	{ GPIO_OUTPUT_100_107.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0434	0x4A02    LDR	R2, [PC, #8]
0xB0436	0x7811    LDRB	R1, [R2, #0]
0xB0438	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB043C	0x7011    STRB	R1, [R2, #0]
L_end__setTX_2:
0xB043E	0x4770    BX	LR
0xB0440	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setTX_2
clicker_2_CEC1702__setSCL_2:
;__c2_cec1702_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value) 	{ GPIO_OUTPUT_010_017.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0424	0x4A02    LDR	R2, [PC, #8]
0xB0426	0x7811    LDRB	R1, [R2, #0]
0xB0428	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB042C	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_2:
0xB042E	0x4770    BX	LR
0xB0430	0x13814008  	GPIO_OUTPUT_010_017+0
; end of clicker_2_CEC1702__setSCL_2
clicker_2_CEC1702__setSDA_2:
;__c2_cec1702_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value) 	{ GPIO_OUTPUT_000_007.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0414	0x4A02    LDR	R2, [PC, #8]
0xB0416	0x7811    LDRB	R1, [R2, #0]
0xB0418	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB041C	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_2:
0xB041E	0x4770    BX	LR
0xB0420	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setSDA_2
_I2C1_Start:
;__Lib_I2C_1702.c, 216 :: 		
0xB0970	0xB081    SUB	SP, SP, #4
0xB0972	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_1702.c, 217 :: 		
0xB0976	0x4804    LDR	R0, [PC, #16]
0xB0978	0x6800    LDR	R0, [R0, #0]
0xB097A	0xF7FFFE7F  BL	__Lib_I2C_1702_I2Cx_Start+0
;__Lib_I2C_1702.c, 218 :: 		
0xB097E	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 219 :: 		
L_end_I2C1_Start:
0xB0980	0xF8DDE000  LDR	LR, [SP, #0]
0xB0984	0xB001    ADD	SP, SP, #4
0xB0986	0x4770    BX	LR
0xB0988	0x001C2000  	__Lib_I2C_1702__I2C_BASEADDR1+0
; end of _I2C1_Start
_I2C2_Start:
;__Lib_I2C_1702.c, 220 :: 		
0xB0954	0xB081    SUB	SP, SP, #4
0xB0956	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_1702.c, 221 :: 		
0xB095A	0x4804    LDR	R0, [PC, #16]
0xB095C	0x6800    LDR	R0, [R0, #0]
0xB095E	0xF7FFFE8D  BL	__Lib_I2C_1702_I2Cx_Start+0
;__Lib_I2C_1702.c, 222 :: 		
0xB0962	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 223 :: 		
L_end_I2C2_Start:
0xB0964	0xF8DDE000  LDR	LR, [SP, #0]
0xB0968	0xB001    ADD	SP, SP, #4
0xB096A	0x4770    BX	LR
0xB096C	0x00242000  	__Lib_I2C_1702__I2C_BASEADDR2+0
; end of _I2C2_Start
_I2C3_Start:
;__Lib_I2C_1702.c, 224 :: 		
0xB09B8	0xB081    SUB	SP, SP, #4
0xB09BA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_1702.c, 225 :: 		
0xB09BE	0x4804    LDR	R0, [PC, #16]
0xB09C0	0x6800    LDR	R0, [R0, #0]
0xB09C2	0xF7FFFE5B  BL	__Lib_I2C_1702_I2Cx_Start+0
;__Lib_I2C_1702.c, 226 :: 		
0xB09C6	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 227 :: 		
L_end_I2C3_Start:
0xB09C8	0xF8DDE000  LDR	LR, [SP, #0]
0xB09CC	0xB001    ADD	SP, SP, #4
0xB09CE	0x4770    BX	LR
0xB09D0	0x00202000  	__Lib_I2C_1702__I2C_BASEADDR3+0
; end of _I2C3_Start
_UART0_Read:
;__Lib_UART_01.c, 169 :: 		
0xB098C	0xB081    SUB	SP, SP, #4
0xB098E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_01.c, 170 :: 		
0xB0992	0xF000FA3F  BL	__Lib_UART_01_RST_DLAB0+0
;__Lib_UART_01.c, 171 :: 		
L_UART0_Read18:
0xB0996	0x4806    LDR	R0, [PC, #24]
0xB0998	0x7800    LDRB	R0, [R0, #0]
0xB099A	0xF0000001  AND	R0, R0, #1
0xB099E	0xB2C0    UXTB	R0, R0
0xB09A0	0xB900    CBNZ	R0, L_UART0_Read19
0xB09A2	0xE7F8    B	L_UART0_Read18
L_UART0_Read19:
;__Lib_UART_01.c, 172 :: 		
0xB09A4	0x4803    LDR	R0, [PC, #12]
0xB09A6	0x7800    LDRB	R0, [R0, #0]
;__Lib_UART_01.c, 173 :: 		
L_end_UART0_Read:
0xB09A8	0xF8DDE000  LDR	LR, [SP, #0]
0xB09AC	0xB001    ADD	SP, SP, #4
0xB09AE	0x4770    BX	LR
0xB09B0	0x2405400F  	UART0_INST_LINE_STS+0
0xB09B4	0x2400400F  	UART0_INST_RX_DATA+0
; end of _UART0_Read
_UART0_Data_Ready:
;__Lib_UART_01.c, 145 :: 		
0xB08F0	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 146 :: 		
0xB08F2	0x4805    LDR	R0, [PC, #20]
0xB08F4	0x7800    LDRB	R0, [R0, #0]
0xB08F6	0xF0000001  AND	R0, R0, #1
0xB08FA	0xB2C0    UXTB	R0, R0
0xB08FC	0xB108    CBZ	R0, L_UART0_Data_Ready14
;__Lib_UART_01.c, 147 :: 		
0xB08FE	0x2001    MOVS	R0, #1
0xB0900	0xE000    B	L_end_UART0_Data_Ready
L_UART0_Data_Ready14:
;__Lib_UART_01.c, 149 :: 		
0xB0902	0x2000    MOVS	R0, #0
;__Lib_UART_01.c, 150 :: 		
L_end_UART0_Data_Ready:
0xB0904	0xB001    ADD	SP, SP, #4
0xB0906	0x4770    BX	LR
0xB0908	0x2405400F  	UART0_INST_LINE_STS+0
; end of _UART0_Data_Ready
_UART0_Tx_Idle:
;__Lib_UART_01.c, 157 :: 		
0xB08D4	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 158 :: 		
0xB08D6	0x4805    LDR	R0, [PC, #20]
0xB08D8	0x7800    LDRB	R0, [R0, #0]
0xB08DA	0xF0000040  AND	R0, R0, #64
0xB08DE	0xB2C0    UXTB	R0, R0
0xB08E0	0xB108    CBZ	R0, L_UART0_Tx_Idle16
;__Lib_UART_01.c, 159 :: 		
0xB08E2	0x2001    MOVS	R0, #1
0xB08E4	0xE000    B	L_end_UART0_Tx_Idle
L_UART0_Tx_Idle16:
;__Lib_UART_01.c, 161 :: 		
0xB08E6	0x2000    MOVS	R0, #0
;__Lib_UART_01.c, 162 :: 		
L_end_UART0_Tx_Idle:
0xB08E8	0xB001    ADD	SP, SP, #4
0xB08EA	0x4770    BX	LR
0xB08EC	0x2405400F  	UART0_INST_LINE_STS+0
; end of _UART0_Tx_Idle
_UART1_Read:
;__Lib_UART_01.c, 376 :: 		
0xB0928	0xB081    SUB	SP, SP, #4
0xB092A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_01.c, 377 :: 		
0xB092E	0xF7FFFCBD  BL	__Lib_UART_01_RST_DLAB1+0
;__Lib_UART_01.c, 378 :: 		
L_UART1_Read55:
0xB0932	0x4806    LDR	R0, [PC, #24]
0xB0934	0x7800    LDRB	R0, [R0, #0]
0xB0936	0xF0000001  AND	R0, R0, #1
0xB093A	0xB2C0    UXTB	R0, R0
0xB093C	0xB900    CBNZ	R0, L_UART1_Read56
0xB093E	0xE7F8    B	L_UART1_Read55
L_UART1_Read56:
;__Lib_UART_01.c, 379 :: 		
0xB0940	0x4803    LDR	R0, [PC, #12]
0xB0942	0x7800    LDRB	R0, [R0, #0]
;__Lib_UART_01.c, 380 :: 		
L_end_UART1_Read:
0xB0944	0xF8DDE000  LDR	LR, [SP, #0]
0xB0948	0xB001    ADD	SP, SP, #4
0xB094A	0x4770    BX	LR
0xB094C	0x2805400F  	UART1_INST_LINE_STS+0
0xB0950	0x2800400F  	UART1_INST_RX_DATA+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_01.c, 352 :: 		
0xB090C	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 353 :: 		
0xB090E	0x4805    LDR	R0, [PC, #20]
0xB0910	0x7800    LDRB	R0, [R0, #0]
0xB0912	0xF0000001  AND	R0, R0, #1
0xB0916	0xB2C0    UXTB	R0, R0
0xB0918	0xB108    CBZ	R0, L_UART1_Data_Ready51
;__Lib_UART_01.c, 354 :: 		
0xB091A	0x2001    MOVS	R0, #1
0xB091C	0xE000    B	L_end_UART1_Data_Ready
L_UART1_Data_Ready51:
;__Lib_UART_01.c, 356 :: 		
0xB091E	0x2000    MOVS	R0, #0
;__Lib_UART_01.c, 357 :: 		
L_end_UART1_Data_Ready:
0xB0920	0xB001    ADD	SP, SP, #4
0xB0922	0x4770    BX	LR
0xB0924	0x2805400F  	UART1_INST_LINE_STS+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_01.c, 364 :: 		
0xB09D4	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 365 :: 		
0xB09D6	0x4805    LDR	R0, [PC, #20]
0xB09D8	0x7800    LDRB	R0, [R0, #0]
0xB09DA	0xF0000040  AND	R0, R0, #64
0xB09DE	0xB2C0    UXTB	R0, R0
0xB09E0	0xB108    CBZ	R0, L_UART1_Tx_Idle53
;__Lib_UART_01.c, 366 :: 		
0xB09E2	0x2001    MOVS	R0, #1
0xB09E4	0xE000    B	L_end_UART1_Tx_Idle
L_UART1_Tx_Idle53:
;__Lib_UART_01.c, 368 :: 		
0xB09E6	0x2000    MOVS	R0, #0
;__Lib_UART_01.c, 369 :: 		
L_end_UART1_Tx_Idle:
0xB09E8	0xB001    ADD	SP, SP, #4
0xB09EA	0x4770    BX	LR
0xB09EC	0x2805400F  	UART1_INST_LINE_STS+0
; end of _UART1_Tx_Idle
__irthermo3_driver_hal_i2cWrite:
;__hal_cec.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0xB0B50	0xB082    SUB	SP, SP, #8
0xB0B52	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_cec.c, 100 :: 		int res = 0;
0xB0B56	0xF2400400  MOVW	R4, #0
0xB0B5A	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_cec.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0xB0B5E	0x4C05    LDR	R4, [PC, #20]
0xB0B60	0x6824    LDR	R4, [R4, #0]
0xB0B62	0x47A0    BLX	R4
0xB0B64	0xF9BD4004  LDRSH	R4, [SP, #4]
0xB0B68	0x4304    ORRS	R4, R0
;__hal_cec.c, 103 :: 		return res;
0xB0B6A	0xB220    SXTH	R0, R4
;__hal_cec.c, 104 :: 		}
L_end_hal_i2cWrite:
0xB0B6C	0xF8DDE000  LDR	LR, [SP, #0]
0xB0B70	0xB002    ADD	SP, SP, #8
0xB0B72	0x4770    BX	LR
0xB0B74	0x005C2000  	__irthermo3_driver_fp_i2cWrite+0
; end of __irthermo3_driver_hal_i2cWrite
_I2C0_Write:
;__Lib_I2C_1702.c, 309 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0AA4	0xB081    SUB	SP, SP, #4
0xB0AA6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 310 :: 		
0xB0AAA	0x4C06    LDR	R4, [PC, #24]
0xB0AAC	0x6824    LDR	R4, [R4, #0]
0xB0AAE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0AB0	0x4613    MOV	R3, R2
0xB0AB2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0AB4	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0AB6	0xF7FFFE4B  BL	__Lib_I2C_1702_I2Cx_Write+0
0xB0ABA	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 311 :: 		
L_end_I2C0_Write:
0xB0ABC	0xF8DDE000  LDR	LR, [SP, #0]
0xB0AC0	0xB001    ADD	SP, SP, #4
0xB0AC2	0x4770    BX	LR
0xB0AC4	0x00282000  	__Lib_I2C_1702__I2C_BASEADDR0+0
; end of _I2C0_Write
__Lib_I2C_1702_I2Cx_Write:
;__Lib_I2C_1702.c, 229 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0750	0xB082    SUB	SP, SP, #8
0xB0752	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0xB0756	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_1702.c, 230 :: 		
; ctr start address is: 28 (R7)
0xB0758	0xF2400700  MOVW	R7, #0
;__Lib_I2C_1702.c, 231 :: 		
; timeout start address is: 20 (R5)
0xB075C	0xF04F0500  MOV	R5, #0
;__Lib_I2C_1702.c, 234 :: 		
0xB0760	0x4C4E    LDR	R4, [PC, #312]
0xB0762	0x6824    LDR	R4, [R4, #0]
0xB0764	0x42A1    CMP	R1, R4
0xB0766	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Write40
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 235 :: 		
0xB0768	0x4C4D    LDR	R4, [PC, #308]
; timeout start address is: 32 (R8)
0xB076A	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 236 :: 		
0xB076E	0x4C4D    LDR	R4, [PC, #308]
0xB0770	0x6825    LDR	R5, [R4, #0]
0xB0772	0x4C4D    LDR	R4, [PC, #308]
0xB0774	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 237 :: 		
0xB0776	0x4645    MOV	R5, R8
; timeout end address is: 32 (R8)
0xB0778	0xE028    B	L___Lib_I2C_1702_I2Cx_Write41
L___Lib_I2C_1702_I2Cx_Write40:
;__Lib_I2C_1702.c, 238 :: 		
; timeout start address is: 20 (R5)
0xB077A	0x4C4C    LDR	R4, [PC, #304]
0xB077C	0x6824    LDR	R4, [R4, #0]
0xB077E	0x42A1    CMP	R1, R4
0xB0780	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Write42
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 239 :: 		
0xB0782	0x4C4B    LDR	R4, [PC, #300]
; timeout start address is: 32 (R8)
0xB0784	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 240 :: 		
0xB0788	0x4C4A    LDR	R4, [PC, #296]
0xB078A	0x6825    LDR	R5, [R4, #0]
0xB078C	0x4C46    LDR	R4, [PC, #280]
0xB078E	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 241 :: 		
0xB0790	0x4645    MOV	R5, R8
; timeout end address is: 32 (R8)
0xB0792	0xE01B    B	L___Lib_I2C_1702_I2Cx_Write43
L___Lib_I2C_1702_I2Cx_Write42:
;__Lib_I2C_1702.c, 242 :: 		
; timeout start address is: 20 (R5)
0xB0794	0x4C48    LDR	R4, [PC, #288]
0xB0796	0x6824    LDR	R4, [R4, #0]
0xB0798	0x42A1    CMP	R1, R4
0xB079A	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Write44
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 243 :: 		
0xB079C	0x4C47    LDR	R4, [PC, #284]
; timeout start address is: 32 (R8)
0xB079E	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 244 :: 		
0xB07A2	0x4C47    LDR	R4, [PC, #284]
0xB07A4	0x6825    LDR	R5, [R4, #0]
0xB07A6	0x4C40    LDR	R4, [PC, #256]
0xB07A8	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 245 :: 		
0xB07AA	0x4644    MOV	R4, R8
; timeout end address is: 32 (R8)
0xB07AC	0xE00D    B	L___Lib_I2C_1702_I2Cx_Write45
L___Lib_I2C_1702_I2Cx_Write44:
;__Lib_I2C_1702.c, 246 :: 		
; timeout start address is: 20 (R5)
0xB07AE	0x4C45    LDR	R4, [PC, #276]
0xB07B0	0x6824    LDR	R4, [R4, #0]
0xB07B2	0x42A1    CMP	R1, R4
0xB07B4	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Write78
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 247 :: 		
0xB07B6	0x4C44    LDR	R4, [PC, #272]
; timeout start address is: 32 (R8)
0xB07B8	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 248 :: 		
0xB07BC	0x4C43    LDR	R4, [PC, #268]
0xB07BE	0x6825    LDR	R5, [R4, #0]
0xB07C0	0x4C39    LDR	R4, [PC, #228]
0xB07C2	0x6025    STR	R5, [R4, #0]
; timeout end address is: 32 (R8)
0xB07C4	0x4644    MOV	R4, R8
;__Lib_I2C_1702.c, 249 :: 		
0xB07C6	0xE000    B	L___Lib_I2C_1702_I2Cx_Write46
L___Lib_I2C_1702_I2Cx_Write78:
;__Lib_I2C_1702.c, 246 :: 		
0xB07C8	0x462C    MOV	R4, R5
;__Lib_I2C_1702.c, 249 :: 		
L___Lib_I2C_1702_I2Cx_Write46:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_1702_I2Cx_Write45:
; timeout start address is: 16 (R4)
0xB07CA	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
L___Lib_I2C_1702_I2Cx_Write43:
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
L___Lib_I2C_1702_I2Cx_Write41:
;__Lib_I2C_1702.c, 251 :: 		
; timeout start address is: 20 (R5)
0xB07CC	0x4C40    LDR	R4, [PC, #256]
0xB07CE	0x6025    STR	R5, [R4, #0]
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 253 :: 		
0xB07D0	0xF2010508  ADDW	R5, R1, #8
0xB07D4	0x0044    LSLS	R4, R0, #1
; slave_address end address is: 0 (R0)
0xB07D6	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_1702.c, 254 :: 		
0xB07D8	0x24C5    MOVS	R4, #197
0xB07DA	0x700C    STRB	R4, [R1, #0]
; count end address is: 12 (R3)
; ctr end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0xB07DC	0xB2B8    UXTH	R0, R7
0xB07DE	0x460F    MOV	R7, R1
0xB07E0	0x461D    MOV	R5, R3
;__Lib_I2C_1702.c, 255 :: 		
L___Lib_I2C_1702_I2Cx_Write47:
; ctr start address is: 0 (R0)
; END_mode start address is: 24 (R6)
; count start address is: 20 (R5)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 28 (R7)
0xB07E2	0x42A8    CMP	R0, R5
0xB07E4	0xD231    BCS	L___Lib_I2C_1702_I2Cx_Write80
;__Lib_I2C_1702.c, 256 :: 		
0xB07E6	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 32 (R8)
0xB07E8	0xF8D48000  LDR	R8, [R4, #0]
; END_mode end address is: 24 (R6)
; count end address is: 20 (R5)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 28 (R7)
; timeout end address is: 32 (R8)
; ctr end address is: 0 (R0)
0xB07EC	0x4633    MOV	R3, R6
0xB07EE	0x4639    MOV	R1, R7
0xB07F0	0x4617    MOV	R7, R2
0xB07F2	0x462A    MOV	R2, R5
;__Lib_I2C_1702.c, 257 :: 		
L___Lib_I2C_1702_I2Cx_Write49:
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 28 (R7)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; ctr start address is: 0 (R0)
0xB07F4	0x780C    LDRB	R4, [R1, #0]
0xB07F6	0xF0040480  AND	R4, R4, #128
0xB07FA	0xB2E4    UXTB	R4, R4
0xB07FC	0xB17C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Write50
;__Lib_I2C_1702.c, 258 :: 		
0xB07FE	0x4C34    LDR	R4, [PC, #208]
0xB0800	0x6824    LDR	R4, [R4, #0]
0xB0802	0xB15C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Write79
;__Lib_I2C_1702.c, 259 :: 		
0xB0804	0xF1B80F00  CMP	R8, #0
0xB0808	0xD104    BNE	L___Lib_I2C_1702_I2Cx_Write52
; I2C_BASE end address is: 4 (R1)
; buf end address is: 28 (R7)
; count end address is: 8 (R2)
; timeout end address is: 32 (R8)
; ctr end address is: 0 (R0)
; END_mode end address is: 12 (R3)
;__Lib_I2C_1702.c, 260 :: 		
0xB080A	0x2004    MOVS	R0, #4
0xB080C	0x4C26    LDR	R4, [PC, #152]
0xB080E	0x6824    LDR	R4, [R4, #0]
0xB0810	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 261 :: 		
0xB0812	0xE03F    B	L_end_I2Cx_Write
;__Lib_I2C_1702.c, 262 :: 		
L___Lib_I2C_1702_I2Cx_Write52:
;__Lib_I2C_1702.c, 263 :: 		
; END_mode start address is: 12 (R3)
; ctr start address is: 0 (R0)
; timeout start address is: 32 (R8)
; count start address is: 8 (R2)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
0xB0814	0xF1A80501  SUB	R5, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0xB0818	0x46A8    MOV	R8, R5
;__Lib_I2C_1702.c, 264 :: 		
0xB081A	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Write51
L___Lib_I2C_1702_I2Cx_Write79:
;__Lib_I2C_1702.c, 258 :: 		
;__Lib_I2C_1702.c, 264 :: 		
L___Lib_I2C_1702_I2Cx_Write51:
;__Lib_I2C_1702.c, 265 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0xB081C	0xE7EA    B	L___Lib_I2C_1702_I2Cx_Write49
L___Lib_I2C_1702_I2Cx_Write50:
;__Lib_I2C_1702.c, 267 :: 		
0xB081E	0x780C    LDRB	R4, [R1, #0]
0xB0820	0xF0040408  AND	R4, R4, #8
0xB0824	0xB2E4    UXTB	R4, R4
0xB0826	0xB93C    CBNZ	R4, L___Lib_I2C_1702_I2Cx_Write53
;__Lib_I2C_1702.c, 268 :: 		
0xB0828	0xF2010508  ADDW	R5, R1, #8
0xB082C	0x183C    ADDS	R4, R7, R0
0xB082E	0x7824    LDRB	R4, [R4, #0]
0xB0830	0x702C    STRB	R4, [R5, #0]
0xB0832	0x1C40    ADDS	R0, R0, #1
0xB0834	0xB280    UXTH	R0, R0
;__Lib_I2C_1702.c, 269 :: 		
0xB0836	0xE003    B	L___Lib_I2C_1702_I2Cx_Write54
; buf end address is: 28 (R7)
L___Lib_I2C_1702_I2Cx_Write53:
;__Lib_I2C_1702.c, 270 :: 		
0xB0838	0x9101    STR	R1, [SP, #4]
0xB083A	0x4611    MOV	R1, R2
0xB083C	0x9A01    LDR	R2, [SP, #4]
0xB083E	0xE007    B	L___Lib_I2C_1702_I2Cx_Write48
L___Lib_I2C_1702_I2Cx_Write54:
;__Lib_I2C_1702.c, 271 :: 		
; buf start address is: 28 (R7)
0xB0840	0x4615    MOV	R5, R2
; I2C_BASE end address is: 4 (R1)
; buf end address is: 28 (R7)
; count end address is: 8 (R2)
; ctr end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0842	0x463A    MOV	R2, R7
0xB0844	0x460F    MOV	R7, R1
0xB0846	0x461E    MOV	R6, R3
0xB0848	0xE7CB    B	L___Lib_I2C_1702_I2Cx_Write47
L___Lib_I2C_1702_I2Cx_Write80:
;__Lib_I2C_1702.c, 255 :: 		
0xB084A	0x463A    MOV	R2, R7
0xB084C	0x4629    MOV	R1, R5
0xB084E	0x4633    MOV	R3, R6
;__Lib_I2C_1702.c, 271 :: 		
L___Lib_I2C_1702_I2Cx_Write48:
;__Lib_I2C_1702.c, 272 :: 		
; I2C_BASE start address is: 8 (R2)
; count start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; ctr start address is: 0 (R0)
0xB0850	0x4C1F    LDR	R4, [PC, #124]
; timeout start address is: 20 (R5)
0xB0852	0x6825    LDR	R5, [R4, #0]
; ctr end address is: 0 (R0)
; END_mode end address is: 12 (R3)
; count end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 273 :: 		
L___Lib_I2C_1702_I2Cx_Write55:
; timeout start address is: 20 (R5)
; ctr start address is: 0 (R0)
; END_mode start address is: 12 (R3)
; count start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0xB0854	0x7814    LDRB	R4, [R2, #0]
0xB0856	0xF0040480  AND	R4, R4, #128
0xB085A	0xB2E4    UXTB	R4, R4
0xB085C	0xB15C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Write56
;__Lib_I2C_1702.c, 274 :: 		
0xB085E	0x4C1C    LDR	R4, [PC, #112]
0xB0860	0x6824    LDR	R4, [R4, #0]
0xB0862	0xB13C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Write81
;__Lib_I2C_1702.c, 275 :: 		
0xB0864	0xB925    CBNZ	R5, L___Lib_I2C_1702_I2Cx_Write58
; ctr end address is: 0 (R0)
; END_mode end address is: 12 (R3)
; count end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 276 :: 		
0xB0866	0x2004    MOVS	R0, #4
0xB0868	0x4C0F    LDR	R4, [PC, #60]
0xB086A	0x6824    LDR	R4, [R4, #0]
0xB086C	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 277 :: 		
0xB086E	0xE011    B	L_end_I2Cx_Write
;__Lib_I2C_1702.c, 278 :: 		
L___Lib_I2C_1702_I2Cx_Write58:
;__Lib_I2C_1702.c, 279 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 8 (R2)
; count start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; ctr start address is: 0 (R0)
0xB0870	0x1E6D    SUBS	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 280 :: 		
0xB0872	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Write57
L___Lib_I2C_1702_I2Cx_Write81:
;__Lib_I2C_1702.c, 274 :: 		
;__Lib_I2C_1702.c, 280 :: 		
L___Lib_I2C_1702_I2Cx_Write57:
;__Lib_I2C_1702.c, 281 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0xB0874	0xE7EE    B	L___Lib_I2C_1702_I2Cx_Write55
L___Lib_I2C_1702_I2Cx_Write56:
;__Lib_I2C_1702.c, 283 :: 		
0xB0876	0xB133    CBZ	R3, L___Lib_I2C_1702_I2Cx_Write59
; END_mode end address is: 12 (R3)
;__Lib_I2C_1702.c, 284 :: 		
0xB0878	0x24C3    MOVS	R4, #195
0xB087A	0x7014    STRB	R4, [R2, #0]
;__Lib_I2C_1702.c, 285 :: 		
0xB087C	0xF2020508  ADDW	R5, R2, #8
; I2C_BASE end address is: 8 (R2)
0xB0880	0x2400    MOVS	R4, #0
0xB0882	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_1702.c, 286 :: 		
0xB0884	0xE001    B	L___Lib_I2C_1702_I2Cx_Write60
L___Lib_I2C_1702_I2Cx_Write59:
;__Lib_I2C_1702.c, 288 :: 		
; I2C_BASE start address is: 8 (R2)
0xB0886	0x2445    MOVS	R4, #69
0xB0888	0x7014    STRB	R4, [R2, #0]
; I2C_BASE end address is: 8 (R2)
L___Lib_I2C_1702_I2Cx_Write60:
;__Lib_I2C_1702.c, 290 :: 		
0xB088A	0x4288    CMP	R0, R1
0xB088C	0xD201    BCS	L___Lib_I2C_1702_I2Cx_Write61
; ctr end address is: 0 (R0)
; count end address is: 4 (R1)
;__Lib_I2C_1702.c, 291 :: 		
0xB088E	0x2001    MOVS	R0, #1
0xB0890	0xE000    B	L_end_I2Cx_Write
L___Lib_I2C_1702_I2Cx_Write61:
;__Lib_I2C_1702.c, 293 :: 		
0xB0892	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 294 :: 		
L_end_I2Cx_Write:
0xB0894	0xF8DDE000  LDR	LR, [SP, #0]
0xB0898	0xB002    ADD	SP, SP, #8
0xB089A	0x4770    BX	LR
0xB089C	0x00282000  	__Lib_I2C_1702__I2C_BASEADDR0+0
0xB08A0	0x002C2000  	__Lib_I2C_1702__I2C0_TIMEOUT+0
0xB08A4	0x00882000  	_I2C0_Timeout_Ptr+0
0xB08A8	0x00842000  	_I2Cx_Timeout_Ptr+0
0xB08AC	0x001C2000  	__Lib_I2C_1702__I2C_BASEADDR1+0
0xB08B0	0x00302000  	__Lib_I2C_1702__I2C1_TIMEOUT+0
0xB08B4	0x008C2000  	_I2C1_Timeout_Ptr+0
0xB08B8	0x00242000  	__Lib_I2C_1702__I2C_BASEADDR2+0
0xB08BC	0x00342000  	__Lib_I2C_1702__I2C2_TIMEOUT+0
0xB08C0	0x00902000  	_I2C2_Timeout_Ptr+0
0xB08C4	0x00202000  	__Lib_I2C_1702__I2C_BASEADDR3+0
0xB08C8	0x00382000  	__Lib_I2C_1702__I2C3_TIMEOUT+0
0xB08CC	0x00942000  	_I2C3_Timeout_Ptr+0
0xB08D0	0x003C2000  	__Lib_I2C_1702__I2Cx_TIMEOUT+0
; end of __Lib_I2C_1702_I2Cx_Write
_I2C1_Write:
;__Lib_I2C_1702.c, 312 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0AEC	0xB081    SUB	SP, SP, #4
0xB0AEE	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 313 :: 		
0xB0AF2	0x4C06    LDR	R4, [PC, #24]
0xB0AF4	0x6824    LDR	R4, [R4, #0]
0xB0AF6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0AF8	0x4613    MOV	R3, R2
0xB0AFA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0AFC	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0AFE	0xF7FFFE27  BL	__Lib_I2C_1702_I2Cx_Write+0
0xB0B02	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 314 :: 		
L_end_I2C1_Write:
0xB0B04	0xF8DDE000  LDR	LR, [SP, #0]
0xB0B08	0xB001    ADD	SP, SP, #4
0xB0B0A	0x4770    BX	LR
0xB0B0C	0x001C2000  	__Lib_I2C_1702__I2C_BASEADDR1+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_1702.c, 315 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0AC8	0xB081    SUB	SP, SP, #4
0xB0ACA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 316 :: 		
0xB0ACE	0x4C06    LDR	R4, [PC, #24]
0xB0AD0	0x6824    LDR	R4, [R4, #0]
0xB0AD2	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0AD4	0x4613    MOV	R3, R2
0xB0AD6	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0AD8	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0ADA	0xF7FFFE39  BL	__Lib_I2C_1702_I2Cx_Write+0
0xB0ADE	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 317 :: 		
L_end_I2C2_Write:
0xB0AE0	0xF8DDE000  LDR	LR, [SP, #0]
0xB0AE4	0xB001    ADD	SP, SP, #4
0xB0AE6	0x4770    BX	LR
0xB0AE8	0x00242000  	__Lib_I2C_1702__I2C_BASEADDR2+0
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_1702.c, 318 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0A14	0xB081    SUB	SP, SP, #4
0xB0A16	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 319 :: 		
0xB0A1A	0x4C06    LDR	R4, [PC, #24]
0xB0A1C	0x6824    LDR	R4, [R4, #0]
0xB0A1E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0A20	0x4613    MOV	R3, R2
0xB0A22	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0A24	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0A26	0xF7FFFE93  BL	__Lib_I2C_1702_I2Cx_Write+0
0xB0A2A	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 320 :: 		
L_end_I2C3_Write:
0xB0A2C	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A30	0xB001    ADD	SP, SP, #4
0xB0A32	0x4770    BX	LR
0xB0A34	0x00202000  	__Lib_I2C_1702__I2C_BASEADDR3+0
; end of _I2C3_Write
__irthermo3_driver_hal_i2cRead:
;__hal_cec.c, 106 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0xB0B2C	0xB082    SUB	SP, SP, #8
0xB0B2E	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_cec.c, 108 :: 		int res = 0;
0xB0B32	0xF2400400  MOVW	R4, #0
0xB0B36	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_cec.c, 110 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0xB0B3A	0x4C04    LDR	R4, [PC, #16]
0xB0B3C	0x6824    LDR	R4, [R4, #0]
0xB0B3E	0x47A0    BLX	R4
;__hal_cec.c, 111 :: 		return res;
0xB0B40	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_cec.c, 112 :: 		}
L_end_hal_i2cRead:
0xB0B44	0xF8DDE000  LDR	LR, [SP, #0]
0xB0B48	0xB002    ADD	SP, SP, #8
0xB0B4A	0x4770    BX	LR
0xB0B4C	0x00442000  	__irthermo3_driver_fp_i2cRead+0
; end of __irthermo3_driver_hal_i2cRead
_I2C0_Read:
;__Lib_I2C_1702.c, 296 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB09F0	0xB081    SUB	SP, SP, #4
0xB09F2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 297 :: 		
0xB09F6	0x4C06    LDR	R4, [PC, #24]
0xB09F8	0x6824    LDR	R4, [R4, #0]
0xB09FA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB09FC	0x4613    MOV	R3, R2
0xB09FE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0A00	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0A02	0xF7FFFD57  BL	__Lib_I2C_1702_I2Cx_Read+0
0xB0A06	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 298 :: 		
L_end_I2C0_Read:
0xB0A08	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A0C	0xB001    ADD	SP, SP, #4
0xB0A0E	0x4770    BX	LR
0xB0A10	0x00282000  	__Lib_I2C_1702__I2C_BASEADDR0+0
; end of _I2C0_Read
__Lib_I2C_1702_I2Cx_Read:
;__Lib_I2C_1702.c, 96 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB04B4	0xB082    SUB	SP, SP, #8
0xB04B6	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 16 (R4)
0xB04BA	0x9C02    LDR	R4, [SP, #8]
; END_mode end address is: 16 (R4)
;__Lib_I2C_1702.c, 98 :: 		
; ctr start address is: 24 (R6)
0xB04BC	0xF2400600  MOVW	R6, #0
;__Lib_I2C_1702.c, 99 :: 		
; first start address is: 28 (R7)
0xB04C0	0x2701    MOVS	R7, #1
;__Lib_I2C_1702.c, 100 :: 		
; timeout start address is: 20 (R5)
0xB04C2	0xF04F0500  MOV	R5, #0
;__Lib_I2C_1702.c, 103 :: 		
0xB04C6	0x4C5F    LDR	R4, [PC, #380]
0xB04C8	0x6824    LDR	R4, [R4, #0]
0xB04CA	0x42A1    CMP	R1, R4
0xB04CC	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Read0
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 104 :: 		
0xB04CE	0x4C5E    LDR	R4, [PC, #376]
; timeout start address is: 32 (R8)
0xB04D0	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 105 :: 		
0xB04D4	0x4C5D    LDR	R4, [PC, #372]
0xB04D6	0x6825    LDR	R5, [R4, #0]
0xB04D8	0x4C5D    LDR	R4, [PC, #372]
0xB04DA	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 106 :: 		
0xB04DC	0x4645    MOV	R5, R8
; timeout end address is: 32 (R8)
0xB04DE	0xE028    B	L___Lib_I2C_1702_I2Cx_Read1
L___Lib_I2C_1702_I2Cx_Read0:
;__Lib_I2C_1702.c, 107 :: 		
; timeout start address is: 20 (R5)
0xB04E0	0x4C5C    LDR	R4, [PC, #368]
0xB04E2	0x6824    LDR	R4, [R4, #0]
0xB04E4	0x42A1    CMP	R1, R4
0xB04E6	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Read2
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 108 :: 		
0xB04E8	0x4C5B    LDR	R4, [PC, #364]
; timeout start address is: 32 (R8)
0xB04EA	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 109 :: 		
0xB04EE	0x4C5B    LDR	R4, [PC, #364]
0xB04F0	0x6825    LDR	R5, [R4, #0]
0xB04F2	0x4C57    LDR	R4, [PC, #348]
0xB04F4	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 110 :: 		
0xB04F6	0x4645    MOV	R5, R8
; timeout end address is: 32 (R8)
0xB04F8	0xE01B    B	L___Lib_I2C_1702_I2Cx_Read3
L___Lib_I2C_1702_I2Cx_Read2:
;__Lib_I2C_1702.c, 111 :: 		
; timeout start address is: 20 (R5)
0xB04FA	0x4C59    LDR	R4, [PC, #356]
0xB04FC	0x6824    LDR	R4, [R4, #0]
0xB04FE	0x42A1    CMP	R1, R4
0xB0500	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Read4
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 112 :: 		
0xB0502	0x4C58    LDR	R4, [PC, #352]
; timeout start address is: 32 (R8)
0xB0504	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 113 :: 		
0xB0508	0x4C57    LDR	R4, [PC, #348]
0xB050A	0x6825    LDR	R5, [R4, #0]
0xB050C	0x4C50    LDR	R4, [PC, #320]
0xB050E	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 114 :: 		
0xB0510	0x4644    MOV	R4, R8
; timeout end address is: 32 (R8)
0xB0512	0xE00D    B	L___Lib_I2C_1702_I2Cx_Read5
L___Lib_I2C_1702_I2Cx_Read4:
;__Lib_I2C_1702.c, 115 :: 		
; timeout start address is: 20 (R5)
0xB0514	0x4C55    LDR	R4, [PC, #340]
0xB0516	0x6824    LDR	R4, [R4, #0]
0xB0518	0x42A1    CMP	R1, R4
0xB051A	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Read71
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 116 :: 		
0xB051C	0x4C54    LDR	R4, [PC, #336]
; timeout start address is: 32 (R8)
0xB051E	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 117 :: 		
0xB0522	0x4C54    LDR	R4, [PC, #336]
0xB0524	0x6825    LDR	R5, [R4, #0]
0xB0526	0x4C4A    LDR	R4, [PC, #296]
0xB0528	0x6025    STR	R5, [R4, #0]
; timeout end address is: 32 (R8)
0xB052A	0x4644    MOV	R4, R8
;__Lib_I2C_1702.c, 118 :: 		
0xB052C	0xE000    B	L___Lib_I2C_1702_I2Cx_Read6
L___Lib_I2C_1702_I2Cx_Read71:
;__Lib_I2C_1702.c, 115 :: 		
0xB052E	0x462C    MOV	R4, R5
;__Lib_I2C_1702.c, 118 :: 		
L___Lib_I2C_1702_I2Cx_Read6:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_1702_I2Cx_Read5:
; timeout start address is: 16 (R4)
0xB0530	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
L___Lib_I2C_1702_I2Cx_Read3:
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
L___Lib_I2C_1702_I2Cx_Read1:
;__Lib_I2C_1702.c, 120 :: 		
; timeout start address is: 20 (R5)
0xB0532	0x4C51    LDR	R4, [PC, #324]
0xB0534	0x6025    STR	R5, [R4, #0]
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 122 :: 		
0xB0536	0xF2010508  ADDW	R5, R1, #8
0xB053A	0x0044    LSLS	R4, R0, #1
0xB053C	0xB2A4    UXTH	R4, R4
; slave_address end address is: 0 (R0)
0xB053E	0xF0440401  ORR	R4, R4, #1
0xB0542	0x702C    STRB	R4, [R5, #0]
; I2C_BASE end address is: 4 (R1)
; count end address is: 12 (R3)
; first end address is: 28 (R7)
; buf end address is: 8 (R2)
; ctr end address is: 24 (R6)
0xB0544	0x4608    MOV	R0, R1
0xB0546	0xB2B5    UXTH	R5, R6
0xB0548	0x461E    MOV	R6, R3
0xB054A	0xB2FB    UXTB	R3, R7
;__Lib_I2C_1702.c, 123 :: 		
L___Lib_I2C_1702_I2Cx_Read7:
;__Lib_I2C_1702.c, 124 :: 		
; first start address is: 12 (R3)
; ctr start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB054C	0x4C4A    LDR	R4, [PC, #296]
; timeout start address is: 4 (R1)
0xB054E	0x6821    LDR	R1, [R4, #0]
; count end address is: 24 (R6)
; timeout end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; first end address is: 12 (R3)
; ctr end address is: 20 (R5)
0xB0550	0x9101    STR	R1, [SP, #4]
0xB0552	0x4631    MOV	R1, R6
0xB0554	0xB2AE    UXTH	R6, R5
0xB0556	0x9D01    LDR	R5, [SP, #4]
;__Lib_I2C_1702.c, 125 :: 		
L___Lib_I2C_1702_I2Cx_Read9:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; buf start address is: 8 (R2)
; count start address is: 4 (R1)
; ctr start address is: 24 (R6)
; first start address is: 12 (R3)
0xB0558	0x7804    LDRB	R4, [R0, #0]
0xB055A	0xF0040480  AND	R4, R4, #128
0xB055E	0xB2E4    UXTB	R4, R4
0xB0560	0xB15C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Read10
;__Lib_I2C_1702.c, 126 :: 		
0xB0562	0x4C45    LDR	R4, [PC, #276]
0xB0564	0x6824    LDR	R4, [R4, #0]
0xB0566	0xB13C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Read72
;__Lib_I2C_1702.c, 127 :: 		
0xB0568	0xB925    CBNZ	R5, L___Lib_I2C_1702_I2Cx_Read12
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 4 (R1)
; ctr end address is: 24 (R6)
; timeout end address is: 20 (R5)
; first end address is: 12 (R3)
;__Lib_I2C_1702.c, 128 :: 		
0xB056A	0x2003    MOVS	R0, #3
0xB056C	0x4C38    LDR	R4, [PC, #224]
0xB056E	0x6824    LDR	R4, [R4, #0]
0xB0570	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 129 :: 		
0xB0572	0xE062    B	L_end_I2Cx_Read
;__Lib_I2C_1702.c, 130 :: 		
L___Lib_I2C_1702_I2Cx_Read12:
;__Lib_I2C_1702.c, 131 :: 		
; first start address is: 12 (R3)
; timeout start address is: 20 (R5)
; ctr start address is: 24 (R6)
; count start address is: 4 (R1)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB0574	0x1E6D    SUBS	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 132 :: 		
0xB0576	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Read11
L___Lib_I2C_1702_I2Cx_Read72:
;__Lib_I2C_1702.c, 126 :: 		
;__Lib_I2C_1702.c, 132 :: 		
L___Lib_I2C_1702_I2Cx_Read11:
;__Lib_I2C_1702.c, 133 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0xB0578	0xE7EE    B	L___Lib_I2C_1702_I2Cx_Read9
L___Lib_I2C_1702_I2Cx_Read10:
;__Lib_I2C_1702.c, 135 :: 		
0xB057A	0x7804    LDRB	R4, [R0, #0]
0xB057C	0xF0040408  AND	R4, R4, #8
0xB0580	0xB2E4    UXTB	R4, R4
0xB0582	0xB98C    CBNZ	R4, L___Lib_I2C_1702_I2Cx_Read70
0xB0584	0x1CB4    ADDS	R4, R6, #2
0xB0586	0xB2A4    UXTH	R4, R4
0xB0588	0x428C    CMP	R4, R1
0xB058A	0xD20D    BCS	L___Lib_I2C_1702_I2Cx_Read69
L___Lib_I2C_1702_I2Cx_Read68:
;__Lib_I2C_1702.c, 136 :: 		
0xB058C	0x1995    ADDS	R5, R2, R6
0xB058E	0xF2000408  ADDW	R4, R0, #8
0xB0592	0x7824    LDRB	R4, [R4, #0]
0xB0594	0x702C    STRB	R4, [R5, #0]
0xB0596	0x1C75    ADDS	R5, R6, #1
0xB0598	0xB2AD    UXTH	R5, R5
; ctr end address is: 24 (R6)
; ctr start address is: 20 (R5)
;__Lib_I2C_1702.c, 137 :: 		
0xB059A	0xB123    CBZ	R3, L___Lib_I2C_1702_I2Cx_Read73
; first end address is: 12 (R3)
; ctr end address is: 20 (R5)
;__Lib_I2C_1702.c, 138 :: 		
; first start address is: 16 (R4)
0xB059C	0x2400    MOVS	R4, #0
;__Lib_I2C_1702.c, 139 :: 		
; ctr start address is: 12 (R3)
0xB059E	0x2300    MOVS	R3, #0
; first end address is: 16 (R4)
; ctr end address is: 12 (R3)
0xB05A0	0xB29D    UXTH	R5, R3
0xB05A2	0xB2E3    UXTB	R3, R4
;__Lib_I2C_1702.c, 140 :: 		
0xB05A4	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Read16
L___Lib_I2C_1702_I2Cx_Read73:
;__Lib_I2C_1702.c, 137 :: 		
;__Lib_I2C_1702.c, 140 :: 		
L___Lib_I2C_1702_I2Cx_Read16:
;__Lib_I2C_1702.c, 141 :: 		
; ctr start address is: 20 (R5)
; first start address is: 12 (R3)
0xB05A6	0xE046    B	L___Lib_I2C_1702_I2Cx_Read17
; ctr end address is: 20 (R5)
;__Lib_I2C_1702.c, 135 :: 		
L___Lib_I2C_1702_I2Cx_Read70:
; ctr start address is: 24 (R6)
L___Lib_I2C_1702_I2Cx_Read69:
;__Lib_I2C_1702.c, 142 :: 		
0xB05A8	0x7804    LDRB	R4, [R0, #0]
0xB05AA	0xF0040408  AND	R4, R4, #8
0xB05AE	0xB2E4    UXTB	R4, R4
0xB05B0	0x2C00    CMP	R4, #0
0xB05B2	0xD138    BNE	L___Lib_I2C_1702_I2Cx_Read18
;__Lib_I2C_1702.c, 143 :: 		
0xB05B4	0x2902    CMP	R1, #2
0xB05B6	0xD002    BEQ	L___Lib_I2C_1702_I2Cx_Read19
;__Lib_I2C_1702.c, 144 :: 		
0xB05B8	0x2440    MOVS	R4, #64
0xB05BA	0x7004    STRB	R4, [R0, #0]
0xB05BC	0xE002    B	L___Lib_I2C_1702_I2Cx_Read20
L___Lib_I2C_1702_I2Cx_Read19:
;__Lib_I2C_1702.c, 145 :: 		
0xB05BE	0xB90B    CBNZ	R3, L___Lib_I2C_1702_I2Cx_Read21
;__Lib_I2C_1702.c, 146 :: 		
0xB05C0	0x2440    MOVS	R4, #64
0xB05C2	0x7004    STRB	R4, [R0, #0]
L___Lib_I2C_1702_I2Cx_Read21:
L___Lib_I2C_1702_I2Cx_Read20:
;__Lib_I2C_1702.c, 147 :: 		
0xB05C4	0x1995    ADDS	R5, R2, R6
0xB05C6	0xF2000408  ADDW	R4, R0, #8
0xB05CA	0x7824    LDRB	R4, [R4, #0]
0xB05CC	0x702C    STRB	R4, [R5, #0]
0xB05CE	0x1C74    ADDS	R4, R6, #1
; ctr end address is: 24 (R6)
; ctr start address is: 16 (R4)
;__Lib_I2C_1702.c, 148 :: 		
0xB05D0	0xB13B    CBZ	R3, L___Lib_I2C_1702_I2Cx_Read74
; ctr end address is: 16 (R4)
;__Lib_I2C_1702.c, 149 :: 		
0xB05D2	0x2300    MOVS	R3, #0
;__Lib_I2C_1702.c, 150 :: 		
; ctr start address is: 20 (R5)
0xB05D4	0x2500    MOVS	R5, #0
;__Lib_I2C_1702.c, 151 :: 		
0xB05D6	0x2902    CMP	R1, #2
0xB05D8	0xD101    BNE	L___Lib_I2C_1702_I2Cx_Read23
;__Lib_I2C_1702.c, 152 :: 		
; count end address is: 4 (R1)
; first end address is: 12 (R3)
0xB05DA	0x460E    MOV	R6, R1
0xB05DC	0xE7B6    B	L___Lib_I2C_1702_I2Cx_Read7
L___Lib_I2C_1702_I2Cx_Read23:
;__Lib_I2C_1702.c, 153 :: 		
0xB05DE	0xB2A9    UXTH	R1, R5
0xB05E0	0xE000    B	L___Lib_I2C_1702_I2Cx_Read22
; ctr end address is: 20 (R5)
L___Lib_I2C_1702_I2Cx_Read74:
;__Lib_I2C_1702.c, 148 :: 		
0xB05E2	0xB2A1    UXTH	R1, R4
;__Lib_I2C_1702.c, 153 :: 		
L___Lib_I2C_1702_I2Cx_Read22:
;__Lib_I2C_1702.c, 154 :: 		
; ctr start address is: 4 (R1)
0xB05E4	0x4C24    LDR	R4, [PC, #144]
; timeout start address is: 12 (R3)
0xB05E6	0x6823    LDR	R3, [R4, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; ctr end address is: 4 (R1)
; timeout end address is: 12 (R3)
0xB05E8	0xF8AD1004  STRH	R1, [SP, #4]
0xB05EC	0x4611    MOV	R1, R2
0xB05EE	0x4602    MOV	R2, R0
0xB05F0	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_I2C_1702.c, 155 :: 		
L___Lib_I2C_1702_I2Cx_Read24:
; timeout start address is: 12 (R3)
; ctr start address is: 0 (R0)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0xB05F4	0x7814    LDRB	R4, [R2, #0]
0xB05F6	0xF0040480  AND	R4, R4, #128
0xB05FA	0xB2E4    UXTB	R4, R4
0xB05FC	0xB15C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Read25
;__Lib_I2C_1702.c, 156 :: 		
0xB05FE	0x4C1E    LDR	R4, [PC, #120]
0xB0600	0x6824    LDR	R4, [R4, #0]
0xB0602	0xB13C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Read75
;__Lib_I2C_1702.c, 157 :: 		
0xB0604	0xB923    CBNZ	R3, L___Lib_I2C_1702_I2Cx_Read27
; ctr end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 12 (R3)
;__Lib_I2C_1702.c, 158 :: 		
0xB0606	0x2003    MOVS	R0, #3
0xB0608	0x4C11    LDR	R4, [PC, #68]
0xB060A	0x6824    LDR	R4, [R4, #0]
0xB060C	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 159 :: 		
0xB060E	0xE014    B	L_end_I2Cx_Read
;__Lib_I2C_1702.c, 160 :: 		
L___Lib_I2C_1702_I2Cx_Read27:
;__Lib_I2C_1702.c, 161 :: 		
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
; ctr start address is: 0 (R0)
0xB0610	0x1E5B    SUBS	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C_1702.c, 162 :: 		
0xB0612	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Read26
L___Lib_I2C_1702_I2Cx_Read75:
;__Lib_I2C_1702.c, 156 :: 		
;__Lib_I2C_1702.c, 162 :: 		
L___Lib_I2C_1702_I2Cx_Read26:
;__Lib_I2C_1702.c, 163 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0xB0614	0xE7EE    B	L___Lib_I2C_1702_I2Cx_Read24
L___Lib_I2C_1702_I2Cx_Read25:
;__Lib_I2C_1702.c, 165 :: 		
0xB0616	0x24C3    MOVS	R4, #195
0xB0618	0x7014    STRB	R4, [R2, #0]
;__Lib_I2C_1702.c, 166 :: 		
0xB061A	0x180D    ADDS	R5, R1, R0
; ctr end address is: 0 (R0)
; buf end address is: 4 (R1)
0xB061C	0xF2020408  ADDW	R4, R2, #8
; I2C_BASE end address is: 8 (R2)
0xB0620	0x7824    LDRB	R4, [R4, #0]
0xB0622	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_1702.c, 167 :: 		
0xB0624	0xE009    B	L___Lib_I2C_1702_I2Cx_Read8
;__Lib_I2C_1702.c, 168 :: 		
L___Lib_I2C_1702_I2Cx_Read18:
;__Lib_I2C_1702.c, 170 :: 		
; ctr start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB0626	0x24C3    MOVS	R4, #195
0xB0628	0x7004    STRB	R4, [R0, #0]
;__Lib_I2C_1702.c, 171 :: 		
0xB062A	0x1995    ADDS	R5, R2, R6
; buf end address is: 8 (R2)
; ctr end address is: 24 (R6)
0xB062C	0xF2000408  ADDW	R4, R0, #8
; I2C_BASE end address is: 0 (R0)
0xB0630	0x7824    LDRB	R4, [R4, #0]
0xB0632	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_1702.c, 172 :: 		
0xB0634	0xE001    B	L___Lib_I2C_1702_I2Cx_Read8
;__Lib_I2C_1702.c, 173 :: 		
L___Lib_I2C_1702_I2Cx_Read17:
;__Lib_I2C_1702.c, 174 :: 		
; ctr start address is: 20 (R5)
; first start address is: 12 (R3)
; count start address is: 4 (R1)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 4 (R1)
; first end address is: 12 (R3)
; ctr end address is: 20 (R5)
0xB0636	0x460E    MOV	R6, R1
0xB0638	0xE788    B	L___Lib_I2C_1702_I2Cx_Read7
L___Lib_I2C_1702_I2Cx_Read8:
;__Lib_I2C_1702.c, 176 :: 		
L_end_I2Cx_Read:
0xB063A	0xF8DDE000  LDR	LR, [SP, #0]
0xB063E	0xB002    ADD	SP, SP, #8
0xB0640	0x4770    BX	LR
0xB0642	0xBF00    NOP
0xB0644	0x00282000  	__Lib_I2C_1702__I2C_BASEADDR0+0
0xB0648	0x002C2000  	__Lib_I2C_1702__I2C0_TIMEOUT+0
0xB064C	0x00882000  	_I2C0_Timeout_Ptr+0
0xB0650	0x00842000  	_I2Cx_Timeout_Ptr+0
0xB0654	0x001C2000  	__Lib_I2C_1702__I2C_BASEADDR1+0
0xB0658	0x00302000  	__Lib_I2C_1702__I2C1_TIMEOUT+0
0xB065C	0x008C2000  	_I2C1_Timeout_Ptr+0
0xB0660	0x00242000  	__Lib_I2C_1702__I2C_BASEADDR2+0
0xB0664	0x00342000  	__Lib_I2C_1702__I2C2_TIMEOUT+0
0xB0668	0x00902000  	_I2C2_Timeout_Ptr+0
0xB066C	0x00202000  	__Lib_I2C_1702__I2C_BASEADDR3+0
0xB0670	0x00382000  	__Lib_I2C_1702__I2C3_TIMEOUT+0
0xB0674	0x00942000  	_I2C3_Timeout_Ptr+0
0xB0678	0x003C2000  	__Lib_I2C_1702__I2Cx_TIMEOUT+0
; end of __Lib_I2C_1702_I2Cx_Read
_I2C1_Read:
;__Lib_I2C_1702.c, 299 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0A38	0xB081    SUB	SP, SP, #4
0xB0A3A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 300 :: 		
0xB0A3E	0x4C06    LDR	R4, [PC, #24]
0xB0A40	0x6824    LDR	R4, [R4, #0]
0xB0A42	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0A44	0x4613    MOV	R3, R2
0xB0A46	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0A48	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0A4A	0xF7FFFD33  BL	__Lib_I2C_1702_I2Cx_Read+0
0xB0A4E	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 301 :: 		
L_end_I2C1_Read:
0xB0A50	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A54	0xB001    ADD	SP, SP, #4
0xB0A56	0x4770    BX	LR
0xB0A58	0x001C2000  	__Lib_I2C_1702__I2C_BASEADDR1+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_1702.c, 302 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0A5C	0xB081    SUB	SP, SP, #4
0xB0A5E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 303 :: 		
0xB0A62	0x4C06    LDR	R4, [PC, #24]
0xB0A64	0x6824    LDR	R4, [R4, #0]
0xB0A66	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0A68	0x4613    MOV	R3, R2
0xB0A6A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0A6C	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0A6E	0xF7FFFD21  BL	__Lib_I2C_1702_I2Cx_Read+0
0xB0A72	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 304 :: 		
L_end_I2C2_Read:
0xB0A74	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A78	0xB001    ADD	SP, SP, #4
0xB0A7A	0x4770    BX	LR
0xB0A7C	0x00242000  	__Lib_I2C_1702__I2C_BASEADDR2+0
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_1702.c, 305 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0A80	0xB081    SUB	SP, SP, #4
0xB0A82	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 306 :: 		
0xB0A86	0x4C06    LDR	R4, [PC, #24]
0xB0A88	0x6824    LDR	R4, [R4, #0]
0xB0A8A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0A8C	0x4613    MOV	R3, R2
0xB0A8E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0A90	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0A92	0xF7FFFD0F  BL	__Lib_I2C_1702_I2Cx_Read+0
0xB0A96	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 307 :: 		
L_end_I2C3_Read:
0xB0A98	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A9C	0xB001    ADD	SP, SP, #4
0xB0A9E	0x4770    BX	LR
0xB0AA0	0x00202000  	__Lib_I2C_1702__I2C_BASEADDR3+0
; end of _I2C3_Read
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0xB1170	0xF643677E  MOVW	R7, #15998
0xB1174	0xF2C00700  MOVT	R7, #0
0xB1178	0xBF00    NOP
0xB117A	0xBF00    NOP
L_Delay_1ms14:
0xB117C	0x1E7F    SUBS	R7, R7, #1
0xB117E	0xD1FD    BNE	L_Delay_1ms14
0xB1180	0xBF00    NOP
0xB1182	0xBF00    NOP
0xB1184	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0xB1186	0x4770    BX	LR
; end of _Delay_1ms
_irthermo3_setMode:
;__irthermo3_driver.c, 324 :: 		void irthermo3_setMode(uint8_t mode){
0xB191C	0xB082    SUB	SP, SP, #8
0xB191E	0xF8CDE000  STR	LR, [SP, #0]
0xB1922	0xF88D0004  STRB	R0, [SP, #4]
;__irthermo3_driver.c, 325 :: 		uint16_t reg  = readEEPROM16(REG_CONTROL);
0xB1926	0xF2430001  MOVW	R0, #12289
0xB192A	0xF7FFFA3F  BL	_readEEPROM16+0
;__irthermo3_driver.c, 326 :: 		reg &= ~(0x0003 << 1); //Clear the mode bits
0xB192E	0xF64F71F9  MOVW	R1, #65529
0xB1932	0xEA000201  AND	R2, R0, R1, LSL #0
0xB1936	0xB292    UXTH	R2, R2
;__irthermo3_driver.c, 327 :: 		reg |= (mode << 1);
0xB1938	0xF89D1004  LDRB	R1, [SP, #4]
0xB193C	0x0049    LSLS	R1, R1, #1
0xB193E	0xB289    UXTH	R1, R1
0xB1940	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 328 :: 		writeEEPROM16(REG_CONTROL, reg);
0xB1944	0xF2430001  MOVW	R0, #12289
0xB1948	0xF7FFFBDE  BL	_writeEEPROM16+0
;__irthermo3_driver.c, 329 :: 		}
L_end_irthermo3_setMode:
0xB194C	0xF8DDE000  LDR	LR, [SP, #0]
0xB1950	0xB002    ADD	SP, SP, #8
0xB1952	0x4770    BX	LR
; end of _irthermo3_setMode
_writeEEPROM16:
;__irthermo3_driver.c, 234 :: 		void writeEEPROM16(uint16_t adr, uint16_t wData){
; wData start address is: 4 (R1)
; adr start address is: 0 (R0)
0xB1108	0xB082    SUB	SP, SP, #8
0xB110A	0xF8CDE000  STR	LR, [SP, #0]
; wData end address is: 4 (R1)
; adr end address is: 0 (R0)
; adr start address is: 0 (R0)
; wData start address is: 4 (R1)
;__irthermo3_driver.c, 237 :: 		wrData[0] = (wData & 0xFF00) >> 8;
0xB110E	0xF10D0306  ADD	R3, SP, #6
0xB1112	0xF401427F  AND	R2, R1, #65280
0xB1116	0xB292    UXTH	R2, R2
0xB1118	0x0A12    LSRS	R2, R2, #8
0xB111A	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 238 :: 		wrData[1] = (wData & 0x00FF);
0xB111C	0x1C5B    ADDS	R3, R3, #1
0xB111E	0xF00102FF  AND	R2, R1, #255
; wData end address is: 4 (R1)
0xB1122	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 239 :: 		adress[0] = (adr & 0xFF00) >> 8;
0xB1124	0xAB01    ADD	R3, SP, #4
0xB1126	0xF400427F  AND	R2, R0, #65280
0xB112A	0xB292    UXTH	R2, R2
0xB112C	0x0A12    LSRS	R2, R2, #8
0xB112E	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 240 :: 		adress[1] = (adr & 0x00FF);
0xB1130	0x1C5B    ADDS	R3, R3, #1
0xB1132	0xF00002FF  AND	R2, R0, #255
; adr end address is: 0 (R0)
0xB1136	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 241 :: 		hal_i2cStart();
0xB1138	0xF7FFFD1E  BL	__irthermo3_driver_hal_i2cStart+0
;__irthermo3_driver.c, 242 :: 		hal_i2cWrite(_slaveAddress,adress,2,END_MODE_RESTART);
0xB113C	0xAB01    ADD	R3, SP, #4
0xB113E	0x4A0B    LDR	R2, [PC, #44]
0xB1140	0x7812    LDRB	R2, [R2, #0]
0xB1142	0x4619    MOV	R1, R3
0xB1144	0x2300    MOVS	R3, #0
0xB1146	0xB2D0    UXTB	R0, R2
0xB1148	0x2202    MOVS	R2, #2
0xB114A	0xF7FFFD01  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 243 :: 		hal_i2cWrite(_slaveAddress,wrData,2,END_MODE_STOP);
0xB114E	0xF10D0306  ADD	R3, SP, #6
0xB1152	0x4A06    LDR	R2, [PC, #24]
0xB1154	0x7812    LDRB	R2, [R2, #0]
0xB1156	0x4619    MOV	R1, R3
0xB1158	0x2301    MOVS	R3, #1
0xB115A	0xB2D0    UXTB	R0, R2
0xB115C	0x2202    MOVS	R2, #2
0xB115E	0xF7FFFCF7  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 244 :: 		}
L_end_writeEEPROM16:
0xB1162	0xF8DDE000  LDR	LR, [SP, #0]
0xB1166	0xB002    ADD	SP, SP, #8
0xB1168	0x4770    BX	LR
0xB116A	0xBF00    NOP
0xB116C	0x001A2000  	__irthermo3_driver__slaveAddress+0
; end of _writeEEPROM16
_readEEPROM32:
;__irthermo3_driver.c, 215 :: 		uint32_t readEEPROM32(uint16_t adr){
; adr start address is: 0 (R0)
0xB16E8	0xB083    SUB	SP, SP, #12
0xB16EA	0xF8CDE000  STR	LR, [SP, #0]
; adr end address is: 0 (R0)
; adr start address is: 0 (R0)
;__irthermo3_driver.c, 218 :: 		uint32_t retVal = 0;
;__irthermo3_driver.c, 219 :: 		adress[0] = (adr & 0xFF00) >> 8;
0xB16EE	0xAA01    ADD	R2, SP, #4
0xB16F0	0xF400417F  AND	R1, R0, #65280
0xB16F4	0xB289    UXTH	R1, R1
0xB16F6	0x0A09    LSRS	R1, R1, #8
0xB16F8	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 220 :: 		adress[1] = (adr & 0x00FF);
0xB16FA	0x1C52    ADDS	R2, R2, #1
0xB16FC	0xF00001FF  AND	R1, R0, #255
; adr end address is: 0 (R0)
0xB1700	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 221 :: 		hal_i2cStart();
0xB1702	0xF7FFFA39  BL	__irthermo3_driver_hal_i2cStart+0
;__irthermo3_driver.c, 222 :: 		hal_i2cWrite(_slaveAddress,adress,2,END_MODE_RESTART);
0xB1706	0xAA01    ADD	R2, SP, #4
0xB1708	0x4914    LDR	R1, [PC, #80]
0xB170A	0x7809    LDRB	R1, [R1, #0]
0xB170C	0x2300    MOVS	R3, #0
0xB170E	0xB2C8    UXTB	R0, R1
0xB1710	0x4611    MOV	R1, R2
0xB1712	0x2202    MOVS	R2, #2
0xB1714	0xF7FFFA1C  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 223 :: 		hal_i2cRead(_slaveAddress,tmp,4,END_MODE_STOP);
0xB1718	0xF10D0206  ADD	R2, SP, #6
0xB171C	0x490F    LDR	R1, [PC, #60]
0xB171E	0x7809    LDRB	R1, [R1, #0]
0xB1720	0x2301    MOVS	R3, #1
0xB1722	0xB2C8    UXTB	R0, R1
0xB1724	0x4611    MOV	R1, R2
0xB1726	0x2204    MOVS	R2, #4
0xB1728	0xF7FFFA00  BL	__irthermo3_driver_hal_i2cRead+0
;__irthermo3_driver.c, 224 :: 		retVal = tmp[2];   //lsw and msw are inverted
0xB172C	0xF10D0306  ADD	R3, SP, #6
0xB1730	0x1C99    ADDS	R1, R3, #2
0xB1732	0x7809    LDRB	R1, [R1, #0]
; retVal start address is: 0 (R0)
0xB1734	0xB2C8    UXTB	R0, R1
;__irthermo3_driver.c, 225 :: 		retVal <<= 8;
0xB1736	0x0202    LSLS	R2, R0, #8
; retVal end address is: 0 (R0)
;__irthermo3_driver.c, 226 :: 		retVal |= tmp[3];
0xB1738	0x1CD9    ADDS	R1, R3, #3
0xB173A	0x7809    LDRB	R1, [R1, #0]
0xB173C	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 227 :: 		retVal <<= 8;
0xB1740	0x020A    LSLS	R2, R1, #8
;__irthermo3_driver.c, 228 :: 		retVal |= tmp[0];
0xB1742	0x7819    LDRB	R1, [R3, #0]
0xB1744	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 229 :: 		retVal <<= 8;
0xB1748	0x020A    LSLS	R2, R1, #8
;__irthermo3_driver.c, 230 :: 		retVal |= tmp[1];
0xB174A	0x1C59    ADDS	R1, R3, #1
0xB174C	0x7809    LDRB	R1, [R1, #0]
0xB174E	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 231 :: 		return retVal;
0xB1752	0x4608    MOV	R0, R1
;__irthermo3_driver.c, 232 :: 		}
L_end_readEEPROM32:
0xB1754	0xF8DDE000  LDR	LR, [SP, #0]
0xB1758	0xB003    ADD	SP, SP, #12
0xB175A	0x4770    BX	LR
0xB175C	0x001A2000  	__irthermo3_driver__slaveAddress+0
; end of _readEEPROM32
_pow:
;__Lib_CMath.c, 397 :: 		
0xB1554	0xB082    SUB	SP, SP, #8
0xB1556	0xF8CDE000  STR	LR, [SP, #0]
; y start address is: 4 (S1)
; x start address is: 0 (S0)
0xB155A	0xEEF02A40  VMOV.F32	S5, S0
0xB155E	0xEEB02A60  VMOV.F32	S4, S1
; y end address is: 4 (S1)
; x end address is: 0 (S0)
; x start address is: 20 (S5)
; y start address is: 16 (S4)
;__Lib_CMath.c, 398 :: 		
; sign start address is: 0 (R0)
0xB1562	0x2000    MOVS	R0, #0
;__Lib_CMath.c, 402 :: 		
0xB1564	0xEEB52AC0  VCMPE.F32	S4, #0.0
0xB1568	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB156C	0xD102    BNE	L_pow60
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 403 :: 		
0xB156E	0xEEB70A00  VMOV.F32	S0, #1
0xB1572	0xE03E    B	L_end_pow
L_pow60:
;__Lib_CMath.c, 404 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0xB1574	0xEEF52AC0  VCMPE.F32	S5, #0.0
0xB1578	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB157C	0xD104    BNE	L_pow61
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 405 :: 		
0xB157E	0xF04F0200  MOV	R2, #0
0xB1582	0xEE002A10  VMOV	S0, R2
0xB1586	0xE034    B	L_end_pow
L_pow61:
;__Lib_CMath.c, 406 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0xB1588	0xEEF52AC0  VCMPE.F32	S5, #0.0
0xB158C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB1590	0xDA1B    BGE	L__pow80
; sign end address is: 0 (R0)
;__Lib_CMath.c, 407 :: 		
0xB1592	0xEEBD0A42  VCVT.S32.F32	S0, S4
0xB1596	0xEE102A10  VMOV	R2, S0
; yi start address is: 0 (R0)
0xB159A	0x4610    MOV	R0, R2
;__Lib_CMath.c, 408 :: 		
0xB159C	0xEE002A10  VMOV	S0, R2
0xB15A0	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xB15A4	0xEEB40AC2  VCMPE.F32	S0, S4
0xB15A8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB15AC	0xD004    BEQ	L_pow63
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; yi end address is: 0 (R0)
;__Lib_CMath.c, 409 :: 		
0xB15AE	0xF04F0200  MOV	R2, #0
0xB15B2	0xEE002A10  VMOV	S0, R2
0xB15B6	0xE01C    B	L_end_pow
L_pow63:
;__Lib_CMath.c, 410 :: 		
; yi start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0xB15B8	0xF0000201  AND	R2, R0, #1
; yi end address is: 0 (R0)
; sign start address is: 0 (R0)
0xB15BC	0xB2D0    UXTB	R0, R2
;__Lib_CMath.c, 411 :: 		
0xB15BE	0xEEF10A62  VNEG.F32	S1, S5
; x end address is: 20 (S5)
; x start address is: 4 (S1)
; sign end address is: 0 (R0)
; x end address is: 4 (S1)
0xB15C2	0xB2C5    UXTB	R5, R0
0xB15C4	0xEEB00A60  VMOV.F32	S0, S1
;__Lib_CMath.c, 412 :: 		
0xB15C8	0xE005    B	L_pow62
L__pow80:
;__Lib_CMath.c, 406 :: 		
0xB15CA	0xF88D0004  STRB	R0, [SP, #4]
0xB15CE	0xEEB00A62  VMOV.F32	S0, S5
0xB15D2	0xF89D5004  LDRB	R5, [SP, #4]
;__Lib_CMath.c, 412 :: 		
L_pow62:
;__Lib_CMath.c, 413 :: 		
; x start address is: 0 (S0)
; sign start address is: 20 (R5)
; x end address is: 0 (S0)
0xB15D6	0xF7FFFE5D  BL	_log+0
;__Lib_CMath.c, 414 :: 		
0xB15DA	0xEE200A02  VMUL.F32	S0, S0, S4
; y end address is: 16 (S4)
;__Lib_CMath.c, 415 :: 		
0xB15DE	0xF7FFFDD3  BL	_exp+0
; x start address is: 4 (S1)
0xB15E2	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 417 :: 		
0xB15E6	0xB115    CBZ	R5, L_pow64
; sign end address is: 20 (R5)
;__Lib_CMath.c, 418 :: 		
0xB15E8	0xEEB10A60  VNEG.F32	S0, S1
; x end address is: 4 (S1)
0xB15EC	0xE001    B	L_end_pow
L_pow64:
;__Lib_CMath.c, 419 :: 		
; x start address is: 4 (S1)
0xB15EE	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 420 :: 		
L_end_pow:
0xB15F2	0xF8DDE000  LDR	LR, [SP, #0]
0xB15F6	0xB002    ADD	SP, SP, #8
0xB15F8	0x4770    BX	LR
; end of _pow
_log:
;__Lib_CMath.c, 365 :: 		
0xB1294	0xB082    SUB	SP, SP, #8
0xB1296	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
; x end address is: 0 (S0)
; x start address is: 0 (S0)
;__Lib_CMath.c, 381 :: 		
0xB129A	0xEEB50AC0  VCMPE.F32	S0, #0.0
0xB129E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB12A2	0xDC04    BGT	L_log59
; x end address is: 0 (S0)
;__Lib_CMath.c, 382 :: 		
0xB12A4	0xF04F0100  MOV	R1, #0
0xB12A8	0xEE001A10  VMOV	S0, R1
0xB12AC	0xE023    B	L_end_log
L_log59:
;__Lib_CMath.c, 383 :: 		
; x start address is: 0 (S0)
0xB12AE	0xA901    ADD	R1, SP, #4
0xB12B0	0x4608    MOV	R0, R1
; x end address is: 0 (S0)
0xB12B2	0xF7FFFE63  BL	_frexp+0
0xB12B6	0xEEF00A00  VMOV.F32	S1, #2
0xB12BA	0xEE600A20  VMUL.F32	S1, S0, S1
0xB12BE	0xEEB70A00  VMOV.F32	S0, #1
0xB12C2	0xEE300AC0  VSUB.F32	S0, S1, S0
;__Lib_CMath.c, 384 :: 		
0xB12C6	0xF9BD1004  LDRSH	R1, [SP, #4]
0xB12CA	0x1E49    SUBS	R1, R1, #1
0xB12CC	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_CMath.c, 385 :: 		
0xB12D0	0xF2400108  MOVW	R1, #8
0xB12D4	0xB209    SXTH	R1, R1
0xB12D6	0x480A    LDR	R0, [PC, #40]
0xB12D8	0xF7FFFE24  BL	__Lib_CMath_eval_poly+0
;__Lib_CMath.c, 386 :: 		
0xB12DC	0xF9BD1004  LDRSH	R1, [SP, #4]
0xB12E0	0xEE011A10  VMOV	S2, R1
0xB12E4	0xEEB81AC1  VCVT.F32.S32	S2, S2
0xB12E8	0x4906    LDR	R1, [PC, #24]
0xB12EA	0xEE001A90  VMOV	S1, R1
0xB12EE	0xEE600A81  VMUL.F32	S1, S1, S2
0xB12F2	0xEE300A20  VADD.F32	S0, S0, S1
;__Lib_CMath.c, 388 :: 		
L_end_log:
0xB12F6	0xF8DDE000  LDR	LR, [SP, #0]
0xB12FA	0xB002    ADD	SP, SP, #8
0xB12FC	0x4770    BX	LR
0xB12FE	0xBF00    NOP
0xB1300	0x28E8000B  	log_coeff_L0+0
0xB1304	0x72183F31  	#1060205080
; end of _log
_frexp:
;__Lib_CMath.c, 79 :: 		
; eptr start address is: 0 (R0)
0xB0F7C	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; eptr end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; eptr start address is: 0 (R0)
;__Lib_CMath.c, 83 :: 		
0xB0F7E	0xED8D0A01  VSTR.32	S0, [SP, #4]
; value end address is: 0 (S0)
;__Lib_CMath.c, 84 :: 		
0xB0F82	0xF8BD1006  LDRH	R1, [SP, #6]
0xB0F86	0xF3C111C7  UBFX	R1, R1, #7, #8
0xB0F8A	0x397E    SUBS	R1, #126
; bb start address is: 4 (R1)
0xB0F8C	0xB209    SXTH	R1, R1
;__Lib_CMath.c, 85 :: 		
0xB0F8E	0x8001    STRH	R1, [R0, #0]
; eptr end address is: 0 (R0)
; bb end address is: 4 (R1)
;__Lib_CMath.c, 86 :: 		
0xB0F90	0x227E    MOVS	R2, #126
0xB0F92	0xF8BD1006  LDRH	R1, [SP, #6]
0xB0F96	0xF36211CE  BFI	R1, R2, #7, #8
0xB0F9A	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 87 :: 		
0xB0F9E	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 94 :: 		
L_end_frexp:
0xB0FA2	0xB002    ADD	SP, SP, #8
0xB0FA4	0x4770    BX	LR
; end of _frexp
__Lib_CMath_eval_poly:
;__Lib_CMath.c, 117 :: 		
; n start address is: 4 (R1)
; d start address is: 0 (R0)
0xB0F24	0xB081    SUB	SP, SP, #4
; x start address is: 0 (S0)
0xB0F26	0xEEF00A40  VMOV.F32	S1, S0
; n end address is: 4 (R1)
; d end address is: 0 (R0)
; x end address is: 0 (S0)
; x start address is: 4 (S1)
; d start address is: 0 (R0)
; n start address is: 4 (R1)
;__Lib_CMath.c, 120 :: 		
0xB0F2A	0x008A    LSLS	R2, R1, #2
0xB0F2C	0x1882    ADDS	R2, R0, R2
0xB0F2E	0xED120A00  VLDR.32	S0, [R2, #0]
; res start address is: 8 (S2)
0xB0F32	0xEEB01A40  VMOV.F32	S2, S0
; x end address is: 4 (S1)
; res end address is: 8 (S2)
; n end address is: 4 (R1)
0xB0F36	0xEEB00A41  VMOV.F32	S0, S2
0xB0F3A	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 121 :: 		
L___Lib_CMath_eval_poly17:
; res start address is: 0 (S0)
; x start address is: 8 (S2)
; n start address is: 4 (R1)
; d start address is: 0 (R0)
; d end address is: 0 (R0)
; x start address is: 8 (S2)
; x end address is: 8 (S2)
0xB0F3E	0xB179    CBZ	R1, L___Lib_CMath_eval_poly18
; d end address is: 0 (R0)
; x end address is: 8 (S2)
;__Lib_CMath.c, 122 :: 		
; x start address is: 8 (S2)
; d start address is: 0 (R0)
0xB0F40	0xEE610A00  VMUL.F32	S1, S2, S0
; res end address is: 0 (S0)
0xB0F44	0x1E4A    SUBS	R2, R1, #1
0xB0F46	0xB212    SXTH	R2, R2
0xB0F48	0xB211    SXTH	R1, R2
0xB0F4A	0x0092    LSLS	R2, R2, #2
0xB0F4C	0x1882    ADDS	R2, R0, R2
0xB0F4E	0xED120A00  VLDR.32	S0, [R2, #0]
0xB0F52	0xEE300A80  VADD.F32	S0, S1, S0
; res start address is: 0 (S0)
0xB0F56	0xED0D0A00  VSTR.32	S0, [SP, #0]
; d end address is: 0 (R0)
; x end address is: 8 (S2)
; n end address is: 4 (R1)
0xB0F5A	0xED1D0A00  VLDR.32	S0, [SP, #0]
0xB0F5E	0xE7EE    B	L___Lib_CMath_eval_poly17
L___Lib_CMath_eval_poly18:
;__Lib_CMath.c, 124 :: 		
; res end address is: 0 (S0)
;__Lib_CMath.c, 125 :: 		
L_end_eval_poly:
0xB0F60	0xB001    ADD	SP, SP, #4
0xB0F62	0x4770    BX	LR
; end of __Lib_CMath_eval_poly
_exp:
;__Lib_CMath.c, 324 :: 		
0xB1188	0xB081    SUB	SP, SP, #4
0xB118A	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
0xB118E	0xEEF01A40  VMOV.F32	S3, S0
; x end address is: 0 (S0)
; x start address is: 12 (S3)
;__Lib_CMath.c, 342 :: 		
0xB1192	0xEEF51AC0  VCMPE.F32	S3, #0.0
0xB1196	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB119A	0xD102    BNE	L_exp53
; x end address is: 12 (S3)
;__Lib_CMath.c, 343 :: 		
0xB119C	0xEEB70A00  VMOV.F32	S0, #1
0xB11A0	0xE05D    B	L_end_exp
L_exp53:
;__Lib_CMath.c, 344 :: 		
; x start address is: 12 (S3)
0xB11A2	0x4931    LDR	R1, [PC, #196]
0xB11A4	0xEE001A10  VMOV	S0, R1
0xB11A8	0xEEF41AC0  VCMPE.F32	S3, S0
0xB11AC	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB11B0	0xDD03    BLE	L_exp54
; x end address is: 12 (S3)
;__Lib_CMath.c, 345 :: 		
0xB11B2	0x492E    LDR	R1, [PC, #184]
0xB11B4	0xEE001A10  VMOV	S0, R1
0xB11B8	0xE051    B	L_end_exp
L_exp54:
;__Lib_CMath.c, 346 :: 		
; x start address is: 12 (S3)
0xB11BA	0x492D    LDR	R1, [PC, #180]
0xB11BC	0xEE001A10  VMOV	S0, R1
0xB11C0	0xEEF41AC0  VCMPE.F32	S3, S0
0xB11C4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB11C8	0xDA04    BGE	L_exp55
; x end address is: 12 (S3)
;__Lib_CMath.c, 347 :: 		
0xB11CA	0xF04F0100  MOV	R1, #0
0xB11CE	0xEE001A10  VMOV	S0, R1
0xB11D2	0xE044    B	L_end_exp
L_exp55:
;__Lib_CMath.c, 348 :: 		
; x start address is: 12 (S3)
0xB11D4	0xEEF51AC0  VCMPE.F32	S3, #0.0
0xB11D8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB11DC	0xF2400100  MOVW	R1, #0
0xB11E0	0xDA00    BGE	L__exp99
0xB11E2	0x2101    MOVS	R1, #1
L__exp99:
; sign start address is: 12 (R3)
0xB11E4	0xB2CB    UXTB	R3, R1
;__Lib_CMath.c, 349 :: 		
0xB11E6	0xB2C9    UXTB	R1, R1
0xB11E8	0xB111    CBZ	R1, L__exp79
;__Lib_CMath.c, 350 :: 		
0xB11EA	0xEEF10A61  VNEG.F32	S1, S3
; x end address is: 12 (S3)
; x start address is: 4 (S1)
; x end address is: 4 (S1)
0xB11EE	0xE001    B	L_exp56
L__exp79:
;__Lib_CMath.c, 349 :: 		
0xB11F0	0xEEF00A61  VMOV.F32	S1, S3
;__Lib_CMath.c, 350 :: 		
L_exp56:
;__Lib_CMath.c, 351 :: 		
; x start address is: 4 (S1)
0xB11F4	0x491F    LDR	R1, [PC, #124]
0xB11F6	0xEE001A10  VMOV	S0, R1
0xB11FA	0xEE200A80  VMUL.F32	S0, S1, S0
; x end address is: 4 (S1)
; x start address is: 12 (S3)
0xB11FE	0xEEF01A40  VMOV.F32	S3, S0
;__Lib_CMath.c, 352 :: 		
0xB1202	0xF7FFFE1F  BL	_floor+0
0xB1206	0xEEBD0A40  VCVT.S32.F32	S0, S0
0xB120A	0xEE101A10  VMOV	R1, S0
0xB120E	0xB209    SXTH	R1, R1
; exp start address is: 16 (R4)
0xB1210	0xB20C    SXTH	R4, R1
;__Lib_CMath.c, 353 :: 		
0xB1212	0xEE001A10  VMOV	S0, R1
0xB1216	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xB121A	0xEE310AC0  VSUB.F32	S0, S3, S0
; x end address is: 12 (S3)
;__Lib_CMath.c, 354 :: 		
0xB121E	0xF2400109  MOVW	R1, #9
0xB1222	0xB209    SXTH	R1, R1
0xB1224	0x4814    LDR	R0, [PC, #80]
0xB1226	0xF7FFFE7D  BL	__Lib_CMath_eval_poly+0
0xB122A	0xB220    SXTH	R0, R4
; exp end address is: 16 (R4)
0xB122C	0xF7FFFE4A  BL	_ldexp+0
; x start address is: 4 (S1)
0xB1230	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 355 :: 		
0xB1234	0xB18B    CBZ	R3, L_exp57
; sign end address is: 12 (R3)
;__Lib_CMath.c, 356 :: 		
0xB1236	0x490D    LDR	R1, [PC, #52]
0xB1238	0xEE001A10  VMOV	S0, R1
0xB123C	0xEEF40AC0  VCMPE.F32	S1, S0
0xB1240	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB1244	0xD104    BNE	L_exp58
; x end address is: 4 (S1)
;__Lib_CMath.c, 357 :: 		
0xB1246	0xF04F0100  MOV	R1, #0
0xB124A	0xEE001A10  VMOV	S0, R1
0xB124E	0xE006    B	L_end_exp
L_exp58:
;__Lib_CMath.c, 358 :: 		
; x start address is: 4 (S1)
0xB1250	0xEEB70A00  VMOV.F32	S0, #1
0xB1254	0xEE800A20  VDIV.F32	S0, S0, S1
; x end address is: 4 (S1)
0xB1258	0xE001    B	L_end_exp
;__Lib_CMath.c, 359 :: 		
L_exp57:
;__Lib_CMath.c, 360 :: 		
; x start address is: 4 (S1)
0xB125A	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 361 :: 		
L_end_exp:
0xB125E	0xF8DDE000  LDR	LR, [SP, #0]
0xB1262	0xB001    ADD	SP, SP, #4
0xB1264	0x4770    BX	LR
0xB1266	0xBF00    NOP
0xB1268	0xD4FE42B2  	#1119016190
0xB126C	0xFFFF7F7F  	#2139095039
0xB1270	0xAC50C2AE  	#-1028740016
0xB1274	0xAA3B3FB8  	#1069066811
0xB1278	0x289C000B  	exp_coeff_L0+0
; end of _exp
_floor:
;__Lib_CMath.c, 38 :: 		
0xB0E44	0xB082    SUB	SP, SP, #8
0xB0E46	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 42 :: 		
0xB0E4A	0xA901    ADD	R1, SP, #4
0xB0E4C	0x6809    LDR	R1, [R1, #0]
0xB0E4E	0x0DC9    LSRS	R1, R1, #23
0xB0E50	0xF00101FF  AND	R1, R1, #255
;__Lib_CMath.c, 43 :: 		
0xB0E54	0xB209    SXTH	R1, R1
0xB0E56	0x397F    SUBS	R1, #127
0xB0E58	0xB209    SXTH	R1, R1
; expon start address is: 0 (R0)
0xB0E5A	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 44 :: 		
0xB0E5C	0x2900    CMP	R1, #0
0xB0E5E	0xDA0E    BGE	L_floor1
; expon end address is: 0 (R0)
;__Lib_CMath.c, 45 :: 		
0xB0E60	0xED9D0A01  VLDR.32	S0, [SP, #4]
0xB0E64	0xEEB50AC0  VCMPE.F32	S0, #0.0
0xB0E68	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB0E6C	0xDA02    BGE	L_floor2
;__Lib_CMath.c, 46 :: 		
0xB0E6E	0xEEBF0A00  VMOV.F32	S0, #-1
0xB0E72	0xE024    B	L_end_floor
L_floor2:
;__Lib_CMath.c, 48 :: 		
0xB0E74	0xF04F0100  MOV	R1, #0
0xB0E78	0xEE001A10  VMOV	S0, R1
0xB0E7C	0xE01F    B	L_end_floor
L_floor1:
;__Lib_CMath.c, 49 :: 		
; expon start address is: 0 (R0)
0xB0E7E	0xB281    UXTH	R1, R0
; expon end address is: 0 (R0)
0xB0E80	0x2918    CMP	R1, #24
0xB0E82	0xD902    BLS	L_floor4
;__Lib_CMath.c, 50 :: 		
0xB0E84	0xED9D0A01  VLDR.32	S0, [SP, #4]
0xB0E88	0xE019    B	L_end_floor
L_floor4:
;__Lib_CMath.c, 51 :: 		
0xB0E8A	0xED9D0A01  VLDR.32	S0, [SP, #4]
0xB0E8E	0xEEBD0A40  VCVT.S32.F32	S0, S0
0xB0E92	0xEE101A10  VMOV	R1, S0
0xB0E96	0xEE001A90  VMOV	S1, R1
0xB0E9A	0xEEF80AE0  VCVT.F32.S32	S1, S1
; i start address is: 8 (S2)
0xB0E9E	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 53 :: 		
0xB0EA2	0xED9D0A01  VLDR.32	S0, [SP, #4]
0xB0EA6	0xEEF40AC0  VCMPE.F32	S1, S0
0xB0EAA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB0EAE	0xDD04    BLE	L_floor5
;__Lib_CMath.c, 54 :: 		
0xB0EB0	0xEEB70A00  VMOV.F32	S0, #1
0xB0EB4	0xEE310A40  VSUB.F32	S0, S2, S0
; i end address is: 8 (S2)
0xB0EB8	0xE001    B	L_end_floor
L_floor5:
;__Lib_CMath.c, 55 :: 		
; i start address is: 8 (S2)
0xB0EBA	0xEEB00A41  VMOV.F32	S0, S2
; i end address is: 8 (S2)
;__Lib_CMath.c, 56 :: 		
L_end_floor:
0xB0EBE	0xB002    ADD	SP, SP, #8
0xB0EC0	0x4770    BX	LR
; end of _floor
_ldexp:
;__Lib_CMath.c, 97 :: 		
; newexp start address is: 0 (R0)
0xB0EC4	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; newexp end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; newexp start address is: 0 (R0)
;__Lib_CMath.c, 100 :: 		
0xB0EC6	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 101 :: 		
0xB0ECA	0xF8BD1006  LDRH	R1, [SP, #6]
0xB0ECE	0xF3C111C7  UBFX	R1, R1, #7, #8
0xB0ED2	0x1841    ADDS	R1, R0, R1
0xB0ED4	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 102 :: 		
0xB0ED6	0xB209    SXTH	R1, R1
0xB0ED8	0x2900    CMP	R1, #0
0xB0EDA	0xDA04    BGE	L_ldexp11
; value end address is: 0 (S0)
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 103 :: 		
0xB0EDC	0xF04F0100  MOV	R1, #0
0xB0EE0	0xEE001A10  VMOV	S0, R1
0xB0EE4	0xE019    B	L_end_ldexp
L_ldexp11:
;__Lib_CMath.c, 105 :: 		
; newexp start address is: 0 (R0)
; value start address is: 0 (S0)
0xB0EE6	0xF1B00FFF  CMP	R0, #255
0xB0EEA	0xDD0D    BLE	L_ldexp13
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 106 :: 		
0xB0EEC	0xEEB50AC0  VCMPE.F32	S0, #0.0
0xB0EF0	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xB0EF4	0xDA04    BGE	L_ldexp14
; value end address is: 0 (S0)
;__Lib_CMath.c, 107 :: 		
0xB0EF6	0xF46F0100  MVN	R1, #8388608
0xB0EFA	0xEE001A10  VMOV	S0, R1
0xB0EFE	0xE00C    B	L_end_ldexp
L_ldexp14:
;__Lib_CMath.c, 109 :: 		
0xB0F00	0x4907    LDR	R1, [PC, #28]
0xB0F02	0xEE001A10  VMOV	S0, R1
0xB0F06	0xE008    B	L_end_ldexp
L_ldexp13:
;__Lib_CMath.c, 111 :: 		
; newexp start address is: 0 (R0)
0xB0F08	0xB282    UXTH	R2, R0
; newexp end address is: 0 (R0)
0xB0F0A	0xF8BD1006  LDRH	R1, [SP, #6]
0xB0F0E	0xF36211CE  BFI	R1, R2, #7, #8
0xB0F12	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 112 :: 		
0xB0F16	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 114 :: 		
L_end_ldexp:
0xB0F1A	0xB002    ADD	SP, SP, #8
0xB0F1C	0x4770    BX	LR
0xB0F1E	0xBF00    NOP
0xB0F20	0xFFFF7F7F  	#2139095039
; end of _ldexp
_applicationTask:
;Click_IrThermo_3_CEC.c, 55 :: 		void applicationTask()
0xB250C	0xB095    SUB	SP, SP, #84
0xB250E	0xF8CDE000  STR	LR, [SP, #0]
;Click_IrThermo_3_CEC.c, 57 :: 		char tempA[] = "AMBIENT TEMPERATURE IS: ";
0xB2512	0xF10D0B1F  ADD	R11, SP, #31
0xB2516	0xF10B0A31  ADD	R10, R11, #49
0xB251A	0xF8DFC098  LDR	R12, [PC, #152]
0xB251E	0xF7FFFFA1  BL	___CC2DW+0
;Click_IrThermo_3_CEC.c, 58 :: 		char tempO[] = "OBJECT TEMPERATURE IS: ";
;Click_IrThermo_3_CEC.c, 62 :: 		ambijentalna = irthermo3_getAmbientTemperature();
0xB2522	0xF7FFFF15  BL	_irthermo3_getAmbientTemperature+0
; ambijentalna start address is: 0 (S0)
;Click_IrThermo_3_CEC.c, 63 :: 		mikrobus_logWrite(tempA,_LOG_TEXT);
0xB2526	0xF10D001F  ADD	R0, SP, #31
0xB252A	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB252E	0x2101    MOVS	R1, #1
0xB2530	0xF7FFFD4E  BL	_mikrobus_logWrite+0
0xB2534	0xED9D0A01  VLDR.32	S0, [SP, #4]
;Click_IrThermo_3_CEC.c, 64 :: 		LongDoubleToStr(ambijentalna,txtDouble);
0xB2538	0xA802    ADD	R0, SP, #8
0xB253A	0x9014    STR	R0, [SP, #80]
0xB253C	0xEE100A10  VMOV	R0, S0
0xB2540	0xF7FFFB90  BL	__FloatToLongDouble+0
; ambijentalna end address is: 0 (S0)
0xB2544	0x9A14    LDR	R2, [SP, #80]
0xB2546	0xEE000A10  VMOV	S0, R0
0xB254A	0xEE001A90  VMOV	S1, R1
0xB254E	0x4610    MOV	R0, R2
0xB2550	0xF7FFFBA8  BL	_LongDoubleToStr+0
;Click_IrThermo_3_CEC.c, 65 :: 		mikrobus_logWrite(txtDouble,_LOG_LINE);
0xB2554	0xA802    ADD	R0, SP, #8
0xB2556	0x2102    MOVS	R1, #2
0xB2558	0xF7FFFD3A  BL	_mikrobus_logWrite+0
;Click_IrThermo_3_CEC.c, 67 :: 		objekta = irthermo3_getObjectTemperature();
0xB255C	0xF7FFFA3A  BL	_irthermo3_getObjectTemperature+0
; objekta start address is: 0 (S0)
;Click_IrThermo_3_CEC.c, 68 :: 		mikrobus_logWrite(tempO,_LOG_TEXT);
0xB2560	0xA80E    ADD	R0, SP, #56
0xB2562	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xB2566	0x2101    MOVS	R1, #1
0xB2568	0xF7FFFD32  BL	_mikrobus_logWrite+0
0xB256C	0xED9D0A01  VLDR.32	S0, [SP, #4]
;Click_IrThermo_3_CEC.c, 69 :: 		LongDoubleToStr(objekta,txtDouble);
0xB2570	0xA802    ADD	R0, SP, #8
0xB2572	0x9014    STR	R0, [SP, #80]
0xB2574	0xEE100A10  VMOV	R0, S0
0xB2578	0xF7FFFB74  BL	__FloatToLongDouble+0
; objekta end address is: 0 (S0)
0xB257C	0x9A14    LDR	R2, [SP, #80]
0xB257E	0xEE000A10  VMOV	S0, R0
0xB2582	0xEE001A90  VMOV	S1, R1
0xB2586	0x4610    MOV	R0, R2
0xB2588	0xF7FFFB8C  BL	_LongDoubleToStr+0
;Click_IrThermo_3_CEC.c, 70 :: 		mikrobus_logWrite(txtDouble,_LOG_LINE);
0xB258C	0xA802    ADD	R0, SP, #8
0xB258E	0x2102    MOVS	R1, #2
0xB2590	0xF7FFFD1E  BL	_mikrobus_logWrite+0
;Click_IrThermo_3_CEC.c, 71 :: 		Delay_ms(2000);
0xB2594	0xF24477FE  MOVW	R7, #18430
0xB2598	0xF2C017E8  MOVT	R7, #488
0xB259C	0xBF00    NOP
0xB259E	0xBF00    NOP
L_applicationTask4:
0xB25A0	0x1E7F    SUBS	R7, R7, #1
0xB25A2	0xD1FD    BNE	L_applicationTask4
0xB25A4	0xBF00    NOP
0xB25A6	0xBF00    NOP
0xB25A8	0xBF00    NOP
;Click_IrThermo_3_CEC.c, 72 :: 		}
L_end_applicationTask:
0xB25AA	0xF8DDE000  LDR	LR, [SP, #0]
0xB25AE	0xB015    ADD	SP, SP, #84
0xB25B0	0x4770    BX	LR
0xB25B2	0xBF00    NOP
0xB25B4	0x2868000B  	?ICSapplicationTask_tempA_L0+0
; end of _applicationTask
_irthermo3_getAmbientTemperature:
;__irthermo3_driver.c, 331 :: 		float irthermo3_getAmbientTemperature(){
0xB2350	0xB083    SUB	SP, SP, #12
0xB2352	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 335 :: 		if(getMode() != _MODE_CONTINUOUS){
0xB2356	0xF7FFF961  BL	_getMode+0
0xB235A	0x2803    CMP	R0, #3
0xB235C	0xD001    BEQ	L_irthermo3_getAmbientTemperature6
;__irthermo3_driver.c, 336 :: 		setSOCbit();
0xB235E	0xF7FFF96D  BL	_setSOCbit+0
;__irthermo3_driver.c, 337 :: 		}
L_irthermo3_getAmbientTemperature6:
;__irthermo3_driver.c, 338 :: 		clearDataAvailable();
0xB2362	0xF7FFF99B  BL	_clearDataAvailable+0
;__irthermo3_driver.c, 339 :: 		waitForNewData(750);
0xB2366	0xF24020EE  MOVW	R0, #750
0xB236A	0xF7FFF979  BL	_waitForNewData+0
;__irthermo3_driver.c, 341 :: 		sixRAM = (uint16_t)readEEPROM16(RAM_6);
0xB236E	0xF2440005  MOVW	R0, #16389
0xB2372	0xF7FEFD1B  BL	_readEEPROM16+0
; sixRAM start address is: 4 (R1)
0xB2376	0xB201    SXTH	R1, R0
;__irthermo3_driver.c, 342 :: 		nineRAM = (uint16_t)readEEPROM16(RAM_9);
0xB2378	0xF8AD1004  STRH	R1, [SP, #4]
0xB237C	0xF2440008  MOVW	R0, #16392
0xB2380	0xF7FEFD14  BL	_readEEPROM16+0
0xB2384	0xF9BD1004  LDRSH	R1, [SP, #4]
;__irthermo3_driver.c, 344 :: 		VRta = nineRAM + Gb * (sixRAM / 12.0);
0xB2388	0xEE011A10  VMOV	S2, R1
0xB238C	0xEEB81AC1  VCVT.F32.S32	S2, S2
; sixRAM end address is: 4 (R1)
0xB2390	0xEEB20A08  VMOV.F32	S0, #12
0xB2394	0xEEC10A00  VDIV.F32	S1, S2, S0
0xB2398	0x4921    LDR	R1, [PC, #132]
0xB239A	0xED110A00  VLDR.32	S0, [R1, #0]
0xB239E	0xEE600A20  VMUL.F32	S1, S0, S1
0xB23A2	0xEE000A10  VMOV	S0, R0
0xB23A6	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xB23AA	0xEE700A20  VADD.F32	S1, S0, S1
;__irthermo3_driver.c, 345 :: 		AMB = ((sixRAM / 12.0) / VRta) * pow(2, 19);
0xB23AE	0xEEB20A08  VMOV.F32	S0, #12
0xB23B2	0xEE810A00  VDIV.F32	S0, S2, S0
0xB23B6	0xEE800A20  VDIV.F32	S0, S0, S1
0xB23BA	0xED8D0A02  VSTR.32	S0, [SP, #8]
0xB23BE	0xEEF30A03  VMOV.F32	S1, #19
0xB23C2	0xEEB00A00  VMOV.F32	S0, #2
0xB23C6	0xF7FFF8C5  BL	_pow+0
0xB23CA	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0xB23CE	0xEE600A80  VMUL.F32	S1, S1, S0
;__irthermo3_driver.c, 346 :: 		ambientTemp = P_O + (AMB - P_R) / P_G + P_T * pow((AMB - P_R), 2);
0xB23D2	0x4814    LDR	R0, [PC, #80]
0xB23D4	0xED100A00  VLDR.32	S0, [R0, #0]
0xB23D8	0xEE301AC0  VSUB.F32	S2, S1, S0
0xB23DC	0x4812    LDR	R0, [PC, #72]
0xB23DE	0xED100A00  VLDR.32	S0, [R0, #0]
0xB23E2	0xEEC10A00  VDIV.F32	S1, S2, S0
0xB23E6	0x4811    LDR	R0, [PC, #68]
0xB23E8	0xED100A00  VLDR.32	S0, [R0, #0]
0xB23EC	0xEE300A20  VADD.F32	S0, S0, S1
0xB23F0	0xED8D0A02  VSTR.32	S0, [SP, #8]
0xB23F4	0xEEF00A00  VMOV.F32	S1, #2
0xB23F8	0xEEB00A41  VMOV.F32	S0, S2
0xB23FC	0xF7FFF8AA  BL	_pow+0
0xB2400	0x480B    LDR	R0, [PC, #44]
0xB2402	0xED500A00  VLDR.32	S1, [R0, #0]
0xB2406	0xEE600A80  VMUL.F32	S1, S1, S0
0xB240A	0xED9D0A02  VLDR.32	S0, [SP, #8]
0xB240E	0xEE300A20  VADD.F32	S0, S0, S1
;__irthermo3_driver.c, 347 :: 		return ambientTemp;
0xB2412	0xEEB00A40  VMOV.F32	S0, S0
;__irthermo3_driver.c, 348 :: 		}
L_end_irthermo3_getAmbientTemperature:
0xB2416	0xF8DDE000  LDR	LR, [SP, #0]
0xB241A	0xB003    ADD	SP, SP, #12
0xB241C	0x4770    BX	LR
0xB241E	0xBF00    NOP
0xB2420	0x00482000  	_Gb+0
0xB2424	0x00502000  	_P_R+0
0xB2428	0x00542000  	_P_G+0
0xB242C	0x004C2000  	_P_O+0
0xB2430	0x00582000  	_P_T+0
; end of _irthermo3_getAmbientTemperature
_getMode:
;__irthermo3_driver.c, 137 :: 		uint8_t getMode(){
0xB161C	0xB081    SUB	SP, SP, #4
0xB161E	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 138 :: 		uint16_t mode = readEEPROM16(REG_CONTROL);
0xB1622	0xF2430001  MOVW	R0, #12289
0xB1626	0xF7FFFBC1  BL	_readEEPROM16+0
;__irthermo3_driver.c, 139 :: 		mode = (mode >> 1) & 0x0003; //Clear all other bits
0xB162A	0x0840    LSRS	R0, R0, #1
0xB162C	0xB280    UXTH	R0, R0
0xB162E	0xF0000003  AND	R0, R0, #3
;__irthermo3_driver.c, 140 :: 		return (uint8_t)mode;
0xB1632	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 141 :: 		}
L_end_getMode:
0xB1634	0xF8DDE000  LDR	LR, [SP, #0]
0xB1638	0xB001    ADD	SP, SP, #4
0xB163A	0x4770    BX	LR
; end of _getMode
_setSOCbit:
;__irthermo3_driver.c, 143 :: 		void setSOCbit(){
0xB163C	0xB081    SUB	SP, SP, #4
0xB163E	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 144 :: 		uint16_t reg = readEEPROM16(REG_CONTROL);
0xB1642	0xF2430001  MOVW	R0, #12289
0xB1646	0xF7FFFBB1  BL	_readEEPROM16+0
;__irthermo3_driver.c, 145 :: 		reg |= (1 << 3);
0xB164A	0xF0400008  ORR	R0, R0, #8
;__irthermo3_driver.c, 146 :: 		writeEEPROM16(REG_CONTROL, reg); //Set the bit
0xB164E	0xB281    UXTH	R1, R0
0xB1650	0xF2430001  MOVW	R0, #12289
0xB1654	0xF7FFFD58  BL	_writeEEPROM16+0
;__irthermo3_driver.c, 147 :: 		}
L_end_setSOCbit:
0xB1658	0xF8DDE000  LDR	LR, [SP, #0]
0xB165C	0xB001    ADD	SP, SP, #4
0xB165E	0x4770    BX	LR
; end of _setSOCbit
_clearDataAvailable:
;__irthermo3_driver.c, 155 :: 		void clearDataAvailable(){
0xB169C	0xB081    SUB	SP, SP, #4
0xB169E	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 156 :: 		uint16_t reg = getStatus();
0xB16A2	0xF7FFFC5F  BL	_getStatus+0
;__irthermo3_driver.c, 157 :: 		reg &= ~(1 << BIT_NEW_DATA); //Clear the bit
0xB16A6	0xF64F71FE  MOVW	R1, #65534
0xB16AA	0x4008    ANDS	R0, R1
;__irthermo3_driver.c, 158 :: 		writeEEPROM16(REG_STATUS, reg);
0xB16AC	0xB281    UXTH	R1, R0
0xB16AE	0xF64370FF  MOVW	R0, #16383
0xB16B2	0xF7FFFD29  BL	_writeEEPROM16+0
;__irthermo3_driver.c, 159 :: 		}
L_end_clearDataAvailable:
0xB16B6	0xF8DDE000  LDR	LR, [SP, #0]
0xB16BA	0xB001    ADD	SP, SP, #4
0xB16BC	0x4770    BX	LR
; end of _clearDataAvailable
_waitForNewData:
;__irthermo3_driver.c, 161 :: 		void waitForNewData(uint16_t timeout_ms){
0xB1660	0xB083    SUB	SP, SP, #12
0xB1662	0xF8CDE000  STR	LR, [SP, #0]
0xB1666	0xF8AD0008  STRH	R0, [SP, #8]
;__irthermo3_driver.c, 162 :: 		uint16_t counter = 0;
0xB166A	0xF2400100  MOVW	R1, #0
0xB166E	0xF8AD1004  STRH	R1, [SP, #4]
;__irthermo3_driver.c, 163 :: 		while(!newDataAvailable()){
L_waitForNewData0:
0xB1672	0xF7FFFE03  BL	_newDataAvailable+0
0xB1676	0xB968    CBNZ	R0, L_waitForNewData1
;__irthermo3_driver.c, 164 :: 		Delay_1ms();
0xB1678	0xF7FFFD7A  BL	_Delay_1ms+0
;__irthermo3_driver.c, 165 :: 		counter++;
0xB167C	0xF8BD1004  LDRH	R1, [SP, #4]
0xB1680	0x1C4A    ADDS	R2, R1, #1
0xB1682	0xB292    UXTH	R2, R2
0xB1684	0xF8AD2004  STRH	R2, [SP, #4]
;__irthermo3_driver.c, 166 :: 		if(counter > timeout_ms){
0xB1688	0xF8BD1008  LDRH	R1, [SP, #8]
0xB168C	0x428A    CMP	R2, R1
0xB168E	0xD900    BLS	L_waitForNewData2
;__irthermo3_driver.c, 167 :: 		return;
0xB1690	0xE000    B	L_end_waitForNewData
;__irthermo3_driver.c, 168 :: 		}
L_waitForNewData2:
;__irthermo3_driver.c, 169 :: 		}
0xB1692	0xE7EE    B	L_waitForNewData0
L_waitForNewData1:
;__irthermo3_driver.c, 170 :: 		}
L_end_waitForNewData:
0xB1694	0xF8DDE000  LDR	LR, [SP, #0]
0xB1698	0xB003    ADD	SP, SP, #12
0xB169A	0x4770    BX	LR
; end of _waitForNewData
_newDataAvailable:
;__irthermo3_driver.c, 172 :: 		uint8_t newDataAvailable(){
0xB127C	0xB081    SUB	SP, SP, #4
0xB127E	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 173 :: 		uint8_t retValue = (getStatus() & (uint16_t)(0x0001 << BIT_NEW_DATA));
0xB1282	0xF7FFFE6F  BL	_getStatus+0
0xB1286	0xF0000001  AND	R0, R0, #1
;__irthermo3_driver.c, 174 :: 		return retValue;
0xB128A	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 175 :: 		}
L_end_newDataAvailable:
0xB128C	0xF8DDE000  LDR	LR, [SP, #0]
0xB1290	0xB001    ADD	SP, SP, #4
0xB1292	0x4770    BX	LR
; end of _newDataAvailable
_mikrobus_logWrite:
;clicker_2_CEC1702.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0xB1FD0	0xB083    SUB	SP, SP, #12
0xB1FD2	0xF8CDE000  STR	LR, [SP, #0]
0xB1FD6	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;clicker_2_CEC1702.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0xB1FD8	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;clicker_2_CEC1702.c, 321 :: 		uint8_t row = 13;
0xB1FDA	0x220D    MOVS	R2, #13
0xB1FDC	0xF88D2008  STRB	R2, [SP, #8]
0xB1FE0	0x220A    MOVS	R2, #10
0xB1FE2	0xF88D2009  STRB	R2, [SP, #9]
;clicker_2_CEC1702.c, 322 :: 		uint8_t line = 10;
;clicker_2_CEC1702.c, 323 :: 		switch( format )
0xB1FE6	0xE01F    B	L_mikrobus_logWrite97
; format end address is: 4 (R1)
;clicker_2_CEC1702.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite99:
;clicker_2_CEC1702.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0xB1FE8	0xF7FFFB08  BL	clicker_2_CEC1702__log_write+0
;clicker_2_CEC1702.c, 327 :: 		break;
0xB1FEC	0xE023    B	L_mikrobus_logWrite98
;clicker_2_CEC1702.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite100:
;clicker_2_CEC1702.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite101:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0xB1FEE	0x7802    LDRB	R2, [R0, #0]
0xB1FF0	0xB12A    CBZ	R2, L_mikrobus_logWrite102
;clicker_2_CEC1702.c, 331 :: 		_log_write( ptr );
0xB1FF2	0x9001    STR	R0, [SP, #4]
0xB1FF4	0xF7FFFB02  BL	clicker_2_CEC1702__log_write+0
0xB1FF8	0x9801    LDR	R0, [SP, #4]
;clicker_2_CEC1702.c, 332 :: 		ptr++;
0xB1FFA	0x1C40    ADDS	R0, R0, #1
;clicker_2_CEC1702.c, 333 :: 		}
; ptr end address is: 0 (R0)
0xB1FFC	0xE7F7    B	L_mikrobus_logWrite101
L_mikrobus_logWrite102:
;clicker_2_CEC1702.c, 334 :: 		break;
0xB1FFE	0xE01A    B	L_mikrobus_logWrite98
;clicker_2_CEC1702.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite103:
;clicker_2_CEC1702.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite104:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0xB2000	0x7802    LDRB	R2, [R0, #0]
0xB2002	0xB12A    CBZ	R2, L_mikrobus_logWrite105
;clicker_2_CEC1702.c, 338 :: 		_log_write( ptr );
0xB2004	0x9001    STR	R0, [SP, #4]
0xB2006	0xF7FFFAF9  BL	clicker_2_CEC1702__log_write+0
0xB200A	0x9801    LDR	R0, [SP, #4]
;clicker_2_CEC1702.c, 339 :: 		ptr++;
0xB200C	0x1C40    ADDS	R0, R0, #1
;clicker_2_CEC1702.c, 340 :: 		}
; ptr end address is: 0 (R0)
0xB200E	0xE7F7    B	L_mikrobus_logWrite104
L_mikrobus_logWrite105:
;clicker_2_CEC1702.c, 341 :: 		_log_write( &row );
0xB2010	0xAA02    ADD	R2, SP, #8
0xB2012	0x4610    MOV	R0, R2
0xB2014	0xF7FFFAF2  BL	clicker_2_CEC1702__log_write+0
;clicker_2_CEC1702.c, 342 :: 		_log_write( &line );
0xB2018	0xF10D0209  ADD	R2, SP, #9
0xB201C	0x4610    MOV	R0, R2
0xB201E	0xF7FFFAED  BL	clicker_2_CEC1702__log_write+0
;clicker_2_CEC1702.c, 343 :: 		break;
0xB2022	0xE008    B	L_mikrobus_logWrite98
;clicker_2_CEC1702.c, 344 :: 		default :
L_mikrobus_logWrite106:
;clicker_2_CEC1702.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0xB2024	0x2006    MOVS	R0, #6
0xB2026	0xE007    B	L_end_mikrobus_logWrite
;clicker_2_CEC1702.c, 346 :: 		}
L_mikrobus_logWrite97:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0xB2028	0x2900    CMP	R1, #0
0xB202A	0xD0DD    BEQ	L_mikrobus_logWrite99
0xB202C	0x2901    CMP	R1, #1
0xB202E	0xD0DE    BEQ	L_mikrobus_logWrite100
0xB2030	0x2902    CMP	R1, #2
0xB2032	0xD0E5    BEQ	L_mikrobus_logWrite103
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0xB2034	0xE7F6    B	L_mikrobus_logWrite106
L_mikrobus_logWrite98:
;clicker_2_CEC1702.c, 347 :: 		return 0;
0xB2036	0x2000    MOVS	R0, #0
;clicker_2_CEC1702.c, 348 :: 		}
L_end_mikrobus_logWrite:
0xB2038	0xF8DDE000  LDR	LR, [SP, #0]
0xB203C	0xB003    ADD	SP, SP, #12
0xB203E	0x4770    BX	LR
; end of _mikrobus_logWrite
clicker_2_CEC1702__log_write:
;__c2_cec1702_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0xB15FC	0xB081    SUB	SP, SP, #4
0xB15FE	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__c2_cec1702_log.c, 19 :: 		logger( *data_ );
0xB1602	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0xB1604	0xB2CC    UXTB	R4, R1
0xB1606	0xB2E0    UXTB	R0, R4
0xB1608	0x4C03    LDR	R4, [PC, #12]
0xB160A	0x6824    LDR	R4, [R4, #0]
0xB160C	0x47A0    BLX	R4
;__c2_cec1702_log.c, 20 :: 		return 0;
0xB160E	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 21 :: 		}
L_end__log_write:
0xB1610	0xF8DDE000  LDR	LR, [SP, #0]
0xB1614	0xB001    ADD	SP, SP, #4
0xB1616	0x4770    BX	LR
0xB1618	0x00402000  	_logger+0
; end of clicker_2_CEC1702__log_write
__FloatToLongDouble:
;__Lib_MathDouble.c, 370 :: 		
0xB1C64	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 372 :: 		
0xB1C66	0xB504    PUSH	(R2, R14)
;__Lib_MathDouble.c, 374 :: 		
0xB1C68	0x0042    LSLS	R2, R0, #1
;__Lib_MathDouble.c, 375 :: 		
0xB1C6A	0x0E12    LSRS	R2, R2, #24
;__Lib_MathDouble.c, 376 :: 		
0xB1C6C	0xD00D    BEQ	__me_unfl
;__Lib_MathDouble.c, 378 :: 		
0xB1C6E	0x2AFF    CMP	R2, #255
;__Lib_MathDouble.c, 379 :: 		
0xB1C70	0xD00E    BEQ	__me_ovfl
;__Lib_MathDouble.c, 381 :: 		
0xB1C72	0xF5027260  ADD	R2, R2, #896
;__Lib_MathDouble.c, 383 :: 		
0xB1C76	0x0FC1    LSRS	R1, R0, #31
;__Lib_MathDouble.c, 384 :: 		
0xB1C78	0xEA4222C1  ORR	R2, R2, R1, LSL #11
;__Lib_MathDouble.c, 386 :: 		
0xB1C7C	0x4601    MOV	R1, R0
;__Lib_MathDouble.c, 388 :: 		
0xB1C7E	0x0748    LSLS	R0, R1, #29
;__Lib_MathDouble.c, 389 :: 		
0xB1C80	0x0249    LSLS	R1, R1, #9
;__Lib_MathDouble.c, 390 :: 		
0xB1C82	0x0B09    LSRS	R1, R1, #12
;__Lib_MathDouble.c, 391 :: 		
0xB1C84	0xEA415102  ORR	R1, R1, R2, LSL #20
;__Lib_MathDouble.c, 393 :: 		
0xB1C88	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 395 :: 		
__me_unfl:
0xB1C8A	0x2100    MOVS	R1, #0
;__Lib_MathDouble.c, 396 :: 		
0xB1C8C	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 398 :: 		
0xB1C8E	0xE005    B	__me_lab_end
;__Lib_MathDouble.c, 400 :: 		
__me_ovfl:
0xB1C90	0xF04F0000  MOV	R0, #0
;__Lib_MathDouble.c, 401 :: 		
0xB1C94	0x0DC9    LSRS	R1, R1, #23
;__Lib_MathDouble.c, 402 :: 		
0xB1C96	0x00C9    LSLS	R1, R1, #3
;__Lib_MathDouble.c, 403 :: 		
0xB1C98	0x1DC9    ADDS	R1, R1, #7
;__Lib_MathDouble.c, 404 :: 		
0xB1C9A	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 405 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 406 :: 		
0xB1C9C	0xE8BD4004  POP	(R2, R14)
;__Lib_MathDouble.c, 408 :: 		
L_end__FloatToLongDouble:
0xB1CA0	0xB001    ADD	SP, SP, #4
0xB1CA2	0x4770    BX	LR
; end of __FloatToLongDouble
_LongDoubleToStr:
;__Lib_Conversions.c, 782 :: 		
; str start address is: 0 (R0)
0xB1CA4	0xB083    SUB	SP, SP, #12
0xB1CA6	0xF8CDE000  STR	LR, [SP, #0]
; dnum start address is: 0 (R0)
0xB1CAA	0xEE102A10  VMOV	R2, S0
0xB1CAE	0xEE103A90  VMOV	R3, S1
0xB1CB2	0x4605    MOV	R5, R0
; str end address is: 0 (R0)
; dnum end address is: 0 (R0)
; dnum start address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 784 :: 		
; bpoint start address is: 0 (R0)
0xB1CB4	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 786 :: 		
; dexpon start address is: 4 (R1)
0xB1CB6	0xF2400100  MOVW	R1, #0
0xB1CBA	0xB209    SXTH	R1, R1
;__Lib_Conversions.c, 789 :: 		
0xB1CBC	0xE9CD2301  STRD	R2, R3, [SP, #4]
; dnum end address is: 8 (R2)
;__Lib_Conversions.c, 790 :: 		
0xB1CC0	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0xB1CC4	0xF09232FF  EORS	R2, R2, #-1
0xB1CC8	0xD101    BNE	L__LongDoubleToStr240
0xB1CCA	0xF09332FF  EORS	R2, R3, #-1
L__LongDoubleToStr240:
0xB1CCE	0xD106    BNE	L_LongDoubleToStr139
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 791 :: 		
0xB1CD0	0x4AB7    LDR	R2, [PC, #732]
0xB1CD2	0x4611    MOV	R1, R2
0xB1CD4	0x4628    MOV	R0, R5
; str end address is: 20 (R5)
0xB1CD6	0xF7FFFD87  BL	_strcpy+0
;__Lib_Conversions.c, 792 :: 		
0xB1CDA	0x2003    MOVS	R0, #3
0xB1CDC	0xE164    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 793 :: 		
L_LongDoubleToStr139:
;__Lib_Conversions.c, 794 :: 		
; i start address is: 28 (R7)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
; str start address is: 20 (R5)
0xB1CDE	0x2701    MOVS	R7, #1
;__Lib_Conversions.c, 795 :: 		
0xB1CE0	0xE9DD3401  LDRD	R3, R4, [SP, #4]
0xB1CE4	0xF3C372C0  UBFX	R2, R3, #31, #1
0xB1CE8	0xB15A    CBZ	R2, L__LongDoubleToStr192
;__Lib_Conversions.c, 796 :: 		
0xB1CEA	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0xB1CEE	0xF36F72DF  BFC	R2, #31, #1
0xB1CF2	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 797 :: 		
0xB1CF6	0x1C7F    ADDS	R7, R7, #1
0xB1CF8	0xB2BF    UXTH	R7, R7
;__Lib_Conversions.c, 798 :: 		
0xB1CFA	0x222D    MOVS	R2, #45
0xB1CFC	0x702A    STRB	R2, [R5, #0]
0xB1CFE	0x1C6E    ADDS	R6, R5, #1
; str end address is: 20 (R5)
; str start address is: 24 (R6)
; str end address is: 24 (R6)
; i end address is: 28 (R7)
;__Lib_Conversions.c, 799 :: 		
0xB1D00	0xE000    B	L_LongDoubleToStr140
L__LongDoubleToStr192:
;__Lib_Conversions.c, 795 :: 		
0xB1D02	0x462E    MOV	R6, R5
;__Lib_Conversions.c, 799 :: 		
L_LongDoubleToStr140:
;__Lib_Conversions.c, 800 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0xB1D04	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0xB1D08	0xF0920200  EORS	R2, R2, #0
0xB1D0C	0xD101    BNE	L__LongDoubleToStr241
0xB1D0E	0xF0930200  EORS	R2, R3, #0
L__LongDoubleToStr241:
0xB1D12	0xD106    BNE	L_LongDoubleToStr141
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
; i end address is: 28 (R7)
;__Lib_Conversions.c, 801 :: 		
0xB1D14	0x4AA7    LDR	R2, [PC, #668]
0xB1D16	0x4611    MOV	R1, R2
0xB1D18	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0xB1D1A	0xF7FFFD65  BL	_strcpy+0
;__Lib_Conversions.c, 802 :: 		
0xB1D1E	0x2000    MOVS	R0, #0
0xB1D20	0xE142    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 803 :: 		
L_LongDoubleToStr141:
;__Lib_Conversions.c, 804 :: 		
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0xB1D22	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0xB1D26	0xF04F0200  MOV	R2, #0
0xB1D2A	0x4BA3    LDR	R3, [PC, #652]
0xB1D2C	0xEA940202  EORS	R2, R4, R2, LSL #0
0xB1D30	0xD101    BNE	L__LongDoubleToStr242
0xB1D32	0xEA950203  EORS	R2, R5, R3, LSL #0
L__LongDoubleToStr242:
0xB1D36	0xD106    BNE	L_LongDoubleToStr142
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 805 :: 		
0xB1D38	0x4AA0    LDR	R2, [PC, #640]
0xB1D3A	0x4611    MOV	R1, R2
0xB1D3C	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0xB1D3E	0xF7FFFD53  BL	_strcpy+0
;__Lib_Conversions.c, 806 :: 		
0xB1D42	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0xB1D44	0xE130    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 807 :: 		
L_LongDoubleToStr142:
;__Lib_Conversions.c, 815 :: 		
; str start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0xB1D46	0xFA5FFA80  UXTB	R10, R0
; dexpon end address is: 4 (R1)
; str end address is: 24 (R6)
0xB1D4A	0xFA0FF981  SXTH	R9, R1
0xB1D4E	0x46B3    MOV	R11, R6
L_LongDoubleToStr143:
; bpoint end address is: 0 (R0)
; str start address is: 44 (R11)
; dexpon start address is: 36 (R9)
; bpoint start address is: 40 (R10)
0xB1D50	0xED9D1B01  VLDR.64	D2, [SP, #4]
0xB1D54	0xF04F0200  MOV	R2, #0
0xB1D58	0x4B99    LDR	R3, [PC, #612]
0xB1D5A	0xEE002A10  VMOV	S0, R2
0xB1D5E	0xEE003A90  VMOV	S1, R3
0xB1D62	0xEE112A10  VMOV	R2, S2
0xB1D66	0xEE113A90  VMOV	R3, S3
0xB1D6A	0xEE100A10  VMOV	R0, S0
0xB1D6E	0xEE101A90  VMOV	R1, S1
0xB1D72	0xF7FFFCF5  BL	__Compare_DP+0
0xB1D76	0xF2400000  MOVW	R0, #0
0xB1D7A	0xDD00    BLE	L__LongDoubleToStr243
0xB1D7C	0x2001    MOVS	R0, #1
L__LongDoubleToStr243:
0xB1D7E	0xB1C8    CBZ	R0, L_LongDoubleToStr144
;__Lib_Conversions.c, 816 :: 		
0xB1D80	0xED9D1B01  VLDR.64	D2, [SP, #4]
0xB1D84	0xF04F0200  MOV	R2, #0
0xB1D88	0x4B8E    LDR	R3, [PC, #568]
0xB1D8A	0xEE002A10  VMOV	S0, R2
0xB1D8E	0xEE003A90  VMOV	S1, R3
0xB1D92	0xEE110A10  VMOV	R0, S2
0xB1D96	0xEE111A90  VMOV	R1, S3
0xB1D9A	0xEE102A10  VMOV	R2, S0
0xB1D9E	0xEE103A90  VMOV	R3, S1
0xB1DA2	0xF7FFFD37  BL	__Mul_DP+0
0xB1DA6	0xE9CD0101  STRD	R0, R1, [SP, #4]
;__Lib_Conversions.c, 817 :: 		
0xB1DAA	0xF1A90901  SUB	R9, R9, #1
0xB1DAE	0xFA0FF989  SXTH	R9, R9
;__Lib_Conversions.c, 818 :: 		
0xB1DB2	0xE7CD    B	L_LongDoubleToStr143
L_LongDoubleToStr144:
;__Lib_Conversions.c, 823 :: 		
; str end address is: 44 (R11)
; dexpon end address is: 36 (R9)
L_LongDoubleToStr145:
; bpoint end address is: 40 (R10)
; bpoint start address is: 40 (R10)
; dexpon start address is: 36 (R9)
; str start address is: 44 (R11)
0xB1DB4	0xED9D1B01  VLDR.64	D2, [SP, #4]
0xB1DB8	0xF04F0200  MOV	R2, #0
0xB1DBC	0x4B81    LDR	R3, [PC, #516]
0xB1DBE	0xEE002A10  VMOV	S0, R2
0xB1DC2	0xEE003A90  VMOV	S1, R3
0xB1DC6	0xEE112A10  VMOV	R2, S2
0xB1DCA	0xEE113A90  VMOV	R3, S3
0xB1DCE	0xEE100A10  VMOV	R0, S0
0xB1DD2	0xEE101A90  VMOV	R1, S1
0xB1DD6	0xF7FFFCC3  BL	__Compare_DP+0
0xB1DDA	0xF2400000  MOVW	R0, #0
0xB1DDE	0xDC00    BGT	L__LongDoubleToStr244
0xB1DE0	0x2001    MOVS	R0, #1
L__LongDoubleToStr244:
0xB1DE2	0xB1C0    CBZ	R0, L_LongDoubleToStr146
;__Lib_Conversions.c, 824 :: 		
0xB1DE4	0xED9D1B01  VLDR.64	D2, [SP, #4]
0xB1DE8	0x4A77    LDR	R2, [PC, #476]
0xB1DEA	0x4B78    LDR	R3, [PC, #480]
0xB1DEC	0xEE002A10  VMOV	S0, R2
0xB1DF0	0xEE003A90  VMOV	S1, R3
0xB1DF4	0xEE110A10  VMOV	R0, S2
0xB1DF8	0xEE111A90  VMOV	R1, S3
0xB1DFC	0xEE102A10  VMOV	R2, S0
0xB1E00	0xEE103A90  VMOV	R3, S1
0xB1E04	0xF7FFFD06  BL	__Mul_DP+0
0xB1E08	0xE9CD0101  STRD	R0, R1, [SP, #4]
;__Lib_Conversions.c, 825 :: 		
0xB1E0C	0xF1090901  ADD	R9, R9, #1
0xB1E10	0xFA0FF989  SXTH	R9, R9
;__Lib_Conversions.c, 826 :: 		
0xB1E14	0xE7CE    B	L_LongDoubleToStr145
L_LongDoubleToStr146:
;__Lib_Conversions.c, 839 :: 		
0xB1E16	0x9A02    LDR	R2, [SP, #8]
0xB1E18	0xF3C2520A  UBFX	R2, R2, #20, #11
0xB1E1C	0xF2A232FF  SUBW	R2, R2, #1023
; d start address is: 0 (R0)
0xB1E20	0xB290    UXTH	R0, R2
;__Lib_Conversions.c, 843 :: 		
0xB1E22	0xAA01    ADD	R2, SP, #4
0xB1E24	0x1DD3    ADDS	R3, R2, #7
0xB1E26	0x2201    MOVS	R2, #1
0xB1E28	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 844 :: 		
0xB1E2A	0x2301    MOVS	R3, #1
0xB1E2C	0x9A02    LDR	R2, [SP, #8]
0xB1E2E	0xF363521E  BFI	R2, R3, #20, #11
0xB1E32	0x9202    STR	R2, [SP, #8]
;__Lib_Conversions.c, 846 :: 		
0xB1E34	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0xB1E38	0x012B    LSLS	R3, R5, #4
0xB1E3A	0x0F22    LSRS	R2, R4, #28
0xB1E3C	0x4313    ORRS	R3, R2
0xB1E3E	0x0122    LSLS	R2, R4, #4
0xB1E40	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 848 :: 		
0xB1E44	0xB286    UXTH	R6, R0
0xB1E46	0x2700    MOVS	R7, #0
; d end address is: 0 (R0)
0xB1E48	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0xB1E4C	0xF1B60220  SUBS	R2, R6, #32
0xB1E50	0xD509    BPL	L__LongDoubleToStr245
0xB1E52	0xF1C60220  RSB	R2, R6, #32
0xB1E56	0xFA24F202  LSR	R2, R4, R2
0xB1E5A	0xFA05F306  LSL	R3, R5, R6
0xB1E5E	0x4313    ORRS	R3, R2
0xB1E60	0xFA04F206  LSL	R2, R4, R6
0xB1E64	0xE002    B	L__LongDoubleToStr246
L__LongDoubleToStr245:
0xB1E66	0xFA04F302  LSL	R3, R4, R2
0xB1E6A	0x2200    MOVS	R2, #0
L__LongDoubleToStr246:
0xB1E6C	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 850 :: 		
0xB1E70	0xAA01    ADD	R2, SP, #4
0xB1E72	0x1DD2    ADDS	R2, R2, #7
0xB1E74	0x7812    LDRB	R2, [R2, #0]
0xB1E76	0x3230    ADDS	R2, #48
0xB1E78	0xF88B2000  STRB	R2, [R11, #0]
0xB1E7C	0xF10B0001  ADD	R0, R11, #1
; str end address is: 44 (R11)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 851 :: 		
0xB1E80	0xF1B90F01  CMP	R9, #1
0xB1E84	0xDB06    BLT	L__LongDoubleToStr189
0xB1E86	0xF1B90F06  CMP	R9, #6
0xB1E8A	0xDC03    BGT	L__LongDoubleToStr188
0xB1E8C	0x4607    MOV	R7, R0
; bpoint end address is: 40 (R10)
0xB1E8E	0xFA5FF18A  UXTB	R1, R10
0xB1E92	0xE003    B	L_LongDoubleToStr149
L__LongDoubleToStr189:
L__LongDoubleToStr188:
;__Lib_Conversions.c, 852 :: 		
0xB1E94	0x222E    MOVS	R2, #46
0xB1E96	0x7002    STRB	R2, [R0, #0]
0xB1E98	0x1C47    ADDS	R7, R0, #1
; str end address is: 0 (R0)
; str start address is: 28 (R7)
;__Lib_Conversions.c, 853 :: 		
; bpoint start address is: 4 (R1)
0xB1E9A	0x2101    MOVS	R1, #1
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 854 :: 		
L_LongDoubleToStr149:
;__Lib_Conversions.c, 855 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 28 (R7)
; d start address is: 0 (R0)
0xB1E9C	0xF240000F  MOVW	R0, #15
; dexpon end address is: 36 (R9)
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0xB1EA0	0xFA0FF689  SXTH	R6, R9
L_LongDoubleToStr150:
; d start address is: 0 (R0)
; str start address is: 28 (R7)
; bpoint start address is: 4 (R1)
; dexpon start address is: 24 (R6)
0xB1EA4	0xB378    CBZ	R0, L_LongDoubleToStr151
;__Lib_Conversions.c, 856 :: 		
0xB1EA6	0xAA01    ADD	R2, SP, #4
0xB1EA8	0x1DD3    ADDS	R3, R2, #7
0xB1EAA	0x2200    MOVS	R2, #0
0xB1EAC	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 857 :: 		
0xB1EAE	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0xB1EB2	0x009D    LSLS	R5, R3, #2
0xB1EB4	0x0F94    LSRS	R4, R2, #30
0xB1EB6	0x4325    ORRS	R5, R4
0xB1EB8	0x0094    LSLS	R4, R2, #2
0xB1EBA	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0xB1EBE	0x1912    ADDS	R2, R2, R4
0xB1EC0	0x416B    ADCS	R3, R5
0xB1EC2	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 858 :: 		
0xB1EC6	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0xB1ECA	0x006B    LSLS	R3, R5, #1
0xB1ECC	0x0FE2    LSRS	R2, R4, #31
0xB1ECE	0x4313    ORRS	R3, R2
0xB1ED0	0x0062    LSLS	R2, R4, #1
0xB1ED2	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 859 :: 		
0xB1ED6	0xAA01    ADD	R2, SP, #4
0xB1ED8	0x1DD2    ADDS	R2, R2, #7
0xB1EDA	0x7812    LDRB	R2, [R2, #0]
0xB1EDC	0x3230    ADDS	R2, #48
0xB1EDE	0x703A    STRB	R2, [R7, #0]
0xB1EE0	0x1C7A    ADDS	R2, R7, #1
; str end address is: 28 (R7)
; str start address is: 16 (R4)
0xB1EE2	0x4614    MOV	R4, R2
;__Lib_Conversions.c, 860 :: 		
0xB1EE4	0xB959    CBNZ	R1, L__LongDoubleToStr194
;__Lib_Conversions.c, 861 :: 		
0xB1EE6	0x1E72    SUBS	R2, R6, #1
0xB1EE8	0xB212    SXTH	R2, R2
; dexpon end address is: 24 (R6)
; dexpon start address is: 12 (R3)
0xB1EEA	0xB213    SXTH	R3, R2
0xB1EEC	0xB922    CBNZ	R2, L__LongDoubleToStr193
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 862 :: 		
0xB1EEE	0x222E    MOVS	R2, #46
0xB1EF0	0x7022    STRB	R2, [R4, #0]
0xB1EF2	0x1C67    ADDS	R7, R4, #1
; str end address is: 16 (R4)
; str start address is: 28 (R7)
;__Lib_Conversions.c, 863 :: 		
; bpoint start address is: 4 (R1)
0xB1EF4	0x2101    MOVS	R1, #1
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 864 :: 		
0xB1EF6	0xE000    B	L_LongDoubleToStr154
L__LongDoubleToStr193:
;__Lib_Conversions.c, 861 :: 		
0xB1EF8	0x4627    MOV	R7, R4
;__Lib_Conversions.c, 864 :: 		
L_LongDoubleToStr154:
; bpoint start address is: 4 (R1)
; str start address is: 28 (R7)
0xB1EFA	0xB21E    SXTH	R6, R3
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0xB1EFC	0xE000    B	L_LongDoubleToStr153
L__LongDoubleToStr194:
;__Lib_Conversions.c, 860 :: 		
0xB1EFE	0x4627    MOV	R7, R4
;__Lib_Conversions.c, 864 :: 		
L_LongDoubleToStr153:
;__Lib_Conversions.c, 855 :: 		
; str start address is: 28 (R7)
; bpoint start address is: 4 (R1)
; dexpon start address is: 24 (R6)
0xB1F00	0x1E40    SUBS	R0, R0, #1
0xB1F02	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 865 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0xB1F04	0xE7CE    B	L_LongDoubleToStr150
L_LongDoubleToStr151:
;__Lib_Conversions.c, 866 :: 		
0xB1F06	0x4639    MOV	R1, R7
; dexpon end address is: 24 (R6)
0xB1F08	0xB230    SXTH	R0, R6
L_LongDoubleToStr155:
; str end address is: 28 (R7)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0xB1F0A	0x1E4A    SUBS	R2, R1, #1
0xB1F0C	0x7812    LDRB	R2, [R2, #0]
0xB1F0E	0x2A30    CMP	R2, #48
0xB1F10	0xD101    BNE	L_LongDoubleToStr156
;__Lib_Conversions.c, 867 :: 		
0xB1F12	0x1E49    SUBS	R1, R1, #1
0xB1F14	0xE7F9    B	L_LongDoubleToStr155
L_LongDoubleToStr156:
;__Lib_Conversions.c, 868 :: 		
0xB1F16	0x1E4A    SUBS	R2, R1, #1
0xB1F18	0x7812    LDRB	R2, [R2, #0]
0xB1F1A	0x2A2E    CMP	R2, #46
0xB1F1C	0xD101    BNE	L__LongDoubleToStr195
;__Lib_Conversions.c, 869 :: 		
0xB1F1E	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0xB1F20	0xE7FF    B	L_LongDoubleToStr157
L__LongDoubleToStr195:
;__Lib_Conversions.c, 868 :: 		
;__Lib_Conversions.c, 869 :: 		
L_LongDoubleToStr157:
;__Lib_Conversions.c, 870 :: 		
; str start address is: 4 (R1)
0xB1F22	0x2800    CMP	R0, #0
0xB1F24	0xD03C    BEQ	L__LongDoubleToStr200
;__Lib_Conversions.c, 871 :: 		
0xB1F26	0x2265    MOVS	R2, #101
0xB1F28	0x700A    STRB	R2, [R1, #0]
0xB1F2A	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 872 :: 		
0xB1F2C	0x2800    CMP	R0, #0
0xB1F2E	0xDA05    BGE	L__LongDoubleToStr196
;__Lib_Conversions.c, 873 :: 		
0xB1F30	0x222D    MOVS	R2, #45
0xB1F32	0x700A    STRB	R2, [R1, #0]
0xB1F34	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 874 :: 		
0xB1F36	0x4243    RSBS	R3, R0, #0
0xB1F38	0xB21B    SXTH	R3, R3
; dexpon end address is: 0 (R0)
; dexpon start address is: 12 (R3)
; dexpon end address is: 12 (R3)
; str end address is: 4 (R1)
;__Lib_Conversions.c, 875 :: 		
0xB1F3A	0xE000    B	L_LongDoubleToStr159
L__LongDoubleToStr196:
;__Lib_Conversions.c, 872 :: 		
0xB1F3C	0xB203    SXTH	R3, R0
;__Lib_Conversions.c, 875 :: 		
L_LongDoubleToStr159:
;__Lib_Conversions.c, 876 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0xB1F3E	0xB298    UXTH	R0, R3
;__Lib_Conversions.c, 877 :: 		
0xB1F40	0xB29A    UXTH	R2, R3
; dexpon end address is: 12 (R3)
0xB1F42	0x2A63    CMP	R2, #99
0xB1F44	0xD915    BLS	L__LongDoubleToStr197
;__Lib_Conversions.c, 878 :: 		
0xB1F46	0x2264    MOVS	R2, #100
0xB1F48	0xFBB0F2F2  UDIV	R2, R0, R2
0xB1F4C	0xB292    UXTH	R2, R2
0xB1F4E	0x3230    ADDS	R2, #48
0xB1F50	0x700A    STRB	R2, [R1, #0]
0xB1F52	0x1C4D    ADDS	R5, R1, #1
0xB1F54	0x4629    MOV	R1, R5
;__Lib_Conversions.c, 879 :: 		
0xB1F56	0x220A    MOVS	R2, #10
0xB1F58	0xFBB0F4F2  UDIV	R4, R0, R2
0xB1F5C	0xB2A4    UXTH	R4, R4
0xB1F5E	0x230A    MOVS	R3, #10
0xB1F60	0xFBB4F2F3  UDIV	R2, R4, R3
0xB1F64	0xFB034212  MLS	R2, R3, R2, R4
0xB1F68	0xB292    UXTH	R2, R2
0xB1F6A	0x3230    ADDS	R2, #48
0xB1F6C	0x702A    STRB	R2, [R5, #0]
0xB1F6E	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
;__Lib_Conversions.c, 880 :: 		
0xB1F70	0xE7FF    B	L_LongDoubleToStr160
L__LongDoubleToStr197:
;__Lib_Conversions.c, 877 :: 		
;__Lib_Conversions.c, 880 :: 		
L_LongDoubleToStr160:
;__Lib_Conversions.c, 881 :: 		
; str start address is: 4 (R1)
0xB1F72	0x2809    CMP	R0, #9
0xB1F74	0xD909    BLS	L__LongDoubleToStr198
0xB1F76	0x2863    CMP	R0, #99
0xB1F78	0xD208    BCS	L__LongDoubleToStr199
L__LongDoubleToStr186:
;__Lib_Conversions.c, 882 :: 		
0xB1F7A	0x220A    MOVS	R2, #10
0xB1F7C	0xFBB0F2F2  UDIV	R2, R0, R2
0xB1F80	0xB292    UXTH	R2, R2
0xB1F82	0x3230    ADDS	R2, #48
0xB1F84	0x700A    STRB	R2, [R1, #0]
0xB1F86	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
;__Lib_Conversions.c, 881 :: 		
0xB1F88	0xE7FF    B	L__LongDoubleToStr191
L__LongDoubleToStr198:
L__LongDoubleToStr191:
; str start address is: 4 (R1)
; str end address is: 4 (R1)
0xB1F8A	0xE7FF    B	L__LongDoubleToStr190
L__LongDoubleToStr199:
L__LongDoubleToStr190:
;__Lib_Conversions.c, 883 :: 		
; str start address is: 4 (R1)
0xB1F8C	0x230A    MOVS	R3, #10
0xB1F8E	0xFBB0F2F3  UDIV	R2, R0, R3
0xB1F92	0xFB030212  MLS	R2, R3, R2, R0
0xB1F96	0xB292    UXTH	R2, R2
; d end address is: 0 (R0)
0xB1F98	0x3230    ADDS	R2, #48
0xB1F9A	0x700A    STRB	R2, [R1, #0]
0xB1F9C	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 884 :: 		
0xB1F9E	0xE000    B	L_LongDoubleToStr158
L__LongDoubleToStr200:
;__Lib_Conversions.c, 870 :: 		
0xB1FA0	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 884 :: 		
L_LongDoubleToStr158:
;__Lib_Conversions.c, 885 :: 		
; str start address is: 0 (R0)
0xB1FA2	0x2200    MOVS	R2, #0
0xB1FA4	0x7002    STRB	R2, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 886 :: 		
0xB1FA6	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 887 :: 		
L_end_LongDoubleToStr:
0xB1FA8	0xF8DDE000  LDR	LR, [SP, #0]
0xB1FAC	0xB003    ADD	SP, SP, #12
0xB1FAE	0x4770    BX	LR
0xB1FB0	0x00102000  	?lstr4___Lib_Conversions+0
0xB1FB4	0x00142000  	?lstr5___Lib_Conversions+0
0xB1FB8	0x00007FF0  	#2146435072
0xB1FBC	0x00162000  	?lstr6___Lib_Conversions+0
0xB1FC0	0x00003FF0  	#1072693248
0xB1FC4	0x00004024  	#1076101120
0xB1FC8	0x999A9999  	#-1717986918
0xB1FCC	0x99993FB9  	#1069128089
; end of _LongDoubleToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0xB17E8	0xB081    SUB	SP, SP, #4
0xB17EA	0x9100    STR	R1, [SP, #0]
0xB17EC	0x4601    MOV	R1, R0
0xB17EE	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0xB17F0	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0xB17F2	0x461C    MOV	R4, R3
0xB17F4	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0xB17F6	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0xB17F8	0x4603    MOV	R3, R0
0xB17FA	0x1C42    ADDS	R2, R0, #1
0xB17FC	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0xB17FE	0x781A    LDRB	R2, [R3, #0]
0xB1800	0x7022    STRB	R2, [R4, #0]
0xB1802	0x7822    LDRB	R2, [R4, #0]
0xB1804	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0xB1806	0x462B    MOV	R3, R5
0xB1808	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0xB180A	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0xB180C	0xB001    ADD	SP, SP, #4
0xB180E	0x4770    BX	LR
; end of _strcpy
__Compare_DP:
;__Lib_MathDouble.c, 1530 :: 		
0xB1760	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1532 :: 		
0xB1762	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 1534 :: 		
0xB1764	0x4299    CMP	R1, R3
;__Lib_MathDouble.c, 1535 :: 		
0xB1766	0xD101    BNE	__me_label_1
;__Lib_MathDouble.c, 1536 :: 		
0xB1768	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 1537 :: 		
0xB176A	0xD02F    BEQ	__me_label_done
;__Lib_MathDouble.c, 1539 :: 		
__me_label_1:
;__Lib_MathDouble.c, 1540 :: 		
0xB176C	0xEA500402  ORRS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1541 :: 		
0xB1770	0xD104    BNE	__me_label_2
;__Lib_MathDouble.c, 1542 :: 		
0xB1772	0xEA410403  ORR	R4, R1, R3, LSL #0
;__Lib_MathDouble.c, 1543 :: 		
0xB1776	0x0064    LSLS	R4, R4, #1
;__Lib_MathDouble.c, 1544 :: 		
0xB1778	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 1545 :: 		
0xB177A	0xD027    BEQ	__me_label_done
;__Lib_MathDouble.c, 1547 :: 		
__me_label_2:
;__Lib_MathDouble.c, 1548 :: 		
0xB177C	0xEA500441  ORRS	R4, R0, R1, LSL #1
;__Lib_MathDouble.c, 1549 :: 		
0xB1780	0xD101    BNE	__me_label_3
;__Lib_MathDouble.c, 1551 :: 		
0xB1782	0x429C    CMP	R4, R3
;__Lib_MathDouble.c, 1552 :: 		
0xB1784	0xE022    B	__me_label_done
;__Lib_MathDouble.c, 1554 :: 		
__me_label_3:
;__Lib_MathDouble.c, 1555 :: 		
0xB1786	0x004C    LSLS	R4, R1, #1
;__Lib_MathDouble.c, 1556 :: 		
0xB1788	0x1564    ASRS	R4, R4, #21
;__Lib_MathDouble.c, 1557 :: 		
0xB178A	0x1C64    ADDS	R4, R4, #1
;__Lib_MathDouble.c, 1558 :: 		
0xB178C	0xD107    BNE	__me_label_4
;__Lib_MathDouble.c, 1559 :: 		
0xB178E	0x005C    LSLS	R4, R3, #1
;__Lib_MathDouble.c, 1560 :: 		
0xB1790	0x1564    ASRS	R4, R4, #21
;__Lib_MathDouble.c, 1561 :: 		
0xB1792	0x1C64    ADDS	R4, R4, #1
;__Lib_MathDouble.c, 1562 :: 		
0xB1794	0xD103    BNE	__me_label_4
;__Lib_MathDouble.c, 1564 :: 		
0xB1796	0x0FDC    LSRS	R4, R3, #31
;__Lib_MathDouble.c, 1565 :: 		
0xB1798	0xEBB434D1  SUBS	R4, R4, R1, LSR #31
;__Lib_MathDouble.c, 1566 :: 		
0xB179C	0xE016    B	__me_label_done
;__Lib_MathDouble.c, 1568 :: 		
__me_label_4:
;__Lib_MathDouble.c, 1569 :: 		
0xB179E	0x2B00    CMP	R3, #0
;__Lib_MathDouble.c, 1570 :: 		
0xB17A0	0xD40A    BMI	__me_label_6
;__Lib_MathDouble.c, 1572 :: 		
0xB17A2	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1573 :: 		
0xB17A4	0xD412    BMI	__me_label_done
;__Lib_MathDouble.c, 1575 :: 		
__me_label_op1_pos:
;__Lib_MathDouble.c, 1576 :: 		
0xB17A6	0x4299    CMP	R1, R3
;__Lib_MathDouble.c, 1577 :: 		
0xB17A8	0xD110    BNE	__me_label_done
;__Lib_MathDouble.c, 1578 :: 		
0xB17AA	0xEA900402  EORS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1579 :: 		
0xB17AE	0xD401    BMI	__me_label_5
;__Lib_MathDouble.c, 1580 :: 		
0xB17B0	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 1581 :: 		
0xB17B2	0xE00B    B	__me_label_done
;__Lib_MathDouble.c, 1583 :: 		
__me_label_5:
;__Lib_MathDouble.c, 1584 :: 		
0xB17B4	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 1585 :: 		
0xB17B6	0xE009    B	__me_label_done
;__Lib_MathDouble.c, 1587 :: 		
__me_label_6:
;__Lib_MathDouble.c, 1588 :: 		
0xB17B8	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1589 :: 		
0xB17BA	0xDC07    BGT	__me_label_done
;__Lib_MathDouble.c, 1590 :: 		
0xB17BC	0x428B    CMP	R3, R1
;__Lib_MathDouble.c, 1591 :: 		
0xB17BE	0xD105    BNE	__me_label_done
;__Lib_MathDouble.c, 1592 :: 		
0xB17C0	0xEA900402  EORS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1593 :: 		
0xB17C4	0xD401    BMI	__me_label_7
;__Lib_MathDouble.c, 1594 :: 		
0xB17C6	0x4282    CMP	R2, R0
;__Lib_MathDouble.c, 1595 :: 		
0xB17C8	0xE000    B	__me_label_done
;__Lib_MathDouble.c, 1597 :: 		
__me_label_7:
;__Lib_MathDouble.c, 1598 :: 		
0xB17CA	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 1600 :: 		
__me_label_done:
;__Lib_MathDouble.c, 1601 :: 		
0xB17CC	0xF3EF8400  MRS	R4, #0
;__Lib_MathDouble.c, 1602 :: 		
0xB17D0	0xBF54    ITE	PL
;__Lib_MathDouble.c, 1603 :: 		
0xB17D2	0xF0445400  ORRPL	R4, R4, #536870912
;__Lib_MathDouble.c, 1604 :: 		
0xB17D6	0xF0245400  BICMI	R4, R4, #536870912
;__Lib_MathDouble.c, 1606 :: 		
0xB17DA	0xF3848800  MSR	#0, R4
;__Lib_MathDouble.c, 1608 :: 		
0xB17DE	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 1610 :: 		
L_end__Compare_DP:
0xB17E2	0xB001    ADD	SP, SP, #4
0xB17E4	0x4770    BX	LR
; end of __Compare_DP
__Mul_DP:
;__Lib_MathDouble.c, 1275 :: 		
0xB1814	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1277 :: 		
0xB1816	0xE92D41FC  PUSH	(R2, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 1279 :: 		
0xB181A	0xEA910803  EORS	R8, R1, R3, LSL #0
;__Lib_MathDouble.c, 1280 :: 		
0xB181E	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 1281 :: 		
0xB1820	0xF04F4800  MOVMI	R8, #-2147483648
;__Lib_MathDouble.c, 1282 :: 		
0xB1824	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 1284 :: 		
0xB1828	0xEA4F25C3  LSL	R5, R3, #11
;__Lib_MathDouble.c, 1285 :: 		
0xB182C	0xEA455552  ORR	R5, R5, R2, LSR #21
;__Lib_MathDouble.c, 1286 :: 		
0xB1830	0xEA4F26C2  LSL	R6, R2, #11
;__Lib_MathDouble.c, 1287 :: 		
0xB1834	0xEA4F0743  LSL	R7, R3, #1
;__Lib_MathDouble.c, 1288 :: 		
0xB1838	0x0D7F    LSRS	R7, R7, #21
;__Lib_MathDouble.c, 1289 :: 		
0xB183A	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 1290 :: 		
0xB183C	0xF0454500  ORRNE	R5, R5, #-2147483648
;__Lib_MathDouble.c, 1291 :: 		
0xB1840	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 1292 :: 		
0xB1844	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 1294 :: 		
0xB1848	0xE063    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1296 :: 		
0xB184A	0xF45F6EE0  MOVS	LR, #1792
;__Lib_MathDouble.c, 1297 :: 		
0xB184E	0xF11E0EFF  ADDS	LR, LR, #255
;__Lib_MathDouble.c, 1298 :: 		
0xB1852	0x4577    CMP	R7, LR
;__Lib_MathDouble.c, 1299 :: 		
0xB1854	0xD056    BEQ	__me_ovfl
;__Lib_MathDouble.c, 1301 :: 		
0xB1856	0xEA4F23C1  LSL	R3, R1, #11
;__Lib_MathDouble.c, 1302 :: 		
0xB185A	0xEA435350  ORR	R3, R3, R0, LSR #21
;__Lib_MathDouble.c, 1303 :: 		
0xB185E	0xEA4F22C0  LSL	R2, R0, #11
;__Lib_MathDouble.c, 1304 :: 		
0xB1862	0xEA4F0441  LSL	R4, R1, #1
;__Lib_MathDouble.c, 1305 :: 		
0xB1866	0x0D64    LSRS	R4, R4, #21
;__Lib_MathDouble.c, 1306 :: 		
0xB1868	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 1307 :: 		
0xB186A	0xF0434300  ORRNE	R3, R3, #-2147483648
;__Lib_MathDouble.c, 1308 :: 		
0xB186E	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 1309 :: 		
0xB1872	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 1311 :: 		
0xB1876	0xE04C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1313 :: 		
0xB1878	0x4574    CMP	R4, LR
;__Lib_MathDouble.c, 1314 :: 		
0xB187A	0xD043    BEQ	__me_ovfl
;__Lib_MathDouble.c, 1316 :: 		
0xB187C	0x19E4    ADDS	R4, R4, R7
;__Lib_MathDouble.c, 1319 :: 		
0xB187E	0xFBA30105  UMULL	R0, R1, R3, R5
;__Lib_MathDouble.c, 1320 :: 		
0xB1882	0xFBA3E706  UMULL	LR, R7, R3, R6
;__Lib_MathDouble.c, 1321 :: 		
0xB1886	0xFBA26306  UMULL	R6, R3, R2, R6
;__Lib_MathDouble.c, 1322 :: 		
0xB188A	0xEB1E0E03  ADDS	LR, LR, R3, LSL #0
;__Lib_MathDouble.c, 1323 :: 		
0xB188E	0xF1570700  ADCS	R7, R7, #0
;__Lib_MathDouble.c, 1324 :: 		
0xB1892	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1325 :: 		
0xB1896	0xFBA26305  UMULL	R6, R3, R2, R5
;__Lib_MathDouble.c, 1326 :: 		
0xB189A	0xEB1E0E06  ADDS	LR, LR, R6, LSL #0
;__Lib_MathDouble.c, 1327 :: 		
0xB189E	0xF1570700  ADCS	R7, R7, #0
;__Lib_MathDouble.c, 1328 :: 		
0xB18A2	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1329 :: 		
0xB18A6	0x18FF    ADDS	R7, R7, R3
;__Lib_MathDouble.c, 1330 :: 		
0xB18A8	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1331 :: 		
0xB18AC	0x19C0    ADDS	R0, R0, R7
;__Lib_MathDouble.c, 1332 :: 		
0xB18AE	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1334 :: 		
0xB18B2	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 1335 :: 		
0xB18B4	0xF44F6E80  MOVMI	LR, #1024
;__Lib_MathDouble.c, 1336 :: 		
0xB18B8	0xF44F7E00  MOVPL	LR, #512
;__Lib_MathDouble.c, 1338 :: 		
0xB18BC	0xEB10000E  ADDS	R0, R0, LR, LSL #0
;__Lib_MathDouble.c, 1339 :: 		
0xB18C0	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1341 :: 		
0xB18C4	0xBF48    IT	MI
;__Lib_MathDouble.c, 1342 :: 		
0xB18C6	0x1C64    ADDMI	R4, R4, #1
;__Lib_MathDouble.c, 1343 :: 		
0xB18C8	0xD401    BMI	__me_lab1
;__Lib_MathDouble.c, 1344 :: 		
0xB18CA	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 1345 :: 		
0xB18CC	0x4149    ADCS	R1, R1
;__Lib_MathDouble.c, 1347 :: 		
__me_lab1:
0xB18CE	0xF45F7740  MOVS	R7, #768
;__Lib_MathDouble.c, 1348 :: 		
0xB18D2	0x37FF    ADDS	R7, #255
;__Lib_MathDouble.c, 1349 :: 		
0xB18D4	0x1BE4    SUBS	R4, R4, R7
;__Lib_MathDouble.c, 1350 :: 		
0xB18D6	0xBFDE    ITTT	LE
;__Lib_MathDouble.c, 1351 :: 		
0xB18D8	0xF04F0100  MOVLE	R1, #0
;__Lib_MathDouble.c, 1352 :: 		
0xB18DC	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 1354 :: 		
0xB18E0	0xE017    BLE	__me_lab_end
;__Lib_MathDouble.c, 1356 :: 		
0xB18E2	0xF5176780  ADDS	R7, R7, #1024
;__Lib_MathDouble.c, 1357 :: 		
0xB18E6	0x42BC    CMP	R4, R7
;__Lib_MathDouble.c, 1358 :: 		
0xB18E8	0xD20C    BCS	__me_ovfl
;__Lib_MathDouble.c, 1360 :: 		
0xB18EA	0xEA4F20D0  LSR	R0, R0, #11
;__Lib_MathDouble.c, 1361 :: 		
0xB18EE	0xEA405041  ORR	R0, R0, R1, LSL #21
;__Lib_MathDouble.c, 1362 :: 		
0xB18F2	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 1363 :: 		
0xB18F6	0xEA4F3111  LSR	R1, R1, #12
;__Lib_MathDouble.c, 1364 :: 		
0xB18FA	0xEA415104  ORR	R1, R1, R4, LSL #20
;__Lib_MathDouble.c, 1365 :: 		
0xB18FE	0xEA410108  ORR	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1368 :: 		
0xB1902	0xE006    B	__me_lab_end
;__Lib_MathDouble.c, 1371 :: 		
__me_ovfl:
0xB1904	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 1372 :: 		
0xB1906	0x21FF    MOVS	R1, #255
;__Lib_MathDouble.c, 1373 :: 		
0xB1908	0x00C9    LSLS	R1, R1, #3
;__Lib_MathDouble.c, 1374 :: 		
0xB190A	0x1DC9    ADDS	R1, R1, #7
;__Lib_MathDouble.c, 1375 :: 		
0xB190C	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 1376 :: 		
0xB190E	0xEA510108  ORRS	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1377 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 1378 :: 		
0xB1912	0xE8BD41FC  POP	(R2, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 1380 :: 		
L_end__Mul_DP:
0xB1916	0xB001    ADD	SP, SP, #4
0xB1918	0x4770    BX	LR
; end of __Mul_DP
_irthermo3_getObjectTemperature:
;__irthermo3_driver.c, 350 :: 		float irthermo3_getObjectTemperature(){
0xB19D4	0xB085    SUB	SP, SP, #20
0xB19D6	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 356 :: 		if(getMode() != _MODE_CONTINUOUS){
0xB19DA	0xF7FFFE1F  BL	_getMode+0
0xB19DE	0x2803    CMP	R0, #3
0xB19E0	0xD001    BEQ	L_irthermo3_getObjectTemperature7
;__irthermo3_driver.c, 357 :: 		setSOCbit();
0xB19E2	0xF7FFFE2B  BL	_setSOCbit+0
;__irthermo3_driver.c, 358 :: 		}
L_irthermo3_getObjectTemperature7:
;__irthermo3_driver.c, 359 :: 		clearDataAvailable();
0xB19E6	0xF7FFFE59  BL	_clearDataAvailable+0
;__irthermo3_driver.c, 360 :: 		waitForNewData(750);
0xB19EA	0xF24020EE  MOVW	R0, #750
0xB19EE	0xF7FFFE37  BL	_waitForNewData+0
;__irthermo3_driver.c, 361 :: 		irthermo3_getAmbientTemperature();
0xB19F2	0xF000FCAD  BL	_irthermo3_getAmbientTemperature+0
;__irthermo3_driver.c, 363 :: 		sixRAM = readEEPROM16(RAM_6);
0xB19F6	0xF2440005  MOVW	R0, #16389
0xB19FA	0xF7FFF9D7  BL	_readEEPROM16+0
0xB19FE	0xF8AD0008  STRH	R0, [SP, #8]
;__irthermo3_driver.c, 364 :: 		nineRAM = readEEPROM16(RAM_9);
0xB1A02	0xF2440008  MOVW	R0, #16392
0xB1A06	0xF7FFF9D1  BL	_readEEPROM16+0
0xB1A0A	0xF8AD000A  STRH	R0, [SP, #10]
;__irthermo3_driver.c, 365 :: 		cyclePosition = getCycle();
0xB1A0E	0xF7FFFFA1  BL	_getCycle+0
; cyclePosition start address is: 4 (R1)
0xB1A12	0xB2C1    UXTB	R1, R0
;__irthermo3_driver.c, 366 :: 		if(cyclePosition == 1){
0xB1A14	0x2801    CMP	R0, #1
0xB1A16	0xD10C    BNE	L_irthermo3_getObjectTemperature8
; cyclePosition end address is: 4 (R1)
;__irthermo3_driver.c, 367 :: 		lowRAM = readEEPROM16(RAM_4);
0xB1A18	0xF2440003  MOVW	R0, #16387
0xB1A1C	0xF7FFF9C6  BL	_readEEPROM16+0
0xB1A20	0xF8AD0004  STRH	R0, [SP, #4]
;__irthermo3_driver.c, 368 :: 		hiRam = readEEPROM16(RAM_5);
0xB1A24	0xF2440004  MOVW	R0, #16388
0xB1A28	0xF7FFF9C0  BL	_readEEPROM16+0
0xB1A2C	0xF8AD0006  STRH	R0, [SP, #6]
;__irthermo3_driver.c, 369 :: 		}
0xB1A30	0xE01A    B	L_irthermo3_getObjectTemperature9
L_irthermo3_getObjectTemperature8:
;__irthermo3_driver.c, 370 :: 		else if(cyclePosition == 2){
; cyclePosition start address is: 4 (R1)
0xB1A32	0x2902    CMP	R1, #2
0xB1A34	0xD10C    BNE	L_irthermo3_getObjectTemperature10
; cyclePosition end address is: 4 (R1)
;__irthermo3_driver.c, 371 :: 		lowRAM = readEEPROM16(RAM_7);
0xB1A36	0xF2440006  MOVW	R0, #16390
0xB1A3A	0xF7FFF9B7  BL	_readEEPROM16+0
0xB1A3E	0xF8AD0004  STRH	R0, [SP, #4]
;__irthermo3_driver.c, 372 :: 		hiRam = readEEPROM16(RAM_8);
0xB1A42	0xF2440007  MOVW	R0, #16391
0xB1A46	0xF7FFF9B1  BL	_readEEPROM16+0
0xB1A4A	0xF8AD0006  STRH	R0, [SP, #6]
;__irthermo3_driver.c, 373 :: 		}
0xB1A4E	0xE00B    B	L_irthermo3_getObjectTemperature11
L_irthermo3_getObjectTemperature10:
;__irthermo3_driver.c, 375 :: 		lowRAM = readEEPROM16(RAM_4);
0xB1A50	0xF2440003  MOVW	R0, #16387
0xB1A54	0xF7FFF9AA  BL	_readEEPROM16+0
0xB1A58	0xF8AD0004  STRH	R0, [SP, #4]
;__irthermo3_driver.c, 376 :: 		hiRam = readEEPROM16(RAM_5);
0xB1A5C	0xF2440004  MOVW	R0, #16388
0xB1A60	0xF7FFF9A4  BL	_readEEPROM16+0
0xB1A64	0xF8AD0006  STRH	R0, [SP, #6]
;__irthermo3_driver.c, 377 :: 		}
L_irthermo3_getObjectTemperature11:
L_irthermo3_getObjectTemperature9:
;__irthermo3_driver.c, 379 :: 		for (i = 0 ; i < 3 ; i++){
; i start address is: 40 (R10)
0xB1A68	0xF2400A00  MOVW	R10, #0
; i end address is: 40 (R10)
0xB1A6C	0xFA5FF68A  UXTB	R6, R10
L_irthermo3_getObjectTemperature12:
; i start address is: 24 (R6)
0xB1A70	0x2E03    CMP	R6, #3
0xB1A72	0xF08080D1  BCS	L_irthermo3_getObjectTemperature13
;__irthermo3_driver.c, 380 :: 		VRta = nineRAM + Gb * (sixRAM / 12.0);
0xB1A76	0xF9BD0008  LDRSH	R0, [SP, #8]
0xB1A7A	0xEE010A10  VMOV	S2, R0
0xB1A7E	0xEEB81AC1  VCVT.F32.S32	S2, S2
0xB1A82	0xEEB20A08  VMOV.F32	S0, #12
0xB1A86	0xEEC10A00  VDIV.F32	S1, S2, S0
0xB1A8A	0x4867    LDR	R0, [PC, #412]
0xB1A8C	0xED100A00  VLDR.32	S0, [R0, #0]
0xB1A90	0xEE600A20  VMUL.F32	S1, S0, S1
0xB1A94	0xF9BD000A  LDRSH	R0, [SP, #10]
0xB1A98	0xEE000A10  VMOV	S0, R0
0xB1A9C	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xB1AA0	0xEE700A20  VADD.F32	S1, S0, S1
;__irthermo3_driver.c, 381 :: 		AMB = (sixRAM / 12.0) / VRta * pow(2, 19);
0xB1AA4	0xEEB20A08  VMOV.F32	S0, #12
0xB1AA8	0xEE810A00  VDIV.F32	S0, S2, S0
0xB1AAC	0xEE800A20  VDIV.F32	S0, S0, S1
0xB1AB0	0xED8D0A04  VSTR.32	S0, [SP, #16]
0xB1AB4	0xEEF30A03  VMOV.F32	S1, #19
0xB1AB8	0xEEB00A00  VMOV.F32	S0, #2
0xB1ABC	0xF7FFFD4A  BL	_pow+0
0xB1AC0	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0xB1AC4	0xEE600A80  VMUL.F32	S1, S1, S0
; AMB start address is: 28 (S7)
0xB1AC8	0xEEF03A60  VMOV.F32	S7, S1
;__irthermo3_driver.c, 382 :: 		sensorTemp = P_O + (AMB - P_R) / P_G + P_T * pow((AMB - P_R), 2);
0xB1ACC	0x4857    LDR	R0, [PC, #348]
0xB1ACE	0xED100A00  VLDR.32	S0, [R0, #0]
0xB1AD2	0xEE300AC0  VSUB.F32	S0, S1, S0
0xB1AD6	0xEEF00A00  VMOV.F32	S1, #2
0xB1ADA	0xF7FFFD3B  BL	_pow+0
;__irthermo3_driver.c, 385 :: 		S = (float)(lowRAM + hiRAM) / 2.0;
0xB1ADE	0xF9BD1006  LDRSH	R1, [SP, #6]
0xB1AE2	0xF9BD0004  LDRSH	R0, [SP, #4]
0xB1AE6	0x1840    ADDS	R0, R0, R1
0xB1AE8	0xB200    SXTH	R0, R0
0xB1AEA	0xEE000A90  VMOV	S1, R0
0xB1AEE	0xEEF80AE0  VCVT.F32.S32	S1, S1
0xB1AF2	0xEEB00A00  VMOV.F32	S0, #2
0xB1AF6	0xEE801A80  VDIV.F32	S2, S1, S0
;__irthermo3_driver.c, 386 :: 		VRto = nineRAM + Ka * (sixRAM / 12.0);
0xB1AFA	0xF9BD0008  LDRSH	R0, [SP, #8]
0xB1AFE	0xEE000A90  VMOV	S1, R0
0xB1B02	0xEEF80AE0  VCVT.F32.S32	S1, S1
0xB1B06	0xEEB20A08  VMOV.F32	S0, #12
0xB1B0A	0xEEC00A80  VDIV.F32	S1, S1, S0
0xB1B0E	0x4848    LDR	R0, [PC, #288]
0xB1B10	0xED100A00  VLDR.32	S0, [R0, #0]
0xB1B14	0xEE600A20  VMUL.F32	S1, S0, S1
0xB1B18	0xF9BD000A  LDRSH	R0, [SP, #10]
0xB1B1C	0xEE000A10  VMOV	S0, R0
0xB1B20	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xB1B24	0xEE700A20  VADD.F32	S1, S0, S1
;__irthermo3_driver.c, 387 :: 		Sto = (S / 12.0) / VRto * (double)pow(2, 19);
0xB1B28	0xEEB20A08  VMOV.F32	S0, #12
0xB1B2C	0xEE810A00  VDIV.F32	S0, S2, S0
0xB1B30	0xEE800A20  VDIV.F32	S0, S0, S1
0xB1B34	0xED8D0A04  VSTR.32	S0, [SP, #16]
0xB1B38	0xEEF30A03  VMOV.F32	S1, #19
0xB1B3C	0xEEB00A00  VMOV.F32	S0, #2
0xB1B40	0xF7FFFD08  BL	_pow+0
0xB1B44	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0xB1B48	0xEE203A80  VMUL.F32	S6, S1, S0
;__irthermo3_driver.c, 389 :: 		TAdut = (AMB - Eb) / Ea + 25.0;
0xB1B4C	0x4839    LDR	R0, [PC, #228]
0xB1B4E	0xED100A00  VLDR.32	S0, [R0, #0]
0xB1B52	0xEE730AC0  VSUB.F32	S1, S7, S0
; AMB end address is: 28 (S7)
0xB1B56	0x4838    LDR	R0, [PC, #224]
0xB1B58	0xED100A00  VLDR.32	S0, [R0, #0]
0xB1B5C	0xEEC00A80  VDIV.F32	S1, S1, S0
0xB1B60	0xEEB30A09  VMOV.F32	S0, #25
0xB1B64	0xEE702A80  VADD.F32	S5, S1, S0
;__irthermo3_driver.c, 391 :: 		TAdutK = TAdut + 273.15;
0xB1B68	0x4834    LDR	R0, [PC, #208]
0xB1B6A	0xEE000A10  VMOV	S0, R0
0xB1B6E	0xEE322A80  VADD.F32	S4, S5, S0
;__irthermo3_driver.c, 393 :: 		objectTemp = Sto / (EmissivityFactor * Fa * Ha * (1 + Ga * (TOdut - TO0) + Fb * (TAdut - TA0))) + pow(TAdutK, 4);
0xB1B72	0x4833    LDR	R0, [PC, #204]
0xB1B74	0xED500A00  VLDR.32	S1, [R0, #0]
0xB1B78	0x4832    LDR	R0, [PC, #200]
0xB1B7A	0xED100A00  VLDR.32	S0, [R0, #0]
0xB1B7E	0xEE600A20  VMUL.F32	S1, S0, S1
0xB1B82	0x4831    LDR	R0, [PC, #196]
0xB1B84	0xED100A00  VLDR.32	S0, [R0, #0]
0xB1B88	0xEE601A80  VMUL.F32	S3, S1, S0
0xB1B8C	0x482F    LDR	R0, [PC, #188]
0xB1B8E	0xED500A00  VLDR.32	S1, [R0, #0]
0xB1B92	0x482F    LDR	R0, [PC, #188]
0xB1B94	0xED100A00  VLDR.32	S0, [R0, #0]
0xB1B98	0xEE700A60  VSUB.F32	S1, S0, S1
0xB1B9C	0x482D    LDR	R0, [PC, #180]
0xB1B9E	0xED100A00  VLDR.32	S0, [R0, #0]
0xB1BA2	0xEE600A20  VMUL.F32	S1, S0, S1
0xB1BA6	0xEEB70A00  VMOV.F32	S0, #1
0xB1BAA	0xEE301A20  VADD.F32	S2, S0, S1
0xB1BAE	0x482A    LDR	R0, [PC, #168]
0xB1BB0	0xED100A00  VLDR.32	S0, [R0, #0]
0xB1BB4	0xEE720AC0  VSUB.F32	S1, S5, S0
0xB1BB8	0x4828    LDR	R0, [PC, #160]
0xB1BBA	0xED100A00  VLDR.32	S0, [R0, #0]
0xB1BBE	0xEE200A20  VMUL.F32	S0, S0, S1
0xB1BC2	0xEE310A00  VADD.F32	S0, S2, S0
0xB1BC6	0xEE210A80  VMUL.F32	S0, S3, S0
0xB1BCA	0xEE830A00  VDIV.F32	S0, S6, S0
0xB1BCE	0xED8D0A04  VSTR.32	S0, [SP, #16]
0xB1BD2	0xEEF10A00  VMOV.F32	S1, #4
0xB1BD6	0xEEB00A42  VMOV.F32	S0, S4
0xB1BDA	0xF7FFFCBB  BL	_pow+0
0xB1BDE	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0xB1BE2	0xEE300A80  VADD.F32	S0, S1, S0
;__irthermo3_driver.c, 395 :: 		objectTemp = pow(objectTemp, 0.25); //4th root
0xB1BE6	0xEEF50A00  VMOV.F32	S1, #0.25
0xB1BEA	0xEEB00A40  VMOV.F32	S0, S0
0xB1BEE	0xF7FFFCB1  BL	_pow+0
;__irthermo3_driver.c, 396 :: 		objectTemp = objectTemp - 273.15 - Hb;
0xB1BF2	0x4812    LDR	R0, [PC, #72]
0xB1BF4	0xEE000A90  VMOV	S1, R0
0xB1BF8	0xEE700A60  VSUB.F32	S1, S0, S1
0xB1BFC	0x4818    LDR	R0, [PC, #96]
0xB1BFE	0xED100A00  VLDR.32	S0, [R0, #0]
0xB1C02	0xEE300AC0  VSUB.F32	S0, S1, S0
;__irthermo3_driver.c, 398 :: 		TO0 = objectTemp;
0xB1C06	0x4811    LDR	R0, [PC, #68]
0xB1C08	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 379 :: 		for (i = 0 ; i < 3 ; i++){
0xB1C0C	0x1C70    ADDS	R0, R6, #1
; i end address is: 24 (R6)
; i start address is: 40 (R10)
0xB1C0E	0xFA5FFA80  UXTB	R10, R0
;__irthermo3_driver.c, 399 :: 		}
0xB1C12	0xFA5FF68A  UXTB	R6, R10
; i end address is: 40 (R10)
0xB1C16	0xE72B    B	L_irthermo3_getObjectTemperature12
L_irthermo3_getObjectTemperature13:
;__irthermo3_driver.c, 401 :: 		return (TO0);
0xB1C18	0x480C    LDR	R0, [PC, #48]
0xB1C1A	0xED100A00  VLDR.32	S0, [R0, #0]
;__irthermo3_driver.c, 403 :: 		}
L_end_irthermo3_getObjectTemperature:
0xB1C1E	0xF8DDE000  LDR	LR, [SP, #0]
0xB1C22	0xB005    ADD	SP, SP, #20
0xB1C24	0x4770    BX	LR
0xB1C26	0xBF00    NOP
0xB1C28	0x00482000  	_Gb+0
0xB1C2C	0x00502000  	_P_R+0
0xB1C30	0x00642000  	_Ka+0
0xB1C34	0x00682000  	_Eb+0
0xB1C38	0x006C2000  	_Ea+0
0xB1C3C	0x93334388  	#1133024051
0xB1C40	0x00702000  	_Fa+0
0xB1C44	0x00002000  	_EmissivityFactor+0
0xB1C48	0x00742000  	_Ha+0
0xB1C4C	0x00082000  	_TO0+0
0xB1C50	0x00042000  	_TOdut+0
0xB1C54	0x00782000  	_Ga+0
0xB1C58	0x000C2000  	_TA0+0
0xB1C5C	0x007C2000  	_Fb+0
0xB1C60	0x00802000  	_Hb+0
; end of _irthermo3_getObjectTemperature
_getCycle:
;__irthermo3_driver.c, 132 :: 		uint8_t getCycle(){
0xB1954	0xB081    SUB	SP, SP, #4
0xB1956	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 133 :: 		uint8_t retValue = (getStatus() & 0x007C) >> 2;
0xB195A	0xF7FFFB03  BL	_getStatus+0
0xB195E	0xF000007C  AND	R0, R0, #124
0xB1962	0xB280    UXTH	R0, R0
0xB1964	0x0880    LSRS	R0, R0, #2
;__irthermo3_driver.c, 134 :: 		return retValue;
0xB1966	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 135 :: 		}
L_end_getCycle:
0xB1968	0xF8DDE000  LDR	LR, [SP, #0]
0xB196C	0xB001    ADD	SP, SP, #4
0xB196E	0x4770    BX	LR
; end of _getCycle
__Lib_System_CEC1702_InitialSetUpRCCRCC2:
;__Lib_System_CEC1702.c, 385 :: 		
0xB2674	0xB081    SUB	SP, SP, #4
0xB2676	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_CEC1702.c, 389 :: 		
; ulPCR_INST_SLOW_CLK_CNTRL start address is: 12 (R3)
0xB267A	0x4B1F    LDR	R3, [PC, #124]
;__Lib_System_CEC1702.c, 390 :: 		
; ulPCR_PROC_CLK_CNTRL start address is: 8 (R2)
0xB267C	0x4A1F    LDR	R2, [PC, #124]
;__Lib_System_CEC1702.c, 391 :: 		
; ulVBAT_INST_CLOCK start address is: 16 (R4)
0xB267E	0x4C20    LDR	R4, [PC, #128]
;__Lib_System_CEC1702.c, 395 :: 		
0xB2680	0x4820    LDR	R0, [PC, #128]
0xB2682	0x6800    LDR	R0, [R0, #0]
0xB2684	0xF0400102  ORR	R1, R0, #2
0xB2688	0x481E    LDR	R0, [PC, #120]
0xB268A	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 397 :: 		
0xB268C	0x2A01    CMP	R2, #1
0xB268E	0xD008    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC240
0xB2690	0x2A03    CMP	R2, #3
0xB2692	0xD006    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC239
0xB2694	0x2A04    CMP	R2, #4
0xB2696	0xD004    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC238
;__Lib_System_CEC1702.c, 398 :: 		
0xB2698	0x2A10    CMP	R2, #16
0xB269A	0xD002    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC237
0xB269C	0x2A30    CMP	R2, #48
0xB269E	0xD000    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC236
; ulPCR_PROC_CLK_CNTRL end address is: 8 (R2)
0xB26A0	0xE002    B	L___Lib_System_CEC1702_InitialSetUpRCCRCC233
;__Lib_System_CEC1702.c, 397 :: 		
L___Lib_System_CEC1702_InitialSetUpRCCRCC240:
; ulPCR_PROC_CLK_CNTRL start address is: 8 (R2)
L___Lib_System_CEC1702_InitialSetUpRCCRCC239:
L___Lib_System_CEC1702_InitialSetUpRCCRCC238:
;__Lib_System_CEC1702.c, 398 :: 		
L___Lib_System_CEC1702_InitialSetUpRCCRCC237:
L___Lib_System_CEC1702_InitialSetUpRCCRCC236:
;__Lib_System_CEC1702.c, 399 :: 		
0xB26A2	0x4819    LDR	R0, [PC, #100]
0xB26A4	0x6002    STR	R2, [R0, #0]
; ulPCR_PROC_CLK_CNTRL end address is: 8 (R2)
;__Lib_System_CEC1702.c, 400 :: 		
0xB26A6	0xE002    B	L___Lib_System_CEC1702_InitialSetUpRCCRCC234
L___Lib_System_CEC1702_InitialSetUpRCCRCC233:
;__Lib_System_CEC1702.c, 401 :: 		
0xB26A8	0x2101    MOVS	R1, #1
0xB26AA	0x4817    LDR	R0, [PC, #92]
0xB26AC	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 402 :: 		
L___Lib_System_CEC1702_InitialSetUpRCCRCC234:
;__Lib_System_CEC1702.c, 404 :: 		
0xB26AE	0xF3C402C0  UBFX	R2, R4, #3, #1
0xB26B2	0x4916    LDR	R1, [PC, #88]
0xB26B4	0x6808    LDR	R0, [R1, #0]
0xB26B6	0xF36200C3  BFI	R0, R2, #3, #1
0xB26BA	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 405 :: 		
0xB26BC	0xF3C40280  UBFX	R2, R4, #2, #1
0xB26C0	0x4912    LDR	R1, [PC, #72]
0xB26C2	0x6808    LDR	R0, [R1, #0]
0xB26C4	0xF3620082  BFI	R0, R2, #2, #1
0xB26C8	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 406 :: 		
0xB26CA	0xF3C40240  UBFX	R2, R4, #1, #1
0xB26CE	0x490F    LDR	R1, [PC, #60]
0xB26D0	0x6808    LDR	R0, [R1, #0]
0xB26D2	0xF3620041  BFI	R0, R2, #1, #1
0xB26D6	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 407 :: 		
0xB26D8	0xF3C40200  UBFX	R2, R4, #0, #1
; ulVBAT_INST_CLOCK end address is: 16 (R4)
0xB26DC	0x490B    LDR	R1, [PC, #44]
0xB26DE	0x6808    LDR	R0, [R1, #0]
0xB26E0	0xF3620000  BFI	R0, R2, #0, #1
0xB26E4	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 408 :: 		
0xB26E6	0xF7FFFEC7  BL	_Delay_100ms+0
;__Lib_System_CEC1702.c, 410 :: 		
0xB26EA	0x4809    LDR	R0, [PC, #36]
0xB26EC	0x6003    STR	R3, [R0, #0]
; ulPCR_INST_SLOW_CLK_CNTRL end address is: 12 (R3)
;__Lib_System_CEC1702.c, 428 :: 		
L_end_InitialSetUpRCCRCC2:
0xB26EE	0xF8DDE000  LDR	LR, [SP, #0]
0xB26F2	0xB001    ADD	SP, SP, #4
0xB26F4	0x4770    BX	LR
0xB26F6	0xBF00    NOP
0xB26F8	0x01E00000  	#480
0xB26FC	0x00010000  	#1
0xB2700	0x00000000  	#0
0xB2704	0xE008E000  	NVIC_ACTLR+0
0xB2708	0x01044008  	PCR_INST_PROC_CLK_CNTRL+0
0xB270C	0xA4084000  	VBAT_INST_CLOCK_ENbits+0
0xB2710	0x01084008  	PCR_INST_SLOW_CLK_CNTRL+0
; end of __Lib_System_CEC1702_InitialSetUpRCCRCC2
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0xB2478	0xF64617FE  MOVW	R7, #27134
0xB247C	0xF2C00718  MOVT	R7, #24
0xB2480	0xBF00    NOP
0xB2482	0xBF00    NOP
L_Delay_100ms20:
0xB2484	0x1E7F    SUBS	R7, R7, #1
0xB2486	0xD1FD    BNE	L_Delay_100ms20
0xB2488	0xBF00    NOP
0xB248A	0xBF00    NOP
0xB248C	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0xB248E	0x4770    BX	LR
; end of _Delay_100ms
__Lib_System_CEC1702_InitialSetUpFosc:
;__Lib_System_CEC1702.c, 371 :: 		
0xB2714	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 372 :: 		
0xB2716	0x4904    LDR	R1, [PC, #16]
0xB2718	0x4804    LDR	R0, [PC, #16]
0xB271A	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 373 :: 		
0xB271C	0x4904    LDR	R1, [PC, #16]
0xB271E	0x4805    LDR	R0, [PC, #20]
0xB2720	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 374 :: 		
L_end_InitialSetUpFosc:
0xB2722	0xB001    ADD	SP, SP, #4
0xB2724	0x4770    BX	LR
0xB2726	0xBF00    NOP
0xB2728	0xBB800000  	#48000
0xB272C	0x00A42000  	___System_CLOCK_IN_KHZ+0
0xB2730	0x00000000  	#0
0xB2734	0x00A82000  	__VOLTAGE_RANGE+0
; end of __Lib_System_CEC1702_InitialSetUpFosc
___GenExcept:
;__Lib_System_CEC1702.c, 316 :: 		
0xB25F4	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 317 :: 		
L___GenExcept27:
0xB25F6	0xE7FE    B	L___GenExcept27
;__Lib_System_CEC1702.c, 318 :: 		
L_end___GenExcept:
0xB25F8	0xB001    ADD	SP, SP, #4
0xB25FA	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_CEC1702.c, 349 :: 		
0xB2620	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 352 :: 		
0xB2622	0xF64E5088  MOVW	R0, #60808
;__Lib_System_CEC1702.c, 353 :: 		
0xB2626	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_CEC1702.c, 355 :: 		
0xB262A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 357 :: 		
0xB262C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_CEC1702.c, 359 :: 		
0xB2630	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 361 :: 		
0xB2632	0xBF00    NOP
;__Lib_System_CEC1702.c, 362 :: 		
0xB2634	0xBF00    NOP
;__Lib_System_CEC1702.c, 363 :: 		
0xB2636	0xBF00    NOP
;__Lib_System_CEC1702.c, 364 :: 		
0xB2638	0xBF00    NOP
;__Lib_System_CEC1702.c, 366 :: 		
0xB263A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_CEC1702.c, 367 :: 		
0xB263E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_CEC1702.c, 368 :: 		
0xB2642	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_CEC1702.c, 369 :: 		
L_end___EnableFPU:
0xB2646	0xB001    ADD	SP, SP, #4
0xB2648	0x4770    BX	LR
; end of ___EnableFPU
___SetUpSPandVectTable:
;__Lib_System_CEC1702.c, 376 :: 		
0xB25FC	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 378 :: 		
0xB25FE	0xF8DF0010  LDR	R0, [PC, #16]
;__Lib_System_CEC1702.c, 379 :: 		
0xB2602	0xF8DF1010  LDR	R1, [PC, #16]
;__Lib_System_CEC1702.c, 380 :: 		
0xB2606	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 381 :: 		
0xB2608	0xF8D0D000  LDR	SP, [R0, #0]
;__Lib_System_CEC1702.c, 382 :: 		
0xB260C	0xF000B804  B	#8
0xB2610	0x0000000B  	#720896
0xB2614	0xED08E000  	#-536810232
0xB2618	0xBF00    NOP
;__Lib_System_CEC1702.c, 383 :: 		
L_end___SetUpSPandVectTable:
0xB261A	0xB001    ADD	SP, SP, #4
0xB261C	0x4770    BX	LR
; end of ___SetUpSPandVectTable
0xB2938	0xB500    PUSH	(R14)
0xB293A	0xF8DFB024  LDR	R11, [PC, #36]
0xB293E	0xF8DFA024  LDR	R10, [PC, #36]
0xB2942	0xF8DFC024  LDR	R12, [PC, #36]
0xB2946	0xF7FFFD8D  BL	730212
0xB294A	0xF8DFB020  LDR	R11, [PC, #32]
0xB294E	0xF8DFA020  LDR	R10, [PC, #32]
0xB2952	0xF8DFC020  LDR	R12, [PC, #32]
0xB2956	0xF7FFFD85  BL	730212
0xB295A	0xBD00    POP	(R15)
0xB295C	0x4770    BX	LR
0xB295E	0xBF00    NOP
0xB2960	0x00002000  	#536870912
0xB2964	0x001A2000  	#536870938
0xB2968	0x290C000B  	#731404
0xB296C	0x001C2000  	#536870940
0xB2970	0x00402000  	#536870976
0xB2974	0x28C4000B  	#731332
0xB29D4	0xB500    PUSH	(R14)
0xB29D6	0xF8DFB010  LDR	R11, [PC, #16]
0xB29DA	0xF8DFA010  LDR	R10, [PC, #16]
0xB29DE	0xF7FFFD57  BL	730256
0xB29E2	0xBD00    POP	(R15)
0xB29E4	0x4770    BX	LR
0xB29E6	0xBF00    NOP
0xB29E8	0x00002000  	#536870912
0xB29EC	0x00BC2000  	#536871100
;__Lib_GPIO_CEC1702.c,271 :: __GPIO_MODULE_UART0_P105_P104 [104]
0xB2738	0x00000085 ;__GPIO_MODULE_UART0_P105_P104+0
0xB273C	0x00000084 ;__GPIO_MODULE_UART0_P105_P104+4
0xB2740	0xFFFFFFFF ;__GPIO_MODULE_UART0_P105_P104+8
0xB2744	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+12
0xB2748	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+16
0xB274C	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+20
0xB2750	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+24
0xB2754	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+28
0xB2758	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+32
0xB275C	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+36
0xB2760	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+40
0xB2764	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+44
0xB2768	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+48
0xB276C	0x00001000 ;__GPIO_MODULE_UART0_P105_P104+52
0xB2770	0x00001000 ;__GPIO_MODULE_UART0_P105_P104+56
0xB2774	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+60
0xB2778	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+64
0xB277C	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+68
0xB2780	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+72
0xB2784	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+76
0xB2788	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+80
0xB278C	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+84
0xB2790	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+88
0xB2794	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+92
0xB2798	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+96
0xB279C	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+100
; end of __GPIO_MODULE_UART0_P105_P104
;__Lib_GPIO_CEC1702.c,247 :: __GPIO_MODULE_I2C_port03_P010_P007 [104]
0xB27A0	0x00000010 ;__GPIO_MODULE_I2C_port03_P010_P007+0
0xB27A4	0x00000007 ;__GPIO_MODULE_I2C_port03_P010_P007+4
0xB27A8	0xFFFFFFFF ;__GPIO_MODULE_I2C_port03_P010_P007+8
0xB27AC	0x00000003 ;__GPIO_MODULE_I2C_port03_P010_P007+12
0xB27B0	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+16
0xB27B4	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+20
0xB27B8	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+24
0xB27BC	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+28
0xB27C0	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+32
0xB27C4	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+36
0xB27C8	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+40
0xB27CC	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+44
0xB27D0	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+48
0xB27D4	0x00001000 ;__GPIO_MODULE_I2C_port03_P010_P007+52
0xB27D8	0x00001000 ;__GPIO_MODULE_I2C_port03_P010_P007+56
0xB27DC	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+60
0xB27E0	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+64
0xB27E4	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+68
0xB27E8	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+72
0xB27EC	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+76
0xB27F0	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+80
0xB27F4	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+84
0xB27F8	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+88
0xB27FC	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+92
0xB2800	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+96
0xB2804	0x00000000 ;__GPIO_MODULE_I2C_port03_P010_P007+100
; end of __GPIO_MODULE_I2C_port03_P010_P007
;clicker_2_CEC1702.c,47 :: __MIKROBUS1_GPIO [96]
0xB2808	0x000B0325 ;__MIKROBUS1_GPIO+0
0xB280C	0x000B03C5 ;__MIKROBUS1_GPIO+4
0xB2810	0x000B03B5 ;__MIKROBUS1_GPIO+8
0xB2814	0x000B03A5 ;__MIKROBUS1_GPIO+12
0xB2818	0x000B02D5 ;__MIKROBUS1_GPIO+16
0xB281C	0x000B02E5 ;__MIKROBUS1_GPIO+20
0xB2820	0x000B02C5 ;__MIKROBUS1_GPIO+24
0xB2824	0x000B0315 ;__MIKROBUS1_GPIO+28
0xB2828	0x000B0305 ;__MIKROBUS1_GPIO+32
0xB282C	0x000B02F5 ;__MIKROBUS1_GPIO+36
0xB2830	0x000B03D5 ;__MIKROBUS1_GPIO+40
0xB2834	0x000B0475 ;__MIKROBUS1_GPIO+44
0xB2838	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0xB283C	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0xB2840	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0xB2844	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0xB2848	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0xB284C	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0xB2850	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0xB2854	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0xB2858	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0xB285C	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0xB2860	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0xB2864	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;,0 :: _initBlock_3 [49]
; Containing: ?ICSapplicationTask_tempA_L0 [25]
;             ?ICSapplicationTask_tempO_L0 [24]
0xB2868	0x49424D41 ;_initBlock_3+0 : ?ICSapplicationTask_tempA_L0 at 0xB2868
0xB286C	0x20544E45 ;_initBlock_3+4
0xB2870	0x504D4554 ;_initBlock_3+8
0xB2874	0x54415245 ;_initBlock_3+12
0xB2878	0x20455255 ;_initBlock_3+16
0xB287C	0x203A5349 ;_initBlock_3+20
0xB2880	0x4A424F00 ;_initBlock_3+24 : ?ICSapplicationTask_tempO_L0 at 0xB2881
0xB2884	0x20544345 ;_initBlock_3+28
0xB2888	0x504D4554 ;_initBlock_3+32
0xB288C	0x54415245 ;_initBlock_3+36
0xB2890	0x20455255 ;_initBlock_3+40
0xB2894	0x203A5349 ;_initBlock_3+44
0xB2898	0x00 ;_initBlock_3+48
; end of _initBlock_3
;__Lib_CMath.c,329 :: exp_coeff_L0 [40]
0xB289C	0x3F800000 ;exp_coeff_L0+0
0xB28A0	0x3F317218 ;exp_coeff_L0+4
0xB28A4	0x3E75FDF0 ;exp_coeff_L0+8
0xB28A8	0x3D635847 ;exp_coeff_L0+12
0xB28AC	0x3C1D9558 ;exp_coeff_L0+16
0xB28B0	0x3AAEC482 ;exp_coeff_L0+20
0xB28B4	0x392178A8 ;exp_coeff_L0+24
0xB28B8	0x378093EF ;exp_coeff_L0+28
0xB28BC	0x35A792A0 ;exp_coeff_L0+32
0xB28C0	0x34155646 ;exp_coeff_L0+36
; end of exp_coeff_L0
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C_BASEADDR1 [4]
0xB28C4	0x40004400 ;?ICS__Lib_I2C_1702__I2C_BASEADDR1+0
; end of ?ICS__Lib_I2C_1702__I2C_BASEADDR1
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C_BASEADDR3 [4]
0xB28C8	0x40004C00 ;?ICS__Lib_I2C_1702__I2C_BASEADDR3+0
; end of ?ICS__Lib_I2C_1702__I2C_BASEADDR3
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C_BASEADDR2 [4]
0xB28CC	0x40004800 ;?ICS__Lib_I2C_1702__I2C_BASEADDR2+0
; end of ?ICS__Lib_I2C_1702__I2C_BASEADDR2
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C_BASEADDR0 [4]
0xB28D0	0x40004000 ;?ICS__Lib_I2C_1702__I2C_BASEADDR0+0
; end of ?ICS__Lib_I2C_1702__I2C_BASEADDR0
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C0_TIMEOUT [4]
0xB28D4	0x00000000 ;?ICS__Lib_I2C_1702__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2C0_TIMEOUT
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C1_TIMEOUT [4]
0xB28D8	0x00000000 ;?ICS__Lib_I2C_1702__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2C1_TIMEOUT
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C2_TIMEOUT [4]
0xB28DC	0x00000000 ;?ICS__Lib_I2C_1702__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2C2_TIMEOUT
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C3_TIMEOUT [4]
0xB28E0	0x00000000 ;?ICS__Lib_I2C_1702__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2C3_TIMEOUT
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2Cx_TIMEOUT [4]
0xB28E4	0x00000000 ;?ICS__Lib_I2C_1702__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2Cx_TIMEOUT
;__Lib_CMath.c,367 :: log_coeff_L0 [36]
0xB28E8	0x2EDBE6FF ;log_coeff_L0+0
0xB28EC	0x3F7FFFC4 ;log_coeff_L0+4
0xB28F0	0xBEFFEF80 ;log_coeff_L0+8
0xB28F4	0x3EA9E190 ;log_coeff_L0+12
0xB28F8	0xBE7682EC ;log_coeff_L0+16
0xB28FC	0x3E2BAD82 ;log_coeff_L0+20
0xB2900	0xBDC33C0E ;log_coeff_L0+24
0xB2904	0x3D13D187 ;log_coeff_L0+28
0xB2908	0xBBD37841 ;log_coeff_L0+32
; end of log_coeff_L0
;__irthermo3_driver.c,0 :: ?ICS_EmissivityFactor [4]
0xB290C	0x3F800000 ;?ICS_EmissivityFactor+0
; end of ?ICS_EmissivityFactor
;__irthermo3_driver.c,0 :: ?ICS_TOdut [4]
0xB2910	0x41C80000 ;?ICS_TOdut+0
; end of ?ICS_TOdut
;__irthermo3_driver.c,0 :: ?ICS_TO0 [4]
0xB2914	0x41C80000 ;?ICS_TO0+0
; end of ?ICS_TO0
;__irthermo3_driver.c,0 :: ?ICS_TA0 [4]
0xB2918	0x41C80000 ;?ICS_TA0+0
; end of ?ICS_TA0
;__Lib_Conversions.c,0 :: ?ICS?lstr4___Lib_Conversions [4]
0xB291C	0x004E614E ;?ICS?lstr4___Lib_Conversions+0
; end of ?ICS?lstr4___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr5___Lib_Conversions [2]
0xB2920	0x0030 ;?ICS?lstr5___Lib_Conversions+0
; end of ?ICS?lstr5___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr6___Lib_Conversions [4]
0xB2922	0x00464E49 ;?ICS?lstr6___Lib_Conversions+0
; end of ?ICS?lstr6___Lib_Conversions
;clicker_2_CEC1702.c,15 :: __MIKROBUS1_I2C [12]
0xB2928	0x000B0B11 ;__MIKROBUS1_I2C+0
0xB292C	0x000B0AA5 ;__MIKROBUS1_I2C+4
0xB2930	0x000B09F1 ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_IrThermo_3_CEC.c,3 :: __IRTHERMO3_I2C_CFG [4]
0xB2934	0x00000001 ;__IRTHERMO3_I2C_CFG+0
; end of __IRTHERMO3_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0xB02AC      [24]    __Lib_UART_01_RST_DLAB1
0xB02C4      [16]    clicker_2_CEC1702__setPWM_1
0xB02D4      [16]    clicker_2_CEC1702__setMISO_1
0xB02E4      [16]    clicker_2_CEC1702__setMOSI_1
0xB02F4      [16]    clicker_2_CEC1702__setTX_1
0xB0304      [16]    clicker_2_CEC1702__setRX_1
0xB0314      [16]    clicker_2_CEC1702__setINT_1
0xB0324      [16]    clicker_2_CEC1702__setAN_1
0xB0334      [56]    _UART1_Write
0xB036C      [56]    _UART0_Write
0xB03A4      [16]    clicker_2_CEC1702__setSCK_1
0xB03B4      [16]    clicker_2_CEC1702__setCS_1
0xB03C4      [16]    clicker_2_CEC1702__setRST_1
0xB03D4      [16]    clicker_2_CEC1702__setSCL_1
0xB03E4      [16]    clicker_2_CEC1702__setRX_2
0xB03F4      [16]    clicker_2_CEC1702__setINT_2
0xB0404      [16]    clicker_2_CEC1702__setPWM_2
0xB0414      [16]    clicker_2_CEC1702__setSDA_2
0xB0424      [16]    clicker_2_CEC1702__setSCL_2
0xB0434      [16]    clicker_2_CEC1702__setTX_2
0xB0444      [16]    clicker_2_CEC1702__setMOSI_2
0xB0454      [16]    clicker_2_CEC1702__setRST_2
0xB0464      [16]    clicker_2_CEC1702__setAN_2
0xB0474      [16]    clicker_2_CEC1702__setSDA_1
0xB0484      [16]    clicker_2_CEC1702__setMISO_2
0xB0494      [16]    clicker_2_CEC1702__setSCK_2
0xB04A4      [16]    clicker_2_CEC1702__setCS_2
0xB04B4     [456]    __Lib_I2C_1702_I2Cx_Read
0xB067C     [212]    __Lib_I2C_1702_I2Cx_Start
0xB0750     [388]    __Lib_I2C_1702_I2Cx_Write
0xB08D4      [28]    _UART0_Tx_Idle
0xB08F0      [28]    _UART0_Data_Ready
0xB090C      [28]    _UART1_Data_Ready
0xB0928      [44]    _UART1_Read
0xB0954      [28]    _I2C2_Start
0xB0970      [28]    _I2C1_Start
0xB098C      [44]    _UART0_Read
0xB09B8      [28]    _I2C3_Start
0xB09D4      [28]    _UART1_Tx_Idle
0xB09F0      [36]    _I2C0_Read
0xB0A14      [36]    _I2C3_Write
0xB0A38      [36]    _I2C1_Read
0xB0A5C      [36]    _I2C2_Read
0xB0A80      [36]    _I2C3_Read
0xB0AA4      [36]    _I2C0_Write
0xB0AC8      [36]    _I2C2_Write
0xB0AEC      [36]    _I2C1_Write
0xB0B10      [28]    _I2C0_Start
0xB0B2C      [36]    __irthermo3_driver_hal_i2cRead
0xB0B50      [40]    __irthermo3_driver_hal_i2cWrite
0xB0B78      [44]    __irthermo3_driver_hal_i2cStart
0xB0BA4     [216]    _GPIO_Config
0xB0C7C     [248]    __Lib_GPIO_CEC1702_GetPortBaseAddr
0xB0D74      [54]    __Lib_GPIO_CEC1702_GPIO_Config_Pin_Alternate_Function
0xB0DAC     [104]    _readEEPROM16
0xB0E14      [24]    __Lib_UART_01_RST_DLAB0
0xB0E2C      [24]    __Lib_UART_01_SET_DLAB0
0xB0E44     [126]    _floor
0xB0EC4      [96]    _ldexp
0xB0F24      [64]    __Lib_CMath_eval_poly
0xB0F64      [22]    _getStatus
0xB0F7C      [42]    _frexp
0xB0FA8      [74]    _GPIO_Alternate_Function_Enable
0xB0FF4     [220]    __Lib_I2C_1702_I2Cx_Init_Advanced
0xB10D0      [32]    _I2C_Set_Active
0xB10F0      [24]    _eepromBusy
0xB1108     [104]    _writeEEPROM16
0xB1170      [24]    _Delay_1ms
0xB1188     [244]    _exp
0xB127C      [24]    _newDataAvailable
0xB1294     [116]    _log
0xB1308      [88]    _I2C0_Init_Advanced
0xB1360     [396]    _UART0_Init_Advanced
0xB14EC      [40]    clicker_2_CEC1702__log_init2
0xB1514      [32]    clicker_2_CEC1702__i2cInit_2
0xB1534      [32]    clicker_2_CEC1702__i2cInit_1
0xB1554     [166]    _pow
0xB15FC      [32]    clicker_2_CEC1702__log_write
0xB161C      [32]    _getMode
0xB163C      [36]    _setSOCbit
0xB1660      [60]    _waitForNewData
0xB169C      [34]    _clearDataAvailable
0xB16C0      [40]    clicker_2_CEC1702__log_init1
0xB16E8     [120]    _readEEPROM32
0xB1760     [134]    __Compare_DP
0xB17E8      [40]    _strcpy
0xB1810       [2]    __irthermo3_driver_hal_gpioMap
0xB1814     [262]    __Mul_DP
0xB191C      [56]    _irthermo3_setMode
0xB1954      [28]    _getCycle
0xB1970      [40]    __irthermo3_driver_hal_i2cMap
0xB1998      [60]    _waitForEEPROM
0xB19D4     [656]    _irthermo3_getObjectTemperature
0xB1C64      [64]    __FloatToLongDouble
0xB1CA4     [812]    _LongDoubleToStr
0xB1FD0     [112]    _mikrobus_logWrite
0xB2040     [700]    _irthermo3_init
0xB22FC      [36]    _irthermo3_i2cDriverInit
0xB2320      [46]    _mikrobus_i2cInit
0xB2350     [228]    _irthermo3_getAmbientTemperature
0xB2434      [46]    _mikrobus_logInit
0xB2464      [20]    ___CC2DW
0xB2478      [24]    _Delay_100ms
0xB2490      [58]    ___FillZeros
0xB24CC      [64]    _applicationInit
0xB250C     [172]    _applicationTask
0xB25B8      [60]    _systemInit
0xB25F4       [8]    ___GenExcept
0xB25FC      [34]    ___SetUpSPandVectTable
0xB2620      [42]    ___EnableFPU
0xB264C      [40]    _main
0xB2674     [160]    __Lib_System_CEC1702_InitialSetUpRCCRCC2
0xB2714      [36]    __Lib_System_CEC1702_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_irthermo3_setEmissivityFactor_newFactor
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0004       [4]    FARG_atan2_x
0x0004       [4]    FARG_pow_y
0x20000000       [4]    _EmissivityFactor
0x20000004       [4]    _TOdut
0x20000008       [4]    _TO0
0x2000000C       [4]    _TA0
0x20000010       [4]    ?lstr4___Lib_Conversions
0x20000014       [2]    ?lstr5___Lib_Conversions
0x20000016       [4]    ?lstr6___Lib_Conversions
0x2000001A       [1]    __irthermo3_driver__slaveAddress
0x2000001C       [4]    __Lib_I2C_1702__I2C_BASEADDR1
0x20000020       [4]    __Lib_I2C_1702__I2C_BASEADDR3
0x20000024       [4]    __Lib_I2C_1702__I2C_BASEADDR2
0x20000028       [4]    __Lib_I2C_1702__I2C_BASEADDR0
0x2000002C       [4]    __Lib_I2C_1702__I2C0_TIMEOUT
0x20000030       [4]    __Lib_I2C_1702__I2C1_TIMEOUT
0x20000034       [4]    __Lib_I2C_1702__I2C2_TIMEOUT
0x20000038       [4]    __Lib_I2C_1702__I2C3_TIMEOUT
0x2000003C       [4]    __Lib_I2C_1702__I2Cx_TIMEOUT
0x20000040       [4]    _logger
0x20000044       [4]    __irthermo3_driver_fp_i2cRead
0x20000048       [4]    _Gb
0x2000004C       [4]    _P_O
0x20000050       [4]    _P_R
0x20000054       [4]    _P_G
0x20000058       [4]    _P_T
0x2000005C       [4]    __irthermo3_driver_fp_i2cWrite
0x20000060       [4]    __irthermo3_driver_fp_i2cStart
0x20000064       [4]    _Ka
0x20000068       [4]    _Eb
0x2000006C       [4]    _Ea
0x20000070       [4]    _Fa
0x20000074       [4]    _Ha
0x20000078       [4]    _Ga
0x2000007C       [4]    _Fb
0x20000080       [4]    _Hb
0x20000084       [4]    _I2Cx_Timeout_Ptr
0x20000088       [4]    _I2C0_Timeout_Ptr
0x2000008C       [4]    _I2C1_Timeout_Ptr
0x20000090       [4]    _I2C2_Timeout_Ptr
0x20000094       [4]    _I2C3_Timeout_Ptr
0x20000098       [4]    _I2C_Start_Ptr
0x2000009C       [4]    _I2C_Read_Ptr
0x200000A0       [4]    _I2C_Write_Ptr
0x200000A4       [4]    ___System_CLOCK_IN_KHZ
0x200000A8       [4]    __VOLTAGE_RANGE
0x200000AC       [4]    _UART_Rd_Ptr
0x200000B0       [4]    _UART_Wr_Ptr
0x200000B4       [4]    _UART_Rdy_Ptr
0x200000B8       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0xB2738     [104]    __GPIO_MODULE_UART0_P105_P104
0xB27A0     [104]    __GPIO_MODULE_I2C_port03_P010_P007
0xB2808      [96]    __MIKROBUS1_GPIO
0xB2868      [25]    ?ICSapplicationTask_tempA_L0
0xB2881      [24]    ?ICSapplicationTask_tempO_L0
0xB289C      [40]    exp_coeff_L0
0xB28C4       [4]    ?ICS__Lib_I2C_1702__I2C_BASEADDR1
0xB28C8       [4]    ?ICS__Lib_I2C_1702__I2C_BASEADDR3
0xB28CC       [4]    ?ICS__Lib_I2C_1702__I2C_BASEADDR2
0xB28D0       [4]    ?ICS__Lib_I2C_1702__I2C_BASEADDR0
0xB28D4       [4]    ?ICS__Lib_I2C_1702__I2C0_TIMEOUT
0xB28D8       [4]    ?ICS__Lib_I2C_1702__I2C1_TIMEOUT
0xB28DC       [4]    ?ICS__Lib_I2C_1702__I2C2_TIMEOUT
0xB28E0       [4]    ?ICS__Lib_I2C_1702__I2C3_TIMEOUT
0xB28E4       [4]    ?ICS__Lib_I2C_1702__I2Cx_TIMEOUT
0xB28E8      [36]    log_coeff_L0
0xB290C       [4]    ?ICS_EmissivityFactor
0xB2910       [4]    ?ICS_TOdut
0xB2914       [4]    ?ICS_TO0
0xB2918       [4]    ?ICS_TA0
0xB291C       [4]    ?ICS?lstr4___Lib_Conversions
0xB2920       [2]    ?ICS?lstr5___Lib_Conversions
0xB2922       [4]    ?ICS?lstr6___Lib_Conversions
0xB2928      [12]    __MIKROBUS1_I2C
0xB2934       [4]    __IRTHERMO3_I2C_CFG
