// Seed: 954955758
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = ~1'b0 + id_1;
  assign id_1 = -1;
  uwire id_3 = 1, id_4, id_5;
  wire id_6, id_7;
  wire id_8;
  wand id_9, id_10 = 1, id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always $display(1'h0, id_1);
  module_0 modCall_1 (
      id_7,
      id_1
  );
  assign id_7 = 1 == id_1;
  wire id_11;
endmodule
