INFO: [VRFC 10-163] Analyzing VHDL file "F:/SDR_P/1/simulate_clock_divider/simulate_clock_divider.srcs/sources_1/new/MyTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/SDR_P/1/simulate_clock_divider/simulate_clock_divider.srcs/sim_1/new/Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
