<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p21" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_21{left:83px;bottom:1080px;letter-spacing:0.18px;word-spacing:-0.01px;}
#t2_21{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3_21{left:837px;bottom:81px;letter-spacing:-0.15px;}
#t4_21{left:83px;bottom:1014px;letter-spacing:-0.28px;word-spacing:0.03px;}
#t5_21{left:138px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t6_21{left:138px;bottom:900px;letter-spacing:0.11px;word-spacing:0.01px;}
#t7_21{left:138px;bottom:881px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t8_21{left:138px;bottom:863px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t9_21{left:141px;bottom:826px;letter-spacing:0.11px;}
#ta_21{left:138px;bottom:808px;letter-spacing:0.09px;word-spacing:0.03px;}
#tb_21{left:138px;bottom:771px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tc_21{left:138px;bottom:753px;letter-spacing:0.11px;word-spacing:-0.01px;}
#td_21{left:138px;bottom:735px;letter-spacing:0.11px;}
#te_21{left:138px;bottom:716px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tf_21{left:83px;bottom:670px;letter-spacing:0.15px;}
#tg_21{left:129px;bottom:670px;letter-spacing:0.23px;word-spacing:-0.04px;}
#th_21{left:138px;bottom:628px;letter-spacing:0.07px;word-spacing:-0.29px;}
#ti_21{left:784px;bottom:628px;letter-spacing:-0.16px;}
#tj_21{left:828px;bottom:628px;letter-spacing:0.12px;}
#tk_21{left:137px;bottom:609px;letter-spacing:0.1px;word-spacing:-0.08px;}
#tl_21{left:137px;bottom:591px;letter-spacing:0.1px;}
#tm_21{left:83px;bottom:544px;letter-spacing:0.16px;}
#tn_21{left:123px;bottom:544px;letter-spacing:0.19px;word-spacing:0.03px;}
#to_21{left:138px;bottom:502px;letter-spacing:0.12px;word-spacing:-0.05px;}
#tp_21{left:401px;bottom:503px;letter-spacing:-0.23px;}
#tq_21{left:426px;bottom:502px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tr_21{left:485px;bottom:503px;letter-spacing:-0.16px;}
#ts_21{left:529px;bottom:502px;letter-spacing:0.1px;word-spacing:0.03px;}
#tt_21{left:137px;bottom:484px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tu_21{left:137px;bottom:447px;}
#tv_21{left:165px;bottom:447px;letter-spacing:0.12px;}
#tw_21{left:193px;bottom:448px;letter-spacing:-0.22px;}
#tx_21{left:225px;bottom:447px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ty_21{left:325px;bottom:448px;letter-spacing:-0.25px;}
#tz_21{left:367px;bottom:447px;letter-spacing:0.11px;word-spacing:0.02px;}
#t10_21{left:138px;bottom:411px;}
#t11_21{left:165px;bottom:411px;letter-spacing:0.12px;}
#t12_21{left:193px;bottom:411px;letter-spacing:-0.2px;}
#t13_21{left:222px;bottom:411px;letter-spacing:0.1px;word-spacing:0.02px;}
#t14_21{left:280px;bottom:411px;letter-spacing:-0.25px;}
#t15_21{left:323px;bottom:411px;letter-spacing:0.1px;word-spacing:0.03px;}
#t16_21{left:137px;bottom:374px;}
#t17_21{left:165px;bottom:374px;letter-spacing:0.12px;}
#t18_21{left:193px;bottom:375px;letter-spacing:-0.18px;}
#t19_21{left:223px;bottom:374px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1a_21{left:281px;bottom:375px;letter-spacing:-0.27px;}
#t1b_21{left:323px;bottom:374px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1c_21{left:137px;bottom:337px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1d_21{left:137px;bottom:319px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1e_21{left:137px;bottom:301px;letter-spacing:0.11px;}
#t1f_21{left:83px;bottom:254px;letter-spacing:0.18px;}
#t1g_21{left:123px;bottom:254px;letter-spacing:0.21px;word-spacing:0.02px;}
#t1h_21{left:138px;bottom:212px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1i_21{left:138px;bottom:194px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1j_21{left:138px;bottom:157px;}
#t1k_21{left:165px;bottom:157px;letter-spacing:0.12px;}
#t1l_21{left:193px;bottom:158px;letter-spacing:-0.23px;}
#t1m_21{left:218px;bottom:157px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1n_21{left:276px;bottom:158px;letter-spacing:-0.16px;}
#t1o_21{left:320px;bottom:157px;letter-spacing:0.11px;word-spacing:0.01px;}

.s1_21{font-size:18px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s2_21{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_21{font-size:28px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s4_21{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s5_21{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s6_21{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.t.v0_21{transform:scaleX(0.895);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts21" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg21Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg21" style="-webkit-user-select: none;"><object width="935" height="1210" data="21/21.svg" type="image/svg+xml" id="pdf21" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_21" class="t v0_21 s1_21">Chapter 3 </span>
<span id="t2_21" class="t s2_21">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span><span id="t3_21" class="t s2_21">21 </span>
<span id="t4_21" class="t s3_21">MIPS32 and microMIPS32 Operating Modes </span>
<span id="t5_21" class="t s4_21">The MIPS32 and microMIPS32 PRA requires two operating modes: User Mode and Kernel Mode. In User Mode, the </span>
<span id="t6_21" class="t s4_21">programmer can access the CPU and FPU registers that are provided by the ISA, as well as a flat, uniform virtual </span>
<span id="t7_21" class="t s4_21">memory address space. In Kernel Mode, the system programmer can access the full capabilities of the processor, as </span>
<span id="t8_21" class="t s4_21">well as change the virtual memory mapping, control the system environment, and context switch between processes. </span>
<span id="t9_21" class="t s4_21">The MIPS PRA also supports the implementation of two additional modes: Supervisor Mode and EJTAG Debug </span>
<span id="ta_21" class="t s4_21">Mode. See the EJTAG specification for a description of Debug Mode. </span>
<span id="tb_21" class="t s4_21">Release 2 of the MIPS32 Architecture added support for 64-bit coprocessors (and, in particular, 64-bit floating-point </span>
<span id="tc_21" class="t s4_21">units) with 32-bit CPUs. Thus, certain floating-point instructions that previously were enabled by 64-bit operations </span>
<span id="td_21" class="t s4_21">on a MIPS64 processor now are enabled by new 64-bit floating-point operations. Release 3 introduced the micro- </span>
<span id="te_21" class="t s4_21">MIPS instruction set, allowing all microMIPS processors to implement a 64-bit floating-point unit. </span>
<span id="tf_21" class="t s5_21">3.1 </span><span id="tg_21" class="t s5_21">Debug Mode </span>
<span id="th_21" class="t s4_21">For processors that implement EJTAG, the processor is operating in Debug Mode if the DM bit in the CP0 </span><span id="ti_21" class="t s6_21">Debug </span><span id="tj_21" class="t s4_21">reg- </span>
<span id="tk_21" class="t s4_21">ister is 1. If the processor is in Debug Mode, it has full access to all resources that are available to Kernel Mode oper- </span>
<span id="tl_21" class="t s4_21">ations. </span>
<span id="tm_21" class="t s5_21">3.2 </span><span id="tn_21" class="t s5_21">Kernel Mode </span>
<span id="to_21" class="t s4_21">The processor is in Kernel Mode when the </span><span id="tp_21" class="t s6_21">DM </span><span id="tq_21" class="t s4_21">bit in the </span><span id="tr_21" class="t s6_21">Debug </span><span id="ts_21" class="t s4_21">register is 0 (if the processor implements Debug </span>
<span id="tt_21" class="t s4_21">Mode), and any of the following is true: </span>
<span id="tu_21" class="t s4_21">• </span><span id="tv_21" class="t s4_21">The </span><span id="tw_21" class="t s6_21">KSU </span><span id="tx_21" class="t s4_21">field in the CP0 </span><span id="ty_21" class="t s6_21">Status </span><span id="tz_21" class="t s4_21">register contains 0b00. </span>
<span id="t10_21" class="t s4_21">• </span><span id="t11_21" class="t s4_21">The </span><span id="t12_21" class="t s6_21">EXL </span><span id="t13_21" class="t s4_21">bit in the </span><span id="t14_21" class="t s6_21">Status </span><span id="t15_21" class="t s4_21">register is 1. </span>
<span id="t16_21" class="t s4_21">• </span><span id="t17_21" class="t s4_21">The </span><span id="t18_21" class="t s6_21">ERL </span><span id="t19_21" class="t s4_21">bit in the </span><span id="t1a_21" class="t s6_21">Status </span><span id="t1b_21" class="t s4_21">register is 1. </span>
<span id="t1c_21" class="t s4_21">The processor enters Kernel Mode at power-up, or as the result of an interrupt, exception, or error. The processor </span>
<span id="t1d_21" class="t s4_21">leaves Kernel Mode and enters User Mode or Supervisor Mode when all of the previous three conditions are false, </span>
<span id="t1e_21" class="t s4_21">usually as the result of an ERET instruction. </span>
<span id="t1f_21" class="t s5_21">3.3 </span><span id="t1g_21" class="t s5_21">Supervisor Mode </span>
<span id="t1h_21" class="t s4_21">The processor is operating in Supervisor Mode (if that optional mode is implemented by the processor) when all of </span>
<span id="t1i_21" class="t s4_21">the following are true: </span>
<span id="t1j_21" class="t s4_21">• </span><span id="t1k_21" class="t s4_21">The </span><span id="t1l_21" class="t s6_21">DM </span><span id="t1m_21" class="t s4_21">bit in the </span><span id="t1n_21" class="t s6_21">Debug </span><span id="t1o_21" class="t s4_21">register is 0 (if the processor implements Debug Mode). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
