# Reading C:/Users/Dino/Downloads/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do icmp_echo_responder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/Dino/Downloads/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder1/icmp_echo_responder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:04 on Jan 29,2026
# vcom -reportprogress 300 -93 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder1/icmp_echo_responder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity icmp_echo_responder
# -- Compiling architecture rtl of icmp_echo_responder
# End time: 16:55:05 on Jan 29,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder1/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:24 on Jan 29,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder1/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 16:55:24 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_icmp_echo_reply
# vsim -gui -l msim_transcript work.tb_icmp_echo_reply 
# Start time: 16:55:49 on Jan 29,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/clk_period \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/s_state
run
quit -sim
# End time: 16:57:56 on Jan 29,2026, Elapsed time: 0:02:07
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder1/simulation/modelsim/tb_icmp_echo_mac_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:12 on Jan 29,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder1/simulation/modelsim/tb_icmp_echo_mac_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_mac_ignore
# -- Compiling architecture behavior of tb_icmp_echo_mac_ignore
# End time: 16:58:12 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_mac_ignore
# vsim work.tb_icmp_echo_mac_ignore 
# Start time: 16:58:20 on Jan 29,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_mac_ignore(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_mac_ignore/clk_period \
sim:/tb_icmp_echo_mac_ignore/clock \
sim:/tb_icmp_echo_mac_ignore/in_data \
sim:/tb_icmp_echo_mac_ignore/in_eop \
sim:/tb_icmp_echo_mac_ignore/in_ready \
sim:/tb_icmp_echo_mac_ignore/in_sop \
sim:/tb_icmp_echo_mac_ignore/in_valid \
sim:/tb_icmp_echo_mac_ignore/out_data \
sim:/tb_icmp_echo_mac_ignore/out_eop \
sim:/tb_icmp_echo_mac_ignore/out_ready \
sim:/tb_icmp_echo_mac_ignore/out_sop \
sim:/tb_icmp_echo_mac_ignore/out_valid \
sim:/tb_icmp_echo_mac_ignore/reset \
sim:/tb_icmp_echo_mac_ignore/s_state
run
quit -sim
# End time: 16:59:17 on Jan 29,2026, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder1/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:28 on Jan 29,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder1/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# End time: 16:59:29 on Jan 29,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_ip_ignore
# vsim work.tb_icmp_echo_ip_ignore 
# Start time: 16:59:35 on Jan 29,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_ip_ignore(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_ip_ignore/clk_period \
sim:/tb_icmp_echo_ip_ignore/clock \
sim:/tb_icmp_echo_ip_ignore/in_data \
sim:/tb_icmp_echo_ip_ignore/in_eop \
sim:/tb_icmp_echo_ip_ignore/in_ready \
sim:/tb_icmp_echo_ip_ignore/in_sop \
sim:/tb_icmp_echo_ip_ignore/in_valid \
sim:/tb_icmp_echo_ip_ignore/out_data \
sim:/tb_icmp_echo_ip_ignore/out_eop \
sim:/tb_icmp_echo_ip_ignore/out_ready \
sim:/tb_icmp_echo_ip_ignore/out_sop \
sim:/tb_icmp_echo_ip_ignore/out_valid \
sim:/tb_icmp_echo_ip_ignore/reset \
sim:/tb_icmp_echo_ip_ignore/s_state
run
quit -sim
# End time: 17:00:31 on Jan 29,2026, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder1/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:43 on Jan 29,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder1/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_icmp_ignore
# -- Compiling architecture behavior of tb_icmp_echo_icmp_ignore
# End time: 17:00:44 on Jan 29,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_icmp_ignore
# vsim work.tb_icmp_echo_icmp_ignore 
# Start time: 17:00:52 on Jan 29,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_icmp_ignore(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_icmp_ignore/clk_period \
sim:/tb_icmp_echo_icmp_ignore/clock \
sim:/tb_icmp_echo_icmp_ignore/in_data \
sim:/tb_icmp_echo_icmp_ignore/in_eop \
sim:/tb_icmp_echo_icmp_ignore/in_ready \
sim:/tb_icmp_echo_icmp_ignore/in_sop \
sim:/tb_icmp_echo_icmp_ignore/in_valid \
sim:/tb_icmp_echo_icmp_ignore/out_data \
sim:/tb_icmp_echo_icmp_ignore/out_eop \
sim:/tb_icmp_echo_icmp_ignore/out_ready \
sim:/tb_icmp_echo_icmp_ignore/out_sop \
sim:/tb_icmp_echo_icmp_ignore/out_valid \
sim:/tb_icmp_echo_icmp_ignore/reset \
sim:/tb_icmp_echo_icmp_ignore/s_state
run
quit -sim
# End time: 17:01:52 on Jan 29,2026, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder1/simulation/modelsim/tb_icmp_echo_reply_ready_valid.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:01 on Jan 29,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder1/simulation/modelsim/tb_icmp_echo_reply_ready_valid.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply_ready_valid_fsm
# -- Compiling architecture behavior of tb_icmp_echo_reply_ready_valid_fsm
# End time: 17:02:02 on Jan 29,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply_ready_valid_fsm
# vsim work.tb_icmp_echo_reply_ready_valid_fsm 
# Start time: 17:02:20 on Jan 29,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply_ready_valid_fsm(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply_ready_valid_fsm/clk_period \
sim:/tb_icmp_echo_reply_ready_valid_fsm/clock \
sim:/tb_icmp_echo_reply_ready_valid_fsm/in_data \
sim:/tb_icmp_echo_reply_ready_valid_fsm/in_eop \
sim:/tb_icmp_echo_reply_ready_valid_fsm/in_ready \
sim:/tb_icmp_echo_reply_ready_valid_fsm/in_sop \
sim:/tb_icmp_echo_reply_ready_valid_fsm/in_valid \
sim:/tb_icmp_echo_reply_ready_valid_fsm/out_data \
sim:/tb_icmp_echo_reply_ready_valid_fsm/out_eop \
sim:/tb_icmp_echo_reply_ready_valid_fsm/out_ready \
sim:/tb_icmp_echo_reply_ready_valid_fsm/out_sop \
sim:/tb_icmp_echo_reply_ready_valid_fsm/out_valid \
sim:/tb_icmp_echo_reply_ready_valid_fsm/reset \
sim:/tb_icmp_echo_reply_ready_valid_fsm/tb_state
run
run
run
# ** Note: READY/VALID handshake FSM test PASSED
#    Time: 1105 ns  Iteration: 0  Instance: /tb_icmp_echo_reply_ready_valid_fsm
# End time: 17:03:27 on Jan 29,2026, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
