Loading plugins phase: Elapsed time ==> 0s.168ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\CMG_IMU.cyprj -d CY8C5888LTI-LP097 -s C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.732ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.105ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CMG_IMU.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\CMG_IMU.cyprj -dcpsoc3 CMG_IMU.v -verilog
======================================================================

======================================================================
Compiling:  CMG_IMU.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\CMG_IMU.cyprj -dcpsoc3 CMG_IMU.v -verilog
======================================================================

======================================================================
Compiling:  CMG_IMU.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\CMG_IMU.cyprj -dcpsoc3 -verilog CMG_IMU.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 03 12:39:33 2019


======================================================================
Compiling:  CMG_IMU.v
Program  :   vpp
Options  :    -yv2 -q10 CMG_IMU.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 03 12:39:33 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CMG_IMU.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CMG_IMU.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\CMG_IMU.cyprj -dcpsoc3 -verilog CMG_IMU.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 03 12:39:33 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\codegentemp\CMG_IMU.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\codegentemp\CMG_IMU.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  CMG_IMU.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\CMG_IMU.cyprj -dcpsoc3 -verilog CMG_IMU.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 03 12:39:35 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\codegentemp\CMG_IMU.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\codegentemp\CMG_IMU.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_CMG:PWMUDB:km_run\
	\PWM_CMG:PWMUDB:ctrl_cmpmode2_2\
	\PWM_CMG:PWMUDB:ctrl_cmpmode2_1\
	\PWM_CMG:PWMUDB:ctrl_cmpmode2_0\
	\PWM_CMG:PWMUDB:ctrl_cmpmode1_2\
	\PWM_CMG:PWMUDB:ctrl_cmpmode1_1\
	\PWM_CMG:PWMUDB:ctrl_cmpmode1_0\
	\PWM_CMG:PWMUDB:capt_rising\
	\PWM_CMG:PWMUDB:capt_falling\
	\PWM_CMG:PWMUDB:trig_rise\
	\PWM_CMG:PWMUDB:trig_fall\
	\PWM_CMG:PWMUDB:sc_kill\
	\PWM_CMG:PWMUDB:min_kill\
	\PWM_CMG:PWMUDB:km_tc\
	\PWM_CMG:PWMUDB:db_tc\
	\PWM_CMG:PWMUDB:dith_sel\
	\PWM_CMG:Net_101\
	\PWM_CMG:Net_96\
	\PWM_CMG:PWMUDB:MODULE_1:b_31\
	\PWM_CMG:PWMUDB:MODULE_1:b_30\
	\PWM_CMG:PWMUDB:MODULE_1:b_29\
	\PWM_CMG:PWMUDB:MODULE_1:b_28\
	\PWM_CMG:PWMUDB:MODULE_1:b_27\
	\PWM_CMG:PWMUDB:MODULE_1:b_26\
	\PWM_CMG:PWMUDB:MODULE_1:b_25\
	\PWM_CMG:PWMUDB:MODULE_1:b_24\
	\PWM_CMG:PWMUDB:MODULE_1:b_23\
	\PWM_CMG:PWMUDB:MODULE_1:b_22\
	\PWM_CMG:PWMUDB:MODULE_1:b_21\
	\PWM_CMG:PWMUDB:MODULE_1:b_20\
	\PWM_CMG:PWMUDB:MODULE_1:b_19\
	\PWM_CMG:PWMUDB:MODULE_1:b_18\
	\PWM_CMG:PWMUDB:MODULE_1:b_17\
	\PWM_CMG:PWMUDB:MODULE_1:b_16\
	\PWM_CMG:PWMUDB:MODULE_1:b_15\
	\PWM_CMG:PWMUDB:MODULE_1:b_14\
	\PWM_CMG:PWMUDB:MODULE_1:b_13\
	\PWM_CMG:PWMUDB:MODULE_1:b_12\
	\PWM_CMG:PWMUDB:MODULE_1:b_11\
	\PWM_CMG:PWMUDB:MODULE_1:b_10\
	\PWM_CMG:PWMUDB:MODULE_1:b_9\
	\PWM_CMG:PWMUDB:MODULE_1:b_8\
	\PWM_CMG:PWMUDB:MODULE_1:b_7\
	\PWM_CMG:PWMUDB:MODULE_1:b_6\
	\PWM_CMG:PWMUDB:MODULE_1:b_5\
	\PWM_CMG:PWMUDB:MODULE_1:b_4\
	\PWM_CMG:PWMUDB:MODULE_1:b_3\
	\PWM_CMG:PWMUDB:MODULE_1:b_2\
	\PWM_CMG:PWMUDB:MODULE_1:b_1\
	\PWM_CMG:PWMUDB:MODULE_1:b_0\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_96
	Net_90
	Net_87
	\PWM_CMG:Net_113\
	\PWM_CMG:Net_107\
	\PWM_CMG:Net_114\
	Net_134
	\Gimbal_Encoder:Net_1129\
	\Gimbal_Encoder:Cnt16:Net_82\
	\Gimbal_Encoder:Cnt16:Net_95\
	\Gimbal_Encoder:Cnt16:Net_91\
	\Gimbal_Encoder:Cnt16:Net_102\
	\Gimbal_Encoder:Cnt16:CounterUDB:ctrl_cmod_2\
	\Gimbal_Encoder:Cnt16:CounterUDB:ctrl_cmod_1\
	\Gimbal_Encoder:Cnt16:CounterUDB:ctrl_cmod_0\
	\Handle_Encoder:Net_1129\
	\Handle_Encoder:Cnt16:Net_82\
	\Handle_Encoder:Cnt16:Net_95\
	\Handle_Encoder:Cnt16:Net_91\
	\Handle_Encoder:Cnt16:Net_102\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_2\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_1\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_275
	\PWM_Steer:PWMUDB:km_run\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Steer:PWMUDB:capt_rising\
	\PWM_Steer:PWMUDB:capt_falling\
	\PWM_Steer:PWMUDB:trig_rise\
	\PWM_Steer:PWMUDB:trig_fall\
	\PWM_Steer:PWMUDB:sc_kill\
	\PWM_Steer:PWMUDB:min_kill\
	\PWM_Steer:PWMUDB:km_tc\
	\PWM_Steer:PWMUDB:db_tc\
	\PWM_Steer:PWMUDB:dith_sel\
	\PWM_Steer:PWMUDB:compare2\
	\PWM_Steer:Net_101\
	Net_994
	Net_995
	\PWM_Steer:PWMUDB:MODULE_2:b_31\
	\PWM_Steer:PWMUDB:MODULE_2:b_30\
	\PWM_Steer:PWMUDB:MODULE_2:b_29\
	\PWM_Steer:PWMUDB:MODULE_2:b_28\
	\PWM_Steer:PWMUDB:MODULE_2:b_27\
	\PWM_Steer:PWMUDB:MODULE_2:b_26\
	\PWM_Steer:PWMUDB:MODULE_2:b_25\
	\PWM_Steer:PWMUDB:MODULE_2:b_24\
	\PWM_Steer:PWMUDB:MODULE_2:b_23\
	\PWM_Steer:PWMUDB:MODULE_2:b_22\
	\PWM_Steer:PWMUDB:MODULE_2:b_21\
	\PWM_Steer:PWMUDB:MODULE_2:b_20\
	\PWM_Steer:PWMUDB:MODULE_2:b_19\
	\PWM_Steer:PWMUDB:MODULE_2:b_18\
	\PWM_Steer:PWMUDB:MODULE_2:b_17\
	\PWM_Steer:PWMUDB:MODULE_2:b_16\
	\PWM_Steer:PWMUDB:MODULE_2:b_15\
	\PWM_Steer:PWMUDB:MODULE_2:b_14\
	\PWM_Steer:PWMUDB:MODULE_2:b_13\
	\PWM_Steer:PWMUDB:MODULE_2:b_12\
	\PWM_Steer:PWMUDB:MODULE_2:b_11\
	\PWM_Steer:PWMUDB:MODULE_2:b_10\
	\PWM_Steer:PWMUDB:MODULE_2:b_9\
	\PWM_Steer:PWMUDB:MODULE_2:b_8\
	\PWM_Steer:PWMUDB:MODULE_2:b_7\
	\PWM_Steer:PWMUDB:MODULE_2:b_6\
	\PWM_Steer:PWMUDB:MODULE_2:b_5\
	\PWM_Steer:PWMUDB:MODULE_2:b_4\
	\PWM_Steer:PWMUDB:MODULE_2:b_3\
	\PWM_Steer:PWMUDB:MODULE_2:b_2\
	\PWM_Steer:PWMUDB:MODULE_2:b_1\
	\PWM_Steer:PWMUDB:MODULE_2:b_0\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_996
	Net_993
	\PWM_Steer:Net_113\
	\PWM_Steer:Net_107\
	\PWM_Steer:Net_114\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	Net_1129
	\I2C:udb_clk\
	Net_1135
	\I2C:Net_973\
	Net_1136
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_1141
	\I2C:Net_975\
	Net_1139
	Net_1140
	\EncTimer:Net_260\
	Net_1144
	Net_1149
	\EncTimer:Net_53\
	\EncTimer:TimerUDB:ctrl_ten\
	\EncTimer:TimerUDB:ctrl_cmode_0\
	\EncTimer:TimerUDB:ctrl_tmode_1\
	\EncTimer:TimerUDB:ctrl_tmode_0\
	\EncTimer:TimerUDB:ctrl_ic_1\
	\EncTimer:TimerUDB:ctrl_ic_0\
	Net_1148
	\EncTimer:TimerUDB:zeros_3\
	\EncTimer:TimerUDB:zeros_2\
	\EncTimer:Net_102\
	\EncTimer:Net_266\

    Synthesized names
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 327 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_CMG:PWMUDB:hwCapture\ to zero
Aliasing \PWM_CMG:PWMUDB:trig_out\ to one
Aliasing Net_166 to zero
Aliasing \PWM_CMG:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:ltch_kill_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:min_kill_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:final_kill\ to one
Aliasing \PWM_CMG:PWMUDB:dith_count_1\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:dith_count_0\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:status_6\ to zero
Aliasing \PWM_CMG:PWMUDB:status_4\ to zero
Aliasing \PWM_CMG:PWMUDB:cmp1_status_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:cmp2_status_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:final_kill_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:cs_addr_0\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__flywheel_motor_net_0 to one
Aliasing tmpOE__gimbal_motor_net_0 to one
Aliasing tmpOE__gimbal_direction_net_0 to one
Aliasing Net_128 to zero
Aliasing \Gimbal_Timer:Net_260\ to zero
Aliasing \Gimbal_Timer:Net_102\ to one
Aliasing tmpOE__Gimbal_Encoder_A_net_0 to one
Aliasing tmpOE__SW1_net_0 to one
Aliasing tmpOE__LED1_net_0 to one
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:underflow\ to \Gimbal_Encoder:Cnt16:CounterUDB:status_1\
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:tc_i\ to \Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\
Aliasing \Gimbal_Encoder:bQuadDec:status_4\ to zero
Aliasing \Gimbal_Encoder:bQuadDec:status_5\ to zero
Aliasing \Gimbal_Encoder:bQuadDec:status_6\ to zero
Aliasing \Gimbal_Encoder:Net_1229\ to one
Aliasing tmpOE__Gimbal_Encoder_B_net_0 to one
Aliasing \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Handle_Encoder:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \Handle_Encoder:Cnt16:CounterUDB:underflow\ to \Handle_Encoder:Cnt16:CounterUDB:status_1\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:tc_i\ to \Handle_Encoder:Cnt16:CounterUDB:reload_tc\
Aliasing \Handle_Encoder:bQuadDec:status_4\ to zero
Aliasing \Handle_Encoder:bQuadDec:status_5\ to zero
Aliasing \Handle_Encoder:bQuadDec:status_6\ to zero
Aliasing \Handle_Encoder:Net_1229\ to one
Aliasing tmpOE__Handle_Encoder_A_net_0 to one
Aliasing tmpOE__Handle_Encoder_B_net_0 to one
Aliasing \Steering_Timer:Net_260\ to zero
Aliasing Net_291 to zero
Aliasing \Steering_Timer:Net_102\ to one
Aliasing tmpOE__Steering_PWM_net_0 to one
Aliasing tmpOE__Steering_Dir_net_0 to one
Aliasing \PWM_Steer:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Steer:PWMUDB:trig_out\ to one
Aliasing Net_312 to zero
Aliasing \PWM_Steer:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:final_kill\ to one
Aliasing \PWM_Steer:PWMUDB:dith_count_1\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:dith_count_0\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:status_6\ to zero
Aliasing \PWM_Steer:PWMUDB:status_4\ to zero
Aliasing \PWM_Steer:PWMUDB:cmp2\ to zero
Aliasing \PWM_Steer:PWMUDB:cmp1_status_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:cmp2_status_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:cs_addr_0\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Steer:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \USBUART:tmpOE__Dm_net_0\ to one
Aliasing \USBUART:tmpOE__Dp_net_0\ to one
Aliasing tmpOE__LED_net_0 to one
Aliasing \Sample_Timer:Net_260\ to zero
Aliasing Net_195 to zero
Aliasing \Sample_Timer:Net_102\ to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C:Net_969\ to one
Aliasing \I2C:Net_968\ to one
Aliasing Net_1143 to zero
Aliasing \EncTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \EncTimer:TimerUDB:trigger_enable\ to one
Aliasing \EncTimer:TimerUDB:status_6\ to zero
Aliasing \EncTimer:TimerUDB:status_5\ to zero
Aliasing \EncTimer:TimerUDB:status_4\ to zero
Aliasing \EncTimer:TimerUDB:status_0\ to \EncTimer:TimerUDB:tc_i\
Aliasing tmpOE__BNO_Interupt_net_0 to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing \PWM_CMG:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_CMG:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_CMG:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_CMG:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_CMG:PWMUDB:tc_i_reg\\D\ to \PWM_CMG:PWMUDB:status_2\
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Handle_Encoder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Steer:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Steer:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Steer:PWMUDB:prevCompare1\\D\ to \PWM_Steer:PWMUDB:pwm_temp\
Aliasing \PWM_Steer:PWMUDB:tc_i_reg\\D\ to \PWM_Steer:PWMUDB:status_2\
Aliasing \EncTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \EncTimer:TimerUDB:hwEnable_reg\\D\ to \EncTimer:TimerUDB:run_mode\
Aliasing \EncTimer:TimerUDB:capture_out_reg_i\\D\ to \EncTimer:TimerUDB:capt_fifo_load_int\
Aliasing \EdgeDetect_2:last\\D\ to \EdgeDetect_1:last\\D\
Removing Lhs of wire \PWM_CMG:PWMUDB:ctrl_enable\[16] = \PWM_CMG:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_CMG:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:hwEnable\[27] = \PWM_CMG:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_CMG:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \PWM_CMG:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_166[34] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_enable\[36] = \PWM_CMG:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_CMG:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_1\[338]
Removing Lhs of wire \PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_0\[339]
Removing Lhs of wire \PWM_CMG:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \PWM_CMG:PWMUDB:status_5\[60] = \PWM_CMG:PWMUDB:final_kill_reg\[75]
Removing Lhs of wire \PWM_CMG:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \PWM_CMG:PWMUDB:status_3\[62] = \PWM_CMG:PWMUDB:fifo_full\[82]
Removing Rhs of wire \PWM_CMG:PWMUDB:status_1\[64] = \PWM_CMG:PWMUDB:cmp2_status_reg\[74]
Removing Rhs of wire \PWM_CMG:PWMUDB:status_0\[65] = \PWM_CMG:PWMUDB:cmp1_status_reg\[73]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp1_status_reg\\R\[76] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp1_status_reg\\S\[77] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp2_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp2_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_kill_reg\\R\[80] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_kill_reg\\S\[81] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:cs_addr_2\[83] = \PWM_CMG:PWMUDB:tc_i\[38]
Removing Lhs of wire \PWM_CMG:PWMUDB:cs_addr_1\[84] = \PWM_CMG:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_CMG:PWMUDB:cs_addr_0\[85] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:compare1\[166] = \PWM_CMG:PWMUDB:cmp1_less\[137]
Removing Lhs of wire \PWM_CMG:PWMUDB:compare2\[167] = \PWM_CMG:PWMUDB:cmp2_less\[140]
Removing Rhs of wire Net_88[177] = \PWM_CMG:PWMUDB:pwm1_i_reg\[170]
Removing Rhs of wire Net_89[178] = \PWM_CMG:PWMUDB:pwm2_i_reg\[172]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm_temp\[179] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_23\[220] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_22\[221] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_21\[222] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_20\[223] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_19\[224] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_18\[225] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_17\[226] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_16\[227] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_15\[228] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_14\[229] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_13\[230] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_12\[231] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_11\[232] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_10\[233] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_9\[234] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_8\[235] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_7\[236] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_6\[237] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_5\[238] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_4\[239] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_3\[240] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_2\[241] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_1\[242] = \PWM_CMG:PWMUDB:MODIN1_1\[243]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODIN1_1\[243] = \PWM_CMG:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_0\[244] = \PWM_CMG:PWMUDB:MODIN1_0\[245]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODIN1_0\[245] = \PWM_CMG:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[377] = one[4]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[378] = one[4]
Removing Lhs of wire tmpOE__flywheel_motor_net_0[386] = one[4]
Removing Lhs of wire tmpOE__gimbal_motor_net_0[392] = one[4]
Removing Lhs of wire tmpOE__gimbal_direction_net_0[398] = one[4]
Removing Lhs of wire Net_128[405] = zero[7]
Removing Lhs of wire \Gimbal_Timer:Net_260\[407] = zero[7]
Removing Lhs of wire \Gimbal_Timer:Net_266\[408] = one[4]
Removing Rhs of wire Net_129[412] = \Gimbal_Timer:Net_57\[411]
Removing Lhs of wire \Gimbal_Timer:Net_102\[414] = one[4]
Removing Lhs of wire tmpOE__Gimbal_Encoder_A_net_0[418] = one[4]
Removing Lhs of wire tmpOE__SW1_net_0[424] = one[4]
Removing Lhs of wire tmpOE__LED1_net_0[430] = one[4]
Removing Rhs of wire \Gimbal_Encoder:Net_1275\[437] = \Gimbal_Encoder:Cnt16:Net_49\[438]
Removing Rhs of wire \Gimbal_Encoder:Net_1275\[437] = \Gimbal_Encoder:Cnt16:CounterUDB:tc_reg_i\[495]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:Net_89\[440] = \Gimbal_Encoder:Net_1251\[441]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\[451] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\[452] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_enable\[464] = \Gimbal_Encoder:Cnt16:CounterUDB:control_7\[456]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:capt_rising\[466] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:capt_falling\[467] = \Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\[465]
Removing Rhs of wire \Gimbal_Encoder:Net_1260\[471] = \Gimbal_Encoder:bQuadDec:state_2\[608]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:final_enable\[473] = \Gimbal_Encoder:Cnt16:CounterUDB:control_7\[456]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:counter_enable\[474] = \Gimbal_Encoder:Cnt16:CounterUDB:control_7\[456]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_0\[475] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_status\[476]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_1\[477] = \Gimbal_Encoder:Cnt16:CounterUDB:per_zero\[478]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_2\[479] = \Gimbal_Encoder:Cnt16:CounterUDB:overflow_status\[480]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_3\[481] = \Gimbal_Encoder:Cnt16:CounterUDB:underflow_status\[482]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_4\[483] = \Gimbal_Encoder:Cnt16:CounterUDB:hwCapture\[469]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_5\[484] = \Gimbal_Encoder:Cnt16:CounterUDB:fifo_full\[485]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_6\[486] = \Gimbal_Encoder:Cnt16:CounterUDB:fifo_nempty\[487]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:overflow\[489] = \Gimbal_Encoder:Cnt16:CounterUDB:per_FF\[490]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:underflow\[491] = \Gimbal_Encoder:Cnt16:CounterUDB:status_1\[477]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:tc_i\[494] = \Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\[472]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\[496] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_equal\[497]
Removing Rhs of wire \Gimbal_Encoder:Net_1264\[500] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\[499]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:dp_dir\[504] = \Gimbal_Encoder:Net_1251\[441]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cs_addr_2\[505] = \Gimbal_Encoder:Net_1251\[441]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cs_addr_1\[506] = \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\[503]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cs_addr_0\[507] = \Gimbal_Encoder:Cnt16:CounterUDB:reload\[470]
Removing Lhs of wire \Gimbal_Encoder:Net_1290\[584] = \Gimbal_Encoder:Net_1275\[437]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:index_filt\[606] = \Gimbal_Encoder:Net_1232\[607]
Removing Lhs of wire \Gimbal_Encoder:Net_1232\[607] = one[4]
Removing Rhs of wire \Gimbal_Encoder:bQuadDec:error\[609] = \Gimbal_Encoder:bQuadDec:state_3\[610]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_0\[613] = \Gimbal_Encoder:Net_530\[614]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_1\[615] = \Gimbal_Encoder:Net_611\[616]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_2\[617] = \Gimbal_Encoder:Net_1260\[471]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_3\[618] = \Gimbal_Encoder:bQuadDec:error\[609]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_4\[619] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_5\[620] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_6\[621] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Net_1229\[626] = one[4]
Removing Lhs of wire \Gimbal_Encoder:Net_1272\[627] = \Gimbal_Encoder:Net_1264\[500]
Removing Lhs of wire tmpOE__Gimbal_Encoder_B_net_0[630] = one[4]
Removing Rhs of wire \Handle_Encoder:Net_1275\[637] = \Handle_Encoder:Cnt16:Net_49\[638]
Removing Rhs of wire \Handle_Encoder:Net_1275\[637] = \Handle_Encoder:Cnt16:CounterUDB:tc_reg_i\[694]
Removing Lhs of wire \Handle_Encoder:Cnt16:Net_89\[640] = \Handle_Encoder:Net_1251\[641]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\[650] = zero[7]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\[651] = zero[7]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_enable\[663] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[655]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:capt_rising\[665] = zero[7]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:capt_falling\[666] = \Handle_Encoder:Cnt16:CounterUDB:prevCapture\[664]
Removing Rhs of wire \Handle_Encoder:Net_1260\[670] = \Handle_Encoder:bQuadDec:state_2\[808]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:final_enable\[672] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[655]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:counter_enable\[673] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[655]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_0\[674] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_status\[675]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_1\[676] = \Handle_Encoder:Cnt16:CounterUDB:per_zero\[677]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_2\[678] = \Handle_Encoder:Cnt16:CounterUDB:overflow_status\[679]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_3\[680] = \Handle_Encoder:Cnt16:CounterUDB:underflow_status\[681]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_4\[682] = \Handle_Encoder:Cnt16:CounterUDB:hwCapture\[668]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_5\[683] = \Handle_Encoder:Cnt16:CounterUDB:fifo_full\[684]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_6\[685] = \Handle_Encoder:Cnt16:CounterUDB:fifo_nempty\[686]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:overflow\[688] = \Handle_Encoder:Cnt16:CounterUDB:per_FF\[689]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:underflow\[690] = \Handle_Encoder:Cnt16:CounterUDB:status_1\[676]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:tc_i\[693] = \Handle_Encoder:Cnt16:CounterUDB:reload_tc\[671]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[695] = \Handle_Encoder:Cnt16:CounterUDB:cmp_equal\[696]
Removing Rhs of wire \Handle_Encoder:Net_1264\[699] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\[698]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:dp_dir\[703] = \Handle_Encoder:Net_1251\[641]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_2\[704] = \Handle_Encoder:Net_1251\[641]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_1\[705] = \Handle_Encoder:Cnt16:CounterUDB:count_enable\[702]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_0\[706] = \Handle_Encoder:Cnt16:CounterUDB:reload\[669]
Removing Lhs of wire \Handle_Encoder:Net_1290\[783] = \Handle_Encoder:Net_1275\[637]
Removing Lhs of wire \Handle_Encoder:bQuadDec:index_filt\[806] = \Handle_Encoder:Net_1232\[807]
Removing Lhs of wire \Handle_Encoder:Net_1232\[807] = one[4]
Removing Rhs of wire \Handle_Encoder:bQuadDec:error\[809] = \Handle_Encoder:bQuadDec:state_3\[810]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_0\[813] = \Handle_Encoder:Net_530\[814]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_1\[815] = \Handle_Encoder:Net_611\[816]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_2\[817] = \Handle_Encoder:Net_1260\[670]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_3\[818] = \Handle_Encoder:bQuadDec:error\[809]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_4\[819] = zero[7]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_5\[820] = zero[7]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_6\[821] = zero[7]
Removing Lhs of wire \Handle_Encoder:Net_1229\[826] = one[4]
Removing Lhs of wire \Handle_Encoder:Net_1272\[827] = \Handle_Encoder:Net_1264\[699]
Removing Lhs of wire tmpOE__Handle_Encoder_A_net_0[830] = one[4]
Removing Lhs of wire tmpOE__Handle_Encoder_B_net_0[835] = one[4]
Removing Lhs of wire \Steering_Timer:Net_260\[841] = zero[7]
Removing Lhs of wire \Steering_Timer:Net_266\[842] = one[4]
Removing Lhs of wire Net_291[843] = zero[7]
Removing Rhs of wire Net_276[847] = \Steering_Timer:Net_57\[846]
Removing Lhs of wire \Steering_Timer:Net_102\[849] = one[4]
Removing Lhs of wire tmpOE__Steering_PWM_net_0[853] = one[4]
Removing Rhs of wire Net_311[854] = \PWM_Steer:Net_96\[1037]
Removing Rhs of wire Net_311[854] = \PWM_Steer:PWMUDB:pwm_i_reg\[1029]
Removing Lhs of wire tmpOE__Steering_Dir_net_0[860] = one[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:ctrl_enable\[878] = \PWM_Steer:PWMUDB:control_7\[870]
Removing Lhs of wire \PWM_Steer:PWMUDB:hwCapture\[888] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:hwEnable\[889] = \PWM_Steer:PWMUDB:control_7\[870]
Removing Lhs of wire \PWM_Steer:PWMUDB:trig_out\[893] = one[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\R\[895] = zero[7]
Removing Lhs of wire Net_312[896] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\S\[897] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_enable\[898] = \PWM_Steer:PWMUDB:runmode_enable\[894]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\R\[902] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\S\[903] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\R\[904] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\S\[905] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill\[908] = one[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_1\[912] = \PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_1\[1199]
Removing Lhs of wire \PWM_Steer:PWMUDB:add_vi_vv_MODGEN_2_0\[914] = \PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_0\[1200]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_1\\R\[915] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_1\\S\[916] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_0\\R\[917] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_0\\S\[918] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:status_6\[921] = zero[7]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_5\[922] = \PWM_Steer:PWMUDB:final_kill_reg\[936]
Removing Lhs of wire \PWM_Steer:PWMUDB:status_4\[923] = zero[7]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_3\[924] = \PWM_Steer:PWMUDB:fifo_full\[943]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_1\[926] = \PWM_Steer:PWMUDB:cmp2_status_reg\[935]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_0\[927] = \PWM_Steer:PWMUDB:cmp1_status_reg\[934]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status\[932] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2\[933] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\R\[937] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\S\[938] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\R\[939] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\S\[940] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\R\[941] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\S\[942] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_2\[944] = \PWM_Steer:PWMUDB:tc_i\[900]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_1\[945] = \PWM_Steer:PWMUDB:runmode_enable\[894]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_0\[946] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:compare1\[1027] = \PWM_Steer:PWMUDB:cmp1_less\[998]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm1_i\[1032] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm2_i\[1034] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm_temp\[1040] = \PWM_Steer:PWMUDB:cmp1\[930]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_23\[1081] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_22\[1082] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_21\[1083] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_20\[1084] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_19\[1085] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_18\[1086] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_17\[1087] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_16\[1088] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_15\[1089] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_14\[1090] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_13\[1091] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_12\[1092] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_11\[1093] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_10\[1094] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_9\[1095] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_8\[1096] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_7\[1097] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_6\[1098] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_5\[1099] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_4\[1100] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_3\[1101] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_2\[1102] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_1\[1103] = \PWM_Steer:PWMUDB:MODIN2_1\[1104]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODIN2_1\[1104] = \PWM_Steer:PWMUDB:dith_count_1\[911]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:a_0\[1105] = \PWM_Steer:PWMUDB:MODIN2_0\[1106]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODIN2_0\[1106] = \PWM_Steer:PWMUDB:dith_count_0\[913]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1238] = one[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1239] = one[4]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[1249] = one[4]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[1256] = one[4]
Removing Lhs of wire tmpOE__LED_net_0[1308] = one[4]
Removing Lhs of wire \Sample_Timer:Net_260\[1314] = zero[7]
Removing Lhs of wire \Sample_Timer:Net_266\[1315] = one[4]
Removing Lhs of wire Net_195[1316] = zero[7]
Removing Rhs of wire Net_1124[1320] = \Sample_Timer:Net_57\[1319]
Removing Lhs of wire \Sample_Timer:Net_102\[1322] = one[4]
Removing Lhs of wire tmpOE__SDA_1_net_0[1325] = one[4]
Removing Lhs of wire tmpOE__SCL_1_net_0[1331] = one[4]
Removing Rhs of wire \I2C:sda_x_wire\[1336] = \I2C:Net_643_1\[1337]
Removing Rhs of wire \I2C:Net_697\[1339] = \I2C:Net_643_2\[1345]
Removing Rhs of wire \I2C:Net_1109_0\[1342] = \I2C:scl_yfb\[1355]
Removing Rhs of wire \I2C:Net_1109_1\[1343] = \I2C:sda_yfb\[1356]
Removing Lhs of wire \I2C:scl_x_wire\[1346] = \I2C:Net_643_0\[1344]
Removing Lhs of wire \I2C:Net_969\[1347] = one[4]
Removing Lhs of wire \I2C:Net_968\[1348] = one[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[1358] = one[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[1360] = one[4]
Removing Lhs of wire Net_1143[1368] = zero[7]
Removing Lhs of wire \EncTimer:TimerUDB:ctrl_enable\[1387] = \EncTimer:TimerUDB:control_7\[1379]
Removing Lhs of wire \EncTimer:TimerUDB:ctrl_cmode_1\[1389] = zero[7]
Removing Rhs of wire \EncTimer:TimerUDB:timer_enable\[1398] = \EncTimer:TimerUDB:runmode_enable\[1410]
Removing Rhs of wire \EncTimer:TimerUDB:run_mode\[1399] = \EncTimer:TimerUDB:hwEnable\[1400]
Removing Lhs of wire \EncTimer:TimerUDB:run_mode\[1399] = \EncTimer:TimerUDB:control_7\[1379]
Removing Lhs of wire \EncTimer:TimerUDB:trigger_enable\[1402] = one[4]
Removing Lhs of wire \EncTimer:TimerUDB:tc_i\[1404] = \EncTimer:TimerUDB:status_tc\[1401]
Removing Lhs of wire \EncTimer:TimerUDB:capt_fifo_load_int\[1409] = \EncTimer:TimerUDB:capt_fifo_load\[1397]
Removing Lhs of wire \EncTimer:TimerUDB:status_6\[1412] = zero[7]
Removing Lhs of wire \EncTimer:TimerUDB:status_5\[1413] = zero[7]
Removing Lhs of wire \EncTimer:TimerUDB:status_4\[1414] = zero[7]
Removing Lhs of wire \EncTimer:TimerUDB:status_0\[1415] = \EncTimer:TimerUDB:status_tc\[1401]
Removing Lhs of wire \EncTimer:TimerUDB:status_1\[1416] = \EncTimer:TimerUDB:capt_fifo_load\[1397]
Removing Rhs of wire \EncTimer:TimerUDB:status_2\[1417] = \EncTimer:TimerUDB:fifo_full\[1418]
Removing Rhs of wire \EncTimer:TimerUDB:status_3\[1419] = \EncTimer:TimerUDB:fifo_nempty\[1420]
Removing Lhs of wire \EncTimer:TimerUDB:cs_addr_2\[1422] = zero[7]
Removing Lhs of wire \EncTimer:TimerUDB:cs_addr_1\[1423] = \EncTimer:TimerUDB:trig_reg\[1411]
Removing Lhs of wire \EncTimer:TimerUDB:cs_addr_0\[1424] = \EncTimer:TimerUDB:per_zero\[1403]
Removing Lhs of wire tmpOE__BNO_Interupt_net_0[1514] = one[4]
Removing Lhs of wire tmpOE__Pin_1_net_0[1519] = one[4]
Removing Lhs of wire \PWM_CMG:PWMUDB:min_kill_reg\\D\[1526] = one[4]
Removing Lhs of wire \PWM_CMG:PWMUDB:prevCapture\\D\[1527] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:trig_last\\D\[1528] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:ltch_kill_reg\\D\[1531] = one[4]
Removing Lhs of wire \PWM_CMG:PWMUDB:prevCompare1\\D\[1534] = \PWM_CMG:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM_CMG:PWMUDB:prevCompare2\\D\[1535] = \PWM_CMG:PWMUDB:cmp2\[71]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp1_status_reg\\D\[1536] = \PWM_CMG:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp2_status_reg\\D\[1537] = \PWM_CMG:PWMUDB:cmp2_status\[72]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm_i_reg\\D\[1539] = \PWM_CMG:PWMUDB:pwm_i\[169]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm1_i_reg\\D\[1540] = \PWM_CMG:PWMUDB:pwm1_i\[171]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm2_i_reg\\D\[1541] = \PWM_CMG:PWMUDB:pwm2_i\[173]
Removing Lhs of wire \PWM_CMG:PWMUDB:tc_i_reg\\D\[1542] = \PWM_CMG:PWMUDB:status_2\[63]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\\D\[1544] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\\D\[1545] = \Gimbal_Encoder:Cnt16:CounterUDB:overflow\[489]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\\D\[1546] = \Gimbal_Encoder:Cnt16:CounterUDB:status_1\[477]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:tc_reg_i\\D\[1547] = \Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\[472]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\\D\[1548] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\[496]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1549] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\[496]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\\D\[1550] = \Gimbal_Encoder:Net_1203\[502]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:prevCapture\\D\[1559] = zero[7]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\\D\[1560] = \Handle_Encoder:Cnt16:CounterUDB:overflow\[688]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\\D\[1561] = \Handle_Encoder:Cnt16:CounterUDB:status_1\[676]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:tc_reg_i\\D\[1562] = \Handle_Encoder:Cnt16:CounterUDB:reload_tc\[671]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:prevCompare\\D\[1563] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[695]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1564] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[695]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\\D\[1565] = \Handle_Encoder:Net_1203\[701]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\D\[1573] = one[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:prevCapture\\D\[1574] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:trig_last\\D\[1575] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\D\[1578] = one[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:prevCompare1\\D\[1581] = \PWM_Steer:PWMUDB:cmp1\[930]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\D\[1582] = \PWM_Steer:PWMUDB:cmp1_status\[931]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\D\[1583] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm_i_reg\\D\[1585] = \PWM_Steer:PWMUDB:pwm_i\[1030]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm1_i_reg\\D\[1586] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm2_i_reg\\D\[1587] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:tc_i_reg\\D\[1588] = \PWM_Steer:PWMUDB:status_2\[925]
Removing Lhs of wire \EncTimer:TimerUDB:capture_last\\D\[1589] = zero[7]
Removing Lhs of wire \EncTimer:TimerUDB:tc_reg_i\\D\[1590] = \EncTimer:TimerUDB:status_tc\[1401]
Removing Lhs of wire \EncTimer:TimerUDB:hwEnable_reg\\D\[1591] = \EncTimer:TimerUDB:control_7\[1379]
Removing Lhs of wire \EncTimer:TimerUDB:capture_out_reg_i\\D\[1592] = \EncTimer:TimerUDB:capt_fifo_load\[1397]
Removing Lhs of wire \EdgeDetect_1:last\\D\[1593] = Net_474[1520]
Removing Lhs of wire \EdgeDetect_2:last\\D\[1594] = Net_474[1520]

------------------------------------------------------
Aliased 0 equations, 321 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:cmp1\' (cost = 0):
\PWM_CMG:PWMUDB:cmp1\ <= (\PWM_CMG:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:cmp2\' (cost = 0):
\PWM_CMG:PWMUDB:cmp2\ <= (\PWM_CMG:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_CMG:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_CMG:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_CMG:PWMUDB:dith_count_1\ and \PWM_CMG:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Gimbal_Encoder:Cnt16:CounterUDB:capt_either_edge\ <= (\Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\ <= (\Gimbal_Encoder:Cnt16:CounterUDB:status_1\
	OR \Gimbal_Encoder:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Gimbal_Encoder:bQuadDec:A_j\' (cost = 1):
\Gimbal_Encoder:bQuadDec:A_j\ <= ((\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ and \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ and \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:bQuadDec:A_k\' (cost = 3):
\Gimbal_Encoder:bQuadDec:A_k\ <= ((not \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ and not \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ and not \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:bQuadDec:B_j\' (cost = 1):
\Gimbal_Encoder:bQuadDec:B_j\ <= ((\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ and \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ and \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:bQuadDec:B_k\' (cost = 3):
\Gimbal_Encoder:bQuadDec:B_k\ <= ((not \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ and not \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ and not \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:Net_1151\' (cost = 0):
\Gimbal_Encoder:Net_1151\ <= (not \Gimbal_Encoder:Net_1251\);

Note:  Expanding virtual equation for '\Gimbal_Encoder:Net_1287\' (cost = 0):
\Gimbal_Encoder:Net_1287\ <= (not \Gimbal_Encoder:Net_1264\);

Note:  Expanding virtual equation for '\Handle_Encoder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Handle_Encoder:Cnt16:CounterUDB:capt_either_edge\ <= (\Handle_Encoder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Handle_Encoder:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Handle_Encoder:Cnt16:CounterUDB:reload_tc\ <= (\Handle_Encoder:Cnt16:CounterUDB:status_1\
	OR \Handle_Encoder:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:A_j\' (cost = 1):
\Handle_Encoder:bQuadDec:A_j\ <= ((\Handle_Encoder:bQuadDec:quad_A_delayed_0\ and \Handle_Encoder:bQuadDec:quad_A_delayed_1\ and \Handle_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:A_k\' (cost = 3):
\Handle_Encoder:bQuadDec:A_k\ <= ((not \Handle_Encoder:bQuadDec:quad_A_delayed_0\ and not \Handle_Encoder:bQuadDec:quad_A_delayed_1\ and not \Handle_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:B_j\' (cost = 1):
\Handle_Encoder:bQuadDec:B_j\ <= ((\Handle_Encoder:bQuadDec:quad_B_delayed_0\ and \Handle_Encoder:bQuadDec:quad_B_delayed_1\ and \Handle_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:B_k\' (cost = 3):
\Handle_Encoder:bQuadDec:B_k\ <= ((not \Handle_Encoder:bQuadDec:quad_B_delayed_0\ and not \Handle_Encoder:bQuadDec:quad_B_delayed_1\ and not \Handle_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1151\' (cost = 0):
\Handle_Encoder:Net_1151\ <= (not \Handle_Encoder:Net_1251\);

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1287\' (cost = 0):
\Handle_Encoder:Net_1287\ <= (not \Handle_Encoder:Net_1264\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:cmp1\' (cost = 0):
\PWM_Steer:PWMUDB:cmp1\ <= (\PWM_Steer:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Steer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_Steer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Steer:PWMUDB:dith_count_1\ and \PWM_Steer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\EncTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\EncTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\EncTimer:TimerUDB:timer_enable\' (cost = 0):
\EncTimer:TimerUDB:timer_enable\ <= (\EncTimer:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_CMG:PWMUDB:dith_count_0\ and \PWM_CMG:PWMUDB:dith_count_1\)
	OR (not \PWM_CMG:PWMUDB:dith_count_1\ and \PWM_CMG:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal_Encoder:Net_1248\' (cost = 2):
\Gimbal_Encoder:Net_1248\ <= ((not \Gimbal_Encoder:Net_1264\ and \Gimbal_Encoder:Net_1275\));

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1248\' (cost = 2):
\Handle_Encoder:Net_1248\ <= ((not \Handle_Encoder:Net_1264\ and \Handle_Encoder:Net_1275\));

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_Steer:PWMUDB:dith_count_0\ and \PWM_Steer:PWMUDB:dith_count_1\)
	OR (not \PWM_Steer:PWMUDB:dith_count_1\ and \PWM_Steer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 71 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_CMG:PWMUDB:final_capture\ to zero
Aliasing \PWM_CMG:PWMUDB:pwm_i\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \Handle_Encoder:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_Steer:PWMUDB:final_capture\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \EncTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM_CMG:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_CMG:PWMUDB:final_capture\[87] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm_i\[169] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[348] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[358] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[368] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:hwCapture\[469] = zero[7]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:hwCapture\[668] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_capture\[948] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1209] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1219] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1229] = zero[7]
Removing Lhs of wire \EncTimer:TimerUDB:capt_fifo_load\[1397] = zero[7]
Removing Lhs of wire \EncTimer:TimerUDB:trig_reg\[1411] = \EncTimer:TimerUDB:control_7\[1379]
Removing Lhs of wire \PWM_CMG:PWMUDB:runmode_enable\\D\[1529] = \PWM_CMG:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_kill_reg\\D\[1538] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\D\[1576] = \PWM_Steer:PWMUDB:control_7\[870]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\D\[1584] = zero[7]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\CMG_IMU.cyprj" -dcpsoc3 CMG_IMU.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.484ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 03 May 2019 12:39:35
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_IMU.cydsn\CMG_IMU.cyprj -d CY8C5888LTI-LP097 CMG_IMU.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Steer:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_CMG:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_CMG:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_CMG:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_CMG:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Handle_Encoder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \EncTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \EncTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_4'. Fanout=2, Signal=Net_1205
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=4, Signal=Net_464
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=6, Signal=Net_1192
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_135
    Digital Clock 4: Automatic-assigning  clock 'Clock_5'. Fanout=2, Signal=Net_202
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_CMG:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Gimbal_Encoder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Gimbal_Encoder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Gimbal_Encoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Steer:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \EncTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \EncTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 7 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\, BNO_Interupt(0), LED(0), Pin_1(0), SCL_1(0), SDA_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \EdgeDetect_2:last\, Duplicate of \EdgeDetect_1:last\ 
    MacroCell: Name=\EdgeDetect_2:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_464) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_474
        );
        Output = \EdgeDetect_2:last\ (fanout=1)

    Removing \Handle_Encoder:Net_1264\, Duplicate of \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Handle_Encoder:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Net_1264\ (fanout=2)

    Removing \Gimbal_Encoder:Net_1264\, Duplicate of \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Gimbal_Encoder:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Gimbal_Encoder:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = flywheel_motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => flywheel_motor(0)__PA ,
            pin_input => Net_88 ,
            pad => flywheel_motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = gimbal_motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => gimbal_motor(0)__PA ,
            pin_input => Net_89 ,
            pad => gimbal_motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = gimbal_direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => gimbal_direction(0)__PA ,
            pad => gimbal_direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Gimbal_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Gimbal_Encoder_A(0)__PA ,
            fb => Net_223 ,
            pad => Gimbal_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Gimbal_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Gimbal_Encoder_B(0)__PA ,
            fb => Net_225 ,
            pad => Gimbal_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Handle_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Handle_Encoder_A(0)__PA ,
            fb => Net_262 ,
            pad => Handle_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Handle_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Handle_Encoder_B(0)__PA ,
            fb => Net_263 ,
            pad => Handle_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Steering_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Steering_PWM(0)__PA ,
            pin_input => Net_311 ,
            pad => Steering_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Steering_Dir(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Steering_Dir(0)__PA ,
            pad => Steering_Dir(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => SCL_1(0)_PAD );

    Pin : Name = BNO_Interupt(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BNO_Interupt(0)__PA ,
            fb => Net_1152 ,
            pad => BNO_Interupt(0)_PAD );

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            fb => Net_474 ,
            pad => Pin_1(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Handle_Encoder:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Handle_Encoder:Net_1260\ * \Handle_Encoder:Net_1203\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1203_split\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:tc_i\
        );
        Output = \PWM_CMG:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Gimbal_Encoder:Net_1203\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1275\ * \Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Net_530\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1275\ * !\Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Net_611\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_530\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * !\Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_Steer:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * \PWM_Steer:PWMUDB:tc_i\
        );
        Output = \PWM_Steer:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\EncTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EncTimer:TimerUDB:control_7\ * \EncTimer:TimerUDB:per_zero\
        );
        Output = \EncTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_1150, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_474 * !\EdgeDetect_1:last\
        );
        Output = Net_1150 (fanout=1)

    MacroCell: Name=Net_1151, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_474 * \EdgeDetect_1:last\
        );
        Output = Net_1151 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_223
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_225
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_262
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_263
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:control_7\
        );
        Output = \PWM_CMG:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_CMG:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = \PWM_CMG:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = \PWM_CMG:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_CMG:PWMUDB:prevCompare1\ * \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = \PWM_CMG:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_CMG:PWMUDB:prevCompare2\ * \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = \PWM_CMG:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_88, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = Net_88 (fanout=1)

    MacroCell: Name=Net_89, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = Net_89 (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + \Gimbal_Encoder:Net_1251_split\
        );
        Output = \Gimbal_Encoder:Net_1251\ (fanout=6)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Net_1275\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Gimbal_Encoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1203\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1203_split\
        );
        Output = \Gimbal_Encoder:Net_1203\ (fanout=3)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\
            + \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\
            + \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Gimbal_Encoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Gimbal_Encoder:Net_1260\ * !\Gimbal_Encoder:bQuadDec:error\
            + !\Gimbal_Encoder:Net_1260\ * !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1260\ (fanout=10)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251_split\
        );
        Output = \Handle_Encoder:Net_1251\ (fanout=6)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Net_1275\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Gimbal_Encoder:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * \Gimbal_Encoder:Net_1203\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1203_split\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1203_split\
        );
        Output = \Handle_Encoder:Net_1203\ (fanout=3)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\
            + \Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\
            + \Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:error\
            + !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1260\ (fanout=10)

    MacroCell: Name=\Handle_Encoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Handle_Encoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\PWM_Steer:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:control_7\
        );
        Output = \PWM_Steer:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Steer:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Steer:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steer:PWMUDB:prevCompare1\ * \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_311, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * 
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = Net_311 (fanout=1)

    MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_464) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_474
        );
        Output = \EdgeDetect_1:last\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1251_split\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_CMG:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1205 ,
            cs_addr_2 => \PWM_CMG:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_CMG:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_CMG:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_CMG:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1205 ,
            cs_addr_2 => \PWM_CMG:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_CMG:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_CMG:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_CMG:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_CMG:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_CMG:PWMUDB:status_3\ ,
            chain_in => \PWM_CMG:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1192 ,
            cs_addr_2 => \Gimbal_Encoder:Net_1251\ ,
            cs_addr_1 => \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Gimbal_Encoder:Cnt16:CounterUDB:reload\ ,
            chain_out => \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1192 ,
            cs_addr_2 => \Gimbal_Encoder:Net_1251\ ,
            cs_addr_1 => \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Gimbal_Encoder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Gimbal_Encoder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1192 ,
            cs_addr_2 => \Handle_Encoder:Net_1251\ ,
            cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
            chain_out => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1192 ,
            cs_addr_2 => \Handle_Encoder:Net_1251\ ,
            cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Handle_Encoder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1205 ,
            cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1205 ,
            cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Steer:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Steer:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Steer:PWMUDB:status_3\ ,
            chain_in => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\EncTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_464 ,
            cs_addr_1 => \EncTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \EncTimer:TimerUDB:per_zero\ ,
            chain_out => \EncTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \EncTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\EncTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_464 ,
            cs_addr_1 => \EncTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \EncTimer:TimerUDB:per_zero\ ,
            z0_comb => \EncTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \EncTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \EncTimer:TimerUDB:status_2\ ,
            chain_in => \EncTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \EncTimer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_CMG:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1205 ,
            status_3 => \PWM_CMG:PWMUDB:status_3\ ,
            status_2 => \PWM_CMG:PWMUDB:status_2\ ,
            status_1 => \PWM_CMG:PWMUDB:status_1\ ,
            status_0 => \PWM_CMG:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Gimbal_Encoder:Net_1260\ ,
            clock => Net_1192 ,
            status_6 => \Gimbal_Encoder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Gimbal_Encoder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Gimbal_Encoder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Gimbal_Encoder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Gimbal_Encoder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Gimbal_Encoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1192 ,
            status_3 => \Gimbal_Encoder:bQuadDec:error\ ,
            status_2 => \Gimbal_Encoder:Net_1260\ ,
            status_1 => \Gimbal_Encoder:Net_611\ ,
            status_0 => \Gimbal_Encoder:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Handle_Encoder:Net_1260\ ,
            clock => Net_1192 ,
            status_6 => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Handle_Encoder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Handle_Encoder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Handle_Encoder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Handle_Encoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1192 ,
            status_3 => \Handle_Encoder:bQuadDec:error\ ,
            status_2 => \Handle_Encoder:Net_1260\ ,
            status_1 => \Handle_Encoder:Net_611\ ,
            status_0 => \Handle_Encoder:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Steer:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1205 ,
            status_3 => \PWM_Steer:PWMUDB:status_3\ ,
            status_2 => \PWM_Steer:PWMUDB:status_2\ ,
            status_0 => \PWM_Steer:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\EncTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_464 ,
            status_3 => \EncTimer:TimerUDB:status_3\ ,
            status_2 => \EncTimer:TimerUDB:status_2\ ,
            status_0 => \EncTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_CMG:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1205 ,
            control_7 => \PWM_CMG:PWMUDB:control_7\ ,
            control_6 => \PWM_CMG:PWMUDB:control_6\ ,
            control_5 => \PWM_CMG:PWMUDB:control_5\ ,
            control_4 => \PWM_CMG:PWMUDB:control_4\ ,
            control_3 => \PWM_CMG:PWMUDB:control_3\ ,
            control_2 => \PWM_CMG:PWMUDB:control_2\ ,
            control_1 => \PWM_CMG:PWMUDB:control_1\ ,
            control_0 => \PWM_CMG:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1192 ,
            control_7 => \Gimbal_Encoder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Gimbal_Encoder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Gimbal_Encoder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Gimbal_Encoder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Gimbal_Encoder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Gimbal_Encoder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Gimbal_Encoder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Gimbal_Encoder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1192 ,
            control_7 => \Handle_Encoder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Handle_Encoder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Handle_Encoder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Handle_Encoder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Handle_Encoder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Handle_Encoder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Handle_Encoder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Handle_Encoder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Steer:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1205 ,
            control_7 => \PWM_Steer:PWMUDB:control_7\ ,
            control_6 => \PWM_Steer:PWMUDB:control_6\ ,
            control_5 => \PWM_Steer:PWMUDB:control_5\ ,
            control_4 => \PWM_Steer:PWMUDB:control_4\ ,
            control_3 => \PWM_Steer:PWMUDB:control_3\ ,
            control_2 => \PWM_Steer:PWMUDB:control_2\ ,
            control_1 => \PWM_Steer:PWMUDB:control_1\ ,
            control_0 => \PWM_Steer:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_464 ,
            control_7 => \EncTimer:TimerUDB:control_7\ ,
            control_6 => \EncTimer:TimerUDB:control_6\ ,
            control_5 => \EncTimer:TimerUDB:control_5\ ,
            control_4 => \EncTimer:TimerUDB:control_4\ ,
            control_3 => \EncTimer:TimerUDB:control_3\ ,
            control_2 => \EncTimer:TimerUDB:control_2\ ,
            control_1 => \EncTimer:TimerUDB:control_1\ ,
            control_0 => \EncTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Gimbal_Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_129 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Timer_Interrupt
        PORT MAP (
            interrupt => Net_135_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Steering_Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_276 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1122 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Sample_Interrupt
        PORT MAP (
            interrupt => Net_1124 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Enc_Int_High
        PORT MAP (
            interrupt => Net_1150 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Enc_Int_Low
        PORT MAP (
            interrupt => Net_1151 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1152 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   16 :   16 :   32 : 50.00 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   74 :  118 :  192 : 38.54 %
  Unique P-terms              :  123 :  261 :  384 : 32.03 %
  Total P-terms               :  135 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    7 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.285ms
Tech Mapping phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Gimbal_Encoder_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Gimbal_Encoder_B(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Handle_Encoder_A(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Handle_Encoder_B(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : SW1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Steering_Dir(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Steering_PWM(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : flywheel_motor(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : gimbal_direction(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : gimbal_motor(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.260ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   35 :   13 :   48 :  72.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.46
                   Pterms :            3.86
               Macrocells :            2.11
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.138ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         19 :       7.26 :       3.89
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\
            + \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_225
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Net_1275\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1192 ,
        cs_addr_2 => \Gimbal_Encoder:Net_1251\ ,
        cs_addr_1 => \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Gimbal_Encoder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Gimbal_Encoder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_223
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:Net_611\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1275\ * !\Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\
            + \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steer:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:control_7\
        );
        Output = \PWM_Steer:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Steer:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * \PWM_Steer:PWMUDB:tc_i\
        );
        Output = \PWM_Steer:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_311, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * 
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = Net_311 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Steer:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steer:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steer:PWMUDB:prevCompare1\ * \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1205 ,
        cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Steer:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Steer:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Steer:PWMUDB:status_3\ ,
        chain_in => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Steer:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1205 ,
        status_3 => \PWM_Steer:PWMUDB:status_3\ ,
        status_2 => \PWM_Steer:PWMUDB:status_2\ ,
        status_0 => \PWM_Steer:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Steer:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1205 ,
        control_7 => \PWM_Steer:PWMUDB:control_7\ ,
        control_6 => \PWM_Steer:PWMUDB:control_6\ ,
        control_5 => \PWM_Steer:PWMUDB:control_5\ ,
        control_4 => \PWM_Steer:PWMUDB:control_4\ ,
        control_3 => \PWM_Steer:PWMUDB:control_3\ ,
        control_2 => \PWM_Steer:PWMUDB:control_2\ ,
        control_1 => \PWM_Steer:PWMUDB:control_1\ ,
        control_0 => \PWM_Steer:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1192 ,
        cs_addr_2 => \Gimbal_Encoder:Net_1251\ ,
        cs_addr_1 => \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Gimbal_Encoder:Cnt16:CounterUDB:reload\ ,
        chain_out => \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Gimbal_Encoder:Net_1260\ ,
        clock => Net_1192 ,
        status_6 => \Gimbal_Encoder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Gimbal_Encoder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Gimbal_Encoder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Gimbal_Encoder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Gimbal_Encoder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Gimbal_Encoder:Net_1203\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:Net_530\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1275\ * \Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1203\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Gimbal_Encoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1192 ,
        status_3 => \Gimbal_Encoder:bQuadDec:error\ ,
        status_2 => \Gimbal_Encoder:Net_1260\ ,
        status_1 => \Gimbal_Encoder:Net_611\ ,
        status_0 => \Gimbal_Encoder:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1192 ,
        control_7 => \Gimbal_Encoder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Gimbal_Encoder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Gimbal_Encoder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Gimbal_Encoder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Gimbal_Encoder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Gimbal_Encoder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Gimbal_Encoder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Gimbal_Encoder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Net_1260\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Gimbal_Encoder:Net_1260\ * !\Gimbal_Encoder:bQuadDec:error\
            + !\Gimbal_Encoder:Net_1260\ * !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1205 ,
        cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1251\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251_split\
        );
        Output = \Handle_Encoder:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\EncTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_464 ,
        cs_addr_1 => \EncTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \EncTimer:TimerUDB:per_zero\ ,
        chain_out => \EncTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \EncTimer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_464 ,
        control_7 => \EncTimer:TimerUDB:control_7\ ,
        control_6 => \EncTimer:TimerUDB:control_6\ ,
        control_5 => \EncTimer:TimerUDB:control_5\ ,
        control_4 => \EncTimer:TimerUDB:control_4\ ,
        control_3 => \EncTimer:TimerUDB:control_3\ ,
        control_2 => \EncTimer:TimerUDB:control_2\ ,
        control_1 => \EncTimer:TimerUDB:control_1\ ,
        control_0 => \EncTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:Net_1203\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1203_split\
        );
        Output = \Gimbal_Encoder:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * \Gimbal_Encoder:Net_1203\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Net_1251\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + \Gimbal_Encoder:Net_1251_split\
        );
        Output = \Gimbal_Encoder:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1192 ,
        cs_addr_2 => \Handle_Encoder:Net_1251\ ,
        cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Handle_Encoder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Net_1275\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * !\Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Handle_Encoder:Net_1260\ ,
        clock => Net_1192 ,
        status_6 => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Handle_Encoder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Handle_Encoder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Handle_Encoder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_CMG:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:control_7\
        );
        Output = \PWM_CMG:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_CMG:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:tc_i\
        );
        Output = \PWM_CMG:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_88, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = Net_88 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_89, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = Net_89 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_CMG:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = \PWM_CMG:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_CMG:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_CMG:PWMUDB:prevCompare1\ * \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = \PWM_CMG:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_CMG:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = \PWM_CMG:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_CMG:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1205) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_CMG:PWMUDB:prevCompare2\ * \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = \PWM_CMG:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_CMG:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1205 ,
        cs_addr_2 => \PWM_CMG:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_CMG:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_CMG:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_CMG:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_CMG:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_CMG:PWMUDB:status_3\ ,
        chain_in => \PWM_CMG:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_CMG:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1205 ,
        status_3 => \PWM_CMG:PWMUDB:status_3\ ,
        status_2 => \PWM_CMG:PWMUDB:status_2\ ,
        status_1 => \PWM_CMG:PWMUDB:status_1\ ,
        status_0 => \PWM_CMG:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_CMG:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1205 ,
        control_7 => \PWM_CMG:PWMUDB:control_7\ ,
        control_6 => \PWM_CMG:PWMUDB:control_6\ ,
        control_5 => \PWM_CMG:PWMUDB:control_5\ ,
        control_4 => \PWM_CMG:PWMUDB:control_4\ ,
        control_3 => \PWM_CMG:PWMUDB:control_3\ ,
        control_2 => \PWM_CMG:PWMUDB:control_2\ ,
        control_1 => \PWM_CMG:PWMUDB:control_1\ ,
        control_0 => \PWM_CMG:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\
            + \Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1260\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:error\
            + !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\
            + \Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\EncTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EncTimer:TimerUDB:control_7\ * \EncTimer:TimerUDB:per_zero\
        );
        Output = \EncTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\EncTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_464 ,
        cs_addr_1 => \EncTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \EncTimer:TimerUDB:per_zero\ ,
        z0_comb => \EncTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \EncTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \EncTimer:TimerUDB:status_2\ ,
        chain_in => \EncTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \EncTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\EncTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_464 ,
        status_3 => \EncTimer:TimerUDB:status_3\ ,
        status_2 => \EncTimer:TimerUDB:status_2\ ,
        status_0 => \EncTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1203\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1203_split\
        );
        Output = \Handle_Encoder:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Handle_Encoder:Net_1260\ * \Handle_Encoder:Net_1203\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1192 ,
        cs_addr_2 => \Handle_Encoder:Net_1251\ ,
        cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
        chain_out => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Handle_Encoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1192 ,
        status_3 => \Handle_Encoder:bQuadDec:error\ ,
        status_2 => \Handle_Encoder:Net_1260\ ,
        status_1 => \Handle_Encoder:Net_611\ ,
        status_0 => \Handle_Encoder:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1192 ,
        control_7 => \Handle_Encoder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Handle_Encoder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Handle_Encoder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Handle_Encoder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Handle_Encoder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Handle_Encoder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Handle_Encoder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Handle_Encoder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_464) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_474
        );
        Output = \EdgeDetect_1:last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1150, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_474 * !\EdgeDetect_1:last\
        );
        Output = Net_1150 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1151, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_474 * \EdgeDetect_1:last\
        );
        Output = Net_1151 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_CMG:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1205 ,
        cs_addr_2 => \PWM_CMG:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_CMG:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_CMG:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_262
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_263
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Enc_Int_High
        PORT MAP (
            interrupt => Net_1150 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Enc_Int_Low
        PORT MAP (
            interrupt => Net_1151 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Timer_Interrupt
        PORT MAP (
            interrupt => Net_135_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1152 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Gimbal_Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_129 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =Sample_Interrupt
        PORT MAP (
            interrupt => Net_1124 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =Steering_Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_276 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1122 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = flywheel_motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => flywheel_motor(0)__PA ,
        pin_input => Net_88 ,
        pad => flywheel_motor(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = gimbal_motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => gimbal_motor(0)__PA ,
        pin_input => Net_89 ,
        pad => gimbal_motor(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = gimbal_direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => gimbal_direction(0)__PA ,
        pad => gimbal_direction(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        fb => Net_474 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BNO_Interupt(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BNO_Interupt(0)__PA ,
        fb => Net_1152 ,
        pad => BNO_Interupt(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Handle_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Handle_Encoder_B(0)__PA ,
        fb => Net_263 ,
        pad => Handle_Encoder_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Handle_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Handle_Encoder_A(0)__PA ,
        fb => Net_262 ,
        pad => Handle_Encoder_A(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Gimbal_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Gimbal_Encoder_A(0)__PA ,
        fb => Net_223 ,
        pad => Gimbal_Encoder_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Gimbal_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Gimbal_Encoder_B(0)__PA ,
        fb => Net_225 ,
        pad => Gimbal_Encoder_B(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Steering_Dir(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Steering_Dir(0)__PA ,
        pad => Steering_Dir(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Steering_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Steering_PWM(0)__PA ,
        pin_input => Net_311 ,
        pad => Steering_PWM(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1205 ,
            dclk_0 => Net_1205_local ,
            dclk_glb_1 => Net_464 ,
            dclk_1 => Net_464_local ,
            dclk_glb_2 => Net_1192 ,
            dclk_2 => Net_1192_local ,
            dclk_glb_3 => Net_135 ,
            dclk_3 => Net_135_local ,
            dclk_glb_4 => Net_202 ,
            dclk_4 => Net_202_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Gimbal_Timer:TimerHW\
        PORT MAP (
            clock => Net_135 ,
            enable => __ONE__ ,
            tc => \Gimbal_Timer:Net_51\ ,
            cmp => \Gimbal_Timer:Net_261\ ,
            irq => Net_129 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Sample_Timer:TimerHW\
        PORT MAP (
            clock => Net_202 ,
            enable => __ONE__ ,
            tc => \Sample_Timer:Net_51\ ,
            cmp => \Sample_Timer:Net_261\ ,
            irq => Net_1124 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Steering_Timer:TimerHW\
        PORT MAP (
            clock => Net_202 ,
            enable => __ONE__ ,
            tc => \Steering_Timer:Net_51\ ,
            cmp => \Steering_Timer:Net_261\ ,
            irq => Net_276 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_1122 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |   flywheel_motor(0) | In(Net_88)
     |   1 |     * |      NONE |         CMOS_OUT |     gimbal_motor(0) | In(Net_89)
     |   2 |     * |      NONE |         CMOS_OUT | gimbal_direction(0) | 
     |   3 |       |      NONE |    OPEN_DRAIN_LO |            SCL_1(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   4 |       |      NONE |     HI_Z_DIGITAL |            Pin_1(0) | FB(Net_474)
     |   5 |       |      NONE |     HI_Z_DIGITAL |     BNO_Interupt(0) | FB(Net_1152)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Handle_Encoder_B(0) | FB(Net_263)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Handle_Encoder_A(0) | FB(Net_262)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------
   1 |   2 |       |      NONE |    OPEN_DRAIN_LO |            SDA_1(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   4 |       |      NONE |         CMOS_OUT |              LED(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP | Gimbal_Encoder_A(0) | FB(Net_223)
     |   7 |     * |      NONE |      RES_PULL_UP | Gimbal_Encoder_B(0) | FB(Net_225)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |             LED1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |     Steering_Dir(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |     Steering_PWM(0) | In(Net_311)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------
   3 |   6 |     * |      NONE |      RES_PULL_UP |              SW1(0) | 
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |     \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |     \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
--------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.162ms
Digital Placement phase: Elapsed time ==> 2s.700ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "CMG_IMU_r.vh2" --pcf-path "CMG_IMU.pco" --des-name "CMG_IMU" --dsf-path "CMG_IMU.dsf" --sdc-path "CMG_IMU.sdc" --lib-path "CMG_IMU_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.709ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.239ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CMG_IMU_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.617ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.240ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.273ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.274ms
API generation phase: Elapsed time ==> 3s.282ms
Dependency generation phase: Elapsed time ==> 0s.026ms
Cleanup phase: Elapsed time ==> 0s.000ms
