# RISCV32

trying to implement the riscv32 core using verilog and assembler using python
