module sync_up_counter (
    input logic clk,
    input logic rst,
    output logic [3:0] q
);

    always_ff @(posedge clk or posedge rst) begin
        if (rst) begin
            q <= 4'b0000;  // Reset to 0
        end else begin
            q <= q + 1'b1; // Increment on each clock cycle
        end
    end

endmodule
