/******************************************************************************
 * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.*
 * Copyright (C) 2018-2023 Andes Technology Corporation. All rights reserved. *
 *                                                                            *
 * SPDX-License-Identifier: Apache-2.0                                        *
 *                                                                            *
 * Licensed under the Apache License, Version 2.0 (the License); you may      *
 * not use this file except in compliance with the License.                   *
 * You may obtain a copy of the License at                                    *
 *                                                                            *
 * www.apache.org/licenses/LICENSE-2.0                                        *
 *                                                                            *
 * Unless required by applicable law or agreed to in writing, software        *
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT    *
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.           *
 * See the License for the specific language governing permissions and        *
 * limitations under the License.                                             *
 ******************************************************************************/

/** @file*/

#include "internal_nn_math.h"
#include "riscv_nn_convolution.h"

//// Convolution Functions

int32_t riscv_nn_conv_HWC_wrapper_s8_s8_s8_asym(const q7_t *in_tensor,
                                        const uint16_t in_tensor_dim_x,
                                        const uint16_t in_tensor_dim_y,
                                        const uint16_t in_tensor_ch,
                                        const uint16_t in_tensor_batch,
                                        const q7_t *ker_weight,
                                        const uint16_t out_tensor_ch,
                                        const uint16_t ker_dim_x,
                                        const uint16_t ker_dim_y,
                                        const uint16_t pad_x,
                                        const uint16_t pad_y,
                                        const uint16_t stride_x,
                                        const uint16_t stride_y,
                                        const int32_t *bias,
                                        q7_t *out_tensor,
                                        const int32_t *out_shift,
                                        const int32_t *out_scale,
                                        const int32_t out_offset,    //value is in the range of [-128, 127]
                                        const int32_t in_offset,     //value is in the range of [-127, 128]
                                        const int32_t act_min,
                                        const int32_t act_max,
                                        const uint16_t out_tensor_dim_x,
                                        const uint16_t out_tensor_dim_y,
                                        q15_t *in_tmp_buf)
{
    if ((pad_x == 0)
        && (pad_y == 0)
        && ((in_tensor_ch & 3) == 0)
        && (stride_x == 1)
        && (stride_y == 1)
        && (ker_dim_x ==1)
        && (ker_dim_y == 1))
    {
        return riscv_nn_conv_1x1_HWC_s8_s8_s8_asym_bias_fast_any(in_tensor,
            in_tensor_dim_x,
            in_tensor_dim_y,
            in_tensor_ch,
            in_tensor_batch,
            ker_weight,
            out_tensor_ch,
            pad_x,
            pad_y,
            stride_x,
            stride_y,
            bias,
            out_tensor,
            out_shift,
            out_scale,
            out_offset,
            in_offset,
            act_min,
            act_max,
            out_tensor_dim_x,
            out_tensor_dim_y,
            in_tmp_buf);
    }
    else if ((out_tensor_dim_y == 1)
        && (in_tensor_dim_y == 1)
        && (ker_dim_y == 1)
        && ((out_tensor_dim_x & 3) == 0)
        && (in_tensor_batch == 1))
    {
        return riscv_nn_conv_1xn_HWC_s8_s8_s8_asym_bias_any(in_tensor,
            in_tensor_dim_x,
            in_tensor_ch,
            in_tensor_batch,
            ker_weight,
            out_tensor_ch,
            ker_dim_x,
            pad_x,
            stride_x,
            bias,
            out_tensor,
            out_shift,
            out_scale,
            out_offset,
            in_offset,
            act_min,
            act_max,
            out_tensor_dim_x,
            in_tmp_buf);
    }
    else
    {
        return riscv_nn_conv_HWC_s8_s8_s8_asym_bias_any(in_tensor,
            in_tensor_dim_x,
            in_tensor_dim_y,
            in_tensor_ch,
            in_tensor_batch,
            ker_weight,
            out_tensor_ch,
            ker_dim_x,
            ker_dim_y,
            pad_x,
            pad_y,
            stride_x,
            stride_y,
            bias,
            out_tensor,
            out_shift,
            out_scale,
            out_offset,
            in_offset,
            act_min,
            act_max,
            out_tensor_dim_x,
            out_tensor_dim_y,
            in_tmp_buf);
    }
}

int32_t riscv_nn_conv_HWC_wrapper_s8_s8_s8_asym_get_buffer_size(const uint16_t in_tensor_dim_y,
    const uint16_t in_tensor_ch,
    const uint16_t in_tensor_batch,
    const uint16_t ker_dim_x,
    const uint16_t ker_dim_y,
    const uint16_t pad_x,
    const uint16_t pad_y,
    const uint16_t stride_x,
    const uint16_t stride_y,
    const uint16_t out_tensor_dim_x,
    const uint16_t out_tensor_dim_y)
{
    if ((pad_x == 0)
        && (pad_y == 0)
        && ((in_tensor_ch & 3) == 0)
        && (stride_x == 1)
        && (stride_y == 1)
        && (ker_dim_x ==1)
        && (ker_dim_y == 1))
    {
        return riscv_nn_conv_1x1_HWC_s8_s8_s8_asym_bias_fast_any_get_buffer_size(in_tensor_ch);
    }
    else if ((out_tensor_dim_y == 1)
        && (in_tensor_dim_y == 1)
        && (ker_dim_y == 1)
        && ((out_tensor_dim_x & 3) == 0)
        && (in_tensor_batch == 1))
    {
        return riscv_nn_conv_1xn_HWC_s8_s8_s8_asym_bias_any_get_buffer_size(in_tensor_ch,
            ker_dim_x,
            ker_dim_y);
    }
    else
    {
        return riscv_nn_conv_HWC_s8_s8_s8_asym_bias_any_get_buffer_size(in_tensor_ch,
            ker_dim_x,
            ker_dim_y);
    }
}
