// Seed: 1525751959
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout supply1 id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_3 >= -1'h0;
endmodule
module module_1 #(
    parameter id_3 = 32'd60
) (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_2[1] = 1 == -1;
  parameter id_3 = 1;
  wire id_4;
  wire id_5;
  initial $signed(id_3);
  ;
  logic id_6;
  ;
  defparam id_3.id_3 = id_3;
  or primCall (id_2, id_6, id_5);
  always @(posedge id_6 !=? 1 - 1'b0) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_1 += -1;
    end
  end
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5,
      id_4
  );
endmodule
