Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U2		4	7		#r29
hw_input_global_wrapper_stencil$d_reg__U3		3	8		#r30
hw_input_global_wrapper_stencil$d_reg__U4		14	11		#r31
hw_input_global_wrapper_stencil$d_reg__U5		14	13		#r32
hw_input_global_wrapper_stencil$d_reg__U6		11	13		#r33
hw_input_global_wrapper_stencil$d_reg__U7		6	13		#r34
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		11	9		#m10
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I9
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I28
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i139683062794256_i139683058891792		5	2		#p5
op_hcompute_blur_stencil$inner_compute$i139683065500688_i139683050864016		4	2		#p27
op_hcompute_blur_unnormalized_stencil$inner_compute$i139683051153296_i139683058891792		10	14		#p7
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683058519952_i139683083381904		5	12		#p26
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683061796432_i139683069647056		12	13		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683067154512_i139683069647056		5	13		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683067683216_i139683083381904		14	13		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683067685008_i139683083381904		12	9		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683067685520_i139683083381904		13	14		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683068925072_i139683069647056		4	6		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683068925712_i139683069647056		14	12		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683068926480_i139683069647056		14	14		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683068927184_i139683069647056		12	10		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683070027536_i139683083381904		9	14		#p25
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683073538128_i139683069647056		2	8		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683075707280_i139683083381904		9	13		#p24
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683076844368_i139683069647056		4	8		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683076913360_i139683083381904		13	13		#p23
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683077342480_i139683083381904		4	9		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683077342864_i139683083381904		4	7		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683085210640_i139683069647056		10	13		#p8
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	2		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
reset		2	0		#i0
