Analysis & Synthesis report for 8bitCPU
Tue Jan 27 14:32:13 2026
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Jan 27 14:32:13 2026               ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; 8bitCPU                                         ;
; Top-level Entity Name              ; Top                                             ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
; UFM blocks                         ; N/A until Partition Merge                       ;
; ADC blocks                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; Top                ; 8bitCPU            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Tue Jan 27 14:32:04 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitCPU -c 8bitCPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: Top File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb.sv
    Info (12023): Found entity 1: tb File: C:/Users/levia/Documents/8bitCPU/HDL/tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart.sv
    Info (12023): Found entity 1: UART File: C:/Users/levia/Documents/8bitCPU/HDL/UART.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex.sv
    Info (12023): Found entity 1: hex File: C:/Users/levia/Documents/8bitCPU/HDL/hex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: timer File: C:/Users/levia/Documents/8bitCPU/HDL/timer.sv Line: 1
Info (12127): Elaborating entity "Top" for the top level hierarchy
Warning (10858): Verilog HDL warning at Top.sv(17): object keyInt used but never assigned File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 17
Warning (10850): Verilog HDL warning at Top.sv(32): number of words (28) in memory file does not match the number of elements in the address range [0:1023] File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 32
Warning (10230): Verilog HDL assignment warning at Top.sv(93): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 93
Warning (10230): Verilog HDL assignment warning at Top.sv(99): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 99
Warning (10230): Verilog HDL assignment warning at Top.sv(103): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 103
Warning (10230): Verilog HDL assignment warning at Top.sv(107): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 107
Warning (10230): Verilog HDL assignment warning at Top.sv(111): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 111
Warning (10230): Verilog HDL assignment warning at Top.sv(161): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 161
Warning (10230): Verilog HDL assignment warning at Top.sv(167): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 167
Warning (10272): Verilog HDL Case Statement warning at Top.sv(151): case item expression covers a value already covered by a previous case item File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 151
Warning (10272): Verilog HDL Case Statement warning at Top.sv(155): case item expression covers a value already covered by a previous case item File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 155
Warning (10240): Verilog HDL Always Construct warning at Top.sv(36): inferring latch(es) for variable "shiftedOut", which holds its previous value in one or more paths through the always construct File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 36
Error (10166): SystemVerilog RTL Coding error at Top.sv(36): always_comb construct does not infer purely combinational logic. File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 36
Warning (10230): Verilog HDL assignment warning at Top.sv(233): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 233
Warning (10230): Verilog HDL assignment warning at Top.sv(236): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 236
Warning (10230): Verilog HDL assignment warning at Top.sv(262): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 262
Warning (10230): Verilog HDL assignment warning at Top.sv(264): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 264
Warning (10230): Verilog HDL assignment warning at Top.sv(266): truncated value with size 72 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 266
Warning (10230): Verilog HDL assignment warning at Top.sv(267): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 267
Warning (10230): Verilog HDL assignment warning at Top.sv(270): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 270
Warning (10230): Verilog HDL assignment warning at Top.sv(272): truncated value with size 72 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 272
Warning (10230): Verilog HDL assignment warning at Top.sv(273): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 273
Warning (10230): Verilog HDL assignment warning at Top.sv(276): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 276
Warning (10230): Verilog HDL assignment warning at Top.sv(278): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 278
Warning (10230): Verilog HDL assignment warning at Top.sv(288): truncated value with size 32 to match size of target (8) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 288
Warning (10230): Verilog HDL assignment warning at Top.sv(290): truncated value with size 32 to match size of target (8) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 290
Warning (10230): Verilog HDL assignment warning at Top.sv(338): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 338
Warning (10230): Verilog HDL assignment warning at Top.sv(340): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 340
Warning (10230): Verilog HDL assignment warning at Top.sv(343): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 343
Warning (10230): Verilog HDL assignment warning at Top.sv(345): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 345
Warning (10230): Verilog HDL assignment warning at Top.sv(347): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 347
Warning (10230): Verilog HDL assignment warning at Top.sv(349): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 349
Warning (10230): Verilog HDL assignment warning at Top.sv(371): truncated value with size 32 to match size of target (16) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 371
Warning (10230): Verilog HDL assignment warning at Top.sv(399): truncated value with size 32 to match size of target (2) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 399
Warning (10030): Net "keyInt" at Top.sv(17) has no driver or initial value, using a default initial value '0' File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 17
Info (10041): Inferred latch for "shiftedOut[0]" at Top.sv(43) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 43
Info (10041): Inferred latch for "shiftedOut[1]" at Top.sv(43) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 43
Info (10041): Inferred latch for "shiftedOut[2]" at Top.sv(43) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 43
Info (10041): Inferred latch for "shiftedOut[3]" at Top.sv(43) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 43
Info (10041): Inferred latch for "shiftedOut[4]" at Top.sv(43) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 43
Info (10041): Inferred latch for "shiftedOut[5]" at Top.sv(43) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 43
Info (10041): Inferred latch for "shiftedOut[6]" at Top.sv(43) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 43
Info (10041): Inferred latch for "shiftedOut[7]" at Top.sv(43) File: C:/Users/levia/Documents/8bitCPU/HDL/Top.sv Line: 43
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/Users/levia/Documents/8bitCPU/HDL/output_files/8bitCPU.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 35 warnings
    Error: Peak virtual memory: 4743 megabytes
    Error: Processing ended: Tue Jan 27 14:32:13 2026
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/levia/Documents/8bitCPU/HDL/output_files/8bitCPU.map.smsg.


