INFO: [VRFC 10-163] Analyzing VHDL file "D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.srcs/sim_1/new/Processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor_tb'
