Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Sun Nov 24 10:10:01 2024
| Host             : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.608        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.492        |
| Device Static (W)        | 0.116        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 78.0         |
| Junction Temperature (C) | 32.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.054 |        3 |       --- |             --- |
| Slice Logic             |     0.089 |    36648 |       --- |             --- |
|   LUT as Logic          |     0.074 |    14250 |     53200 |           26.79 |
|   CARRY4                |     0.008 |      853 |     13300 |            6.41 |
|   Register              |     0.006 |    15890 |    106400 |           14.93 |
|   F7/F8 Muxes           |    <0.001 |     1644 |     53200 |            3.09 |
|   LUT as Shift Register |    <0.001 |       24 |     17400 |            0.14 |
|   Others                |     0.000 |      716 |       --- |             --- |
| Signals                 |     0.158 |    30578 |       --- |             --- |
| Block RAM               |     0.015 |      6.5 |       140 |            4.64 |
| DSPs                    |     0.174 |      160 |       220 |           72.73 |
| I/O                     |     0.003 |        9 |       125 |            7.20 |
| Static Power            |     0.116 |          |           |                 |
| Total                   |     0.607 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.497 |       0.487 |      0.009 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.020 |       0.000 |      0.020 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk_i  |             8.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| top                     |     0.492 |
|   BUF1_ch1              |     0.012 |
|   BUF1_ch2              |     0.010 |
|   BUF1_ch3              |     0.010 |
|   Image_ROM             |     0.011 |
|   MaxPooling_ch1        |     0.003 |
|   MaxPooling_ch2        |     0.003 |
|   MaxPooling_ch3        |     0.003 |
|   PE_Array              |     0.375 |
|     ACC_Ch1             |     0.018 |
|     ACC_Ch2             |     0.018 |
|     ACC_Ch3             |     0.018 |
|     PE_ARRAY1[0].PE_Ch1 |     0.055 |
|       ACC               |     0.015 |
|       PE_MUL[0].MUL     |     0.001 |
|       PE_MUL[10].MUL    |     0.001 |
|       PE_MUL[11].MUL    |     0.001 |
|       PE_MUL[12].MUL    |     0.001 |
|       PE_MUL[13].MUL    |     0.001 |
|       PE_MUL[14].MUL    |     0.001 |
|       PE_MUL[15].MUL    |     0.001 |
|       PE_MUL[16].MUL    |     0.001 |
|       PE_MUL[17].MUL    |     0.001 |
|       PE_MUL[18].MUL    |     0.001 |
|       PE_MUL[19].MUL    |     0.001 |
|       PE_MUL[1].MUL     |     0.001 |
|       PE_MUL[20].MUL    |     0.001 |
|       PE_MUL[21].MUL    |     0.001 |
|       PE_MUL[22].MUL    |     0.001 |
|       PE_MUL[23].MUL    |     0.001 |
|       PE_MUL[24].MUL    |     0.001 |
|       PE_MUL[2].MUL     |     0.001 |
|       PE_MUL[3].MUL     |     0.001 |
|       PE_MUL[4].MUL     |     0.001 |
|       PE_MUL[5].MUL     |     0.001 |
|       PE_MUL[6].MUL     |     0.001 |
|       PE_MUL[7].MUL     |     0.001 |
|       PE_MUL[8].MUL     |     0.001 |
|       PE_MUL[9].MUL     |     0.001 |
|     PE_ARRAY1[1].PE_Ch1 |     0.060 |
|       ACC               |     0.021 |
|       PE_MUL[0].MUL     |     0.001 |
|       PE_MUL[10].MUL    |     0.001 |
|       PE_MUL[11].MUL    |     0.001 |
|       PE_MUL[12].MUL    |     0.001 |
|       PE_MUL[13].MUL    |     0.001 |
|       PE_MUL[14].MUL    |     0.001 |
|       PE_MUL[15].MUL    |     0.001 |
|       PE_MUL[16].MUL    |     0.001 |
|       PE_MUL[17].MUL    |     0.001 |
|       PE_MUL[18].MUL    |     0.001 |
|       PE_MUL[19].MUL    |     0.001 |
|       PE_MUL[1].MUL     |     0.001 |
|       PE_MUL[20].MUL    |     0.001 |
|       PE_MUL[21].MUL    |     0.001 |
|       PE_MUL[22].MUL    |     0.001 |
|       PE_MUL[23].MUL    |     0.001 |
|       PE_MUL[24].MUL    |     0.001 |
|       PE_MUL[2].MUL     |     0.001 |
|       PE_MUL[3].MUL     |     0.001 |
|       PE_MUL[4].MUL     |     0.001 |
|       PE_MUL[5].MUL     |     0.001 |
|       PE_MUL[6].MUL     |     0.001 |
|       PE_MUL[7].MUL     |     0.001 |
|       PE_MUL[8].MUL     |     0.001 |
|       PE_MUL[9].MUL     |     0.001 |
|     PE_ARRAY2[0].PE_Ch2 |     0.048 |
|       ACC               |     0.016 |
|       PE_MUL[0].MUL     |     0.001 |
|       PE_MUL[10].MUL    |     0.001 |
|       PE_MUL[11].MUL    |     0.001 |
|       PE_MUL[12].MUL    |     0.001 |
|       PE_MUL[13].MUL    |     0.001 |
|       PE_MUL[14].MUL    |     0.001 |
|       PE_MUL[15].MUL    |     0.001 |
|       PE_MUL[16].MUL    |     0.001 |
|       PE_MUL[17].MUL    |     0.001 |
|       PE_MUL[18].MUL    |     0.001 |
|       PE_MUL[19].MUL    |     0.001 |
|       PE_MUL[1].MUL     |     0.001 |
|       PE_MUL[20].MUL    |     0.001 |
|       PE_MUL[21].MUL    |     0.001 |
|       PE_MUL[22].MUL    |     0.001 |
|       PE_MUL[23].MUL    |     0.001 |
|       PE_MUL[24].MUL    |     0.001 |
|       PE_MUL[2].MUL     |     0.001 |
|       PE_MUL[3].MUL     |     0.001 |
|       PE_MUL[4].MUL     |     0.001 |
|       PE_MUL[5].MUL     |     0.001 |
|       PE_MUL[6].MUL     |     0.001 |
|       PE_MUL[7].MUL     |     0.001 |
|       PE_MUL[8].MUL     |     0.001 |
|       PE_MUL[9].MUL     |     0.001 |
|     PE_ARRAY2[1].PE_Ch2 |     0.054 |
|       ACC               |     0.021 |
|       PE_MUL[0].MUL     |     0.001 |
|       PE_MUL[10].MUL    |     0.001 |
|       PE_MUL[11].MUL    |     0.001 |
|       PE_MUL[12].MUL    |     0.001 |
|       PE_MUL[13].MUL    |     0.001 |
|       PE_MUL[14].MUL    |     0.001 |
|       PE_MUL[15].MUL    |     0.001 |
|       PE_MUL[16].MUL    |     0.001 |
|       PE_MUL[17].MUL    |     0.001 |
|       PE_MUL[18].MUL    |     0.001 |
|       PE_MUL[19].MUL    |     0.001 |
|       PE_MUL[1].MUL     |     0.001 |
|       PE_MUL[20].MUL    |     0.001 |
|       PE_MUL[21].MUL    |     0.001 |
|       PE_MUL[22].MUL    |     0.001 |
|       PE_MUL[23].MUL    |     0.001 |
|       PE_MUL[24].MUL    |     0.001 |
|       PE_MUL[2].MUL     |     0.001 |
|       PE_MUL[3].MUL     |     0.001 |
|       PE_MUL[4].MUL     |     0.001 |
|       PE_MUL[5].MUL     |     0.001 |
|       PE_MUL[6].MUL     |     0.001 |
|       PE_MUL[7].MUL     |     0.001 |
|       PE_MUL[8].MUL     |     0.001 |
|       PE_MUL[9].MUL     |     0.001 |
|     PE_ARRAY3[0].PE_Ch3 |     0.048 |
|       ACC               |     0.016 |
|       PE_MUL[0].MUL     |     0.001 |
|       PE_MUL[10].MUL    |     0.001 |
|       PE_MUL[11].MUL    |     0.001 |
|       PE_MUL[12].MUL    |     0.001 |
|       PE_MUL[13].MUL    |     0.001 |
|       PE_MUL[14].MUL    |     0.001 |
|       PE_MUL[15].MUL    |     0.001 |
|       PE_MUL[16].MUL    |     0.001 |
|       PE_MUL[17].MUL    |     0.001 |
|       PE_MUL[18].MUL    |     0.001 |
|       PE_MUL[19].MUL    |     0.001 |
|       PE_MUL[1].MUL     |     0.001 |
|       PE_MUL[20].MUL    |     0.001 |
|       PE_MUL[21].MUL    |     0.001 |
|       PE_MUL[22].MUL    |     0.001 |
|       PE_MUL[23].MUL    |     0.001 |
|       PE_MUL[24].MUL    |     0.001 |
|       PE_MUL[2].MUL     |     0.001 |
|       PE_MUL[3].MUL     |     0.001 |
|       PE_MUL[4].MUL     |     0.001 |
|       PE_MUL[5].MUL     |     0.001 |
|       PE_MUL[6].MUL     |     0.001 |
|       PE_MUL[7].MUL     |     0.001 |
|       PE_MUL[8].MUL     |     0.001 |
|       PE_MUL[9].MUL     |     0.001 |
|     PE_ARRAY3[1].PE_Ch3 |     0.056 |
|       ACC               |     0.022 |
|       PE_MUL[0].MUL     |     0.001 |
|       PE_MUL[10].MUL    |     0.001 |
|       PE_MUL[11].MUL    |     0.001 |
|       PE_MUL[12].MUL    |     0.001 |
|       PE_MUL[13].MUL    |     0.001 |
|       PE_MUL[14].MUL    |     0.001 |
|       PE_MUL[15].MUL    |     0.001 |
|       PE_MUL[16].MUL    |     0.001 |
|       PE_MUL[17].MUL    |     0.001 |
|       PE_MUL[18].MUL    |     0.001 |
|       PE_MUL[19].MUL    |     0.001 |
|       PE_MUL[1].MUL     |     0.001 |
|       PE_MUL[20].MUL    |     0.001 |
|       PE_MUL[21].MUL    |     0.001 |
|       PE_MUL[22].MUL    |     0.001 |
|       PE_MUL[23].MUL    |     0.001 |
|       PE_MUL[24].MUL    |     0.001 |
|       PE_MUL[2].MUL     |     0.001 |
|       PE_MUL[3].MUL     |     0.001 |
|       PE_MUL[4].MUL     |     0.001 |
|       PE_MUL[5].MUL     |     0.001 |
|       PE_MUL[6].MUL     |     0.001 |
|       PE_MUL[7].MUL     |     0.001 |
|       PE_MUL[8].MUL     |     0.001 |
|       PE_MUL[9].MUL     |     0.001 |
|   Slide_Image           |     0.020 |
|   conv_wrom_ch1         |     0.005 |
|   conv_wrom_ch2         |     0.006 |
|   conv_wrom_ch3         |     0.006 |
|   fc_Layer              |     0.006 |
|     matmul_inst         |     0.003 |
|     max_finder_inst     |     0.003 |
|   global_ctrl           |     0.008 |
+-------------------------+-----------+


