{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757029910016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757029910016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 05 09:51:49 2025 " "Processing started: Fri Sep 05 09:51:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757029910016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757029910016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mul_Div -c Mul_Div " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mul_Div -c Mul_Div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757029910016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757029910252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757029910252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_1/q8_multiplier_divider/muldiv_top.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_1/q8_multiplier_divider/muldiv_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MulDiv " "Found entity 1: MulDiv" {  } { { "../../../modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757029915039 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_seg_0to7 " "Found entity 2: seven_seg_0to7" {  } { { "../../../modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757029915039 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mul_Div " "Found entity 3: Mul_Div" {  } { { "../../../modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757029915039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757029915039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mul_Div " "Elaborating entity \"Mul_Div\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757029915060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulDiv MulDiv:u_core " "Elaborating entity \"MulDiv\" for hierarchy \"MulDiv:u_core\"" {  } { { "../../../modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" "u_core" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757029915066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_0to7 seven_seg_0to7:u_hex_y " "Elaborating entity \"seven_seg_0to7\" for hierarchy \"seven_seg_0to7:u_hex_y\"" {  } { { "../../../modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" "u_hex_y" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757029915070 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MulDiv:u_core\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MulDiv:u_core\|Mod0\"" {  } { { "../../../modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" "Mod0" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1757029915320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MulDiv:u_core\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MulDiv:u_core\|Div0\"" {  } { { "../../../modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" "Div0" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1757029915320 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1757029915320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MulDiv:u_core\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"MulDiv:u_core\|lpm_divide:Mod0\"" {  } { { "../../../modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757029915347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MulDiv:u_core\|lpm_divide:Mod0 " "Instantiated megafunction \"MulDiv:u_core\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757029915347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757029915347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757029915347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757029915347 ""}  } { { "../../../modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757029915347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_22m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_22m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_22m " "Found entity 1: lpm_divide_22m" {  } { { "db/lpm_divide_22m.tdf" "" { Text "C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_1/Mul_Div/db/lpm_divide_22m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757029915372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757029915372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_1/Mul_Div/db/sign_div_unsign_5kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757029915377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757029915377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gse " "Found entity 1: alt_u_div_gse" {  } { { "db/alt_u_div_gse.tdf" "" { Text "C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_1/Mul_Div/db/alt_u_div_gse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757029915383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757029915383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MulDiv:u_core\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"MulDiv:u_core\|lpm_divide:Div0\"" {  } { { "../../../modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757029915388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MulDiv:u_core\|lpm_divide:Div0 " "Instantiated megafunction \"MulDiv:u_core\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757029915388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757029915388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757029915388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757029915388 ""}  } { { "../../../modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757029915388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v9m " "Found entity 1: lpm_divide_v9m" {  } { { "db/lpm_divide_v9m.tdf" "" { Text "C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_1/Mul_Div/db/lpm_divide_v9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757029915412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757029915412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1757029915571 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757029915827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757029915827 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757029915868 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757029915868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757029915868 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1757029915868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757029915868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757029915890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 05 09:51:55 2025 " "Processing ended: Fri Sep 05 09:51:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757029915890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757029915890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757029915890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757029915890 ""}
