Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sat Jan 17 05:52:37 2026
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Codi_timing_summary_routed.rpt -pb Codi_timing_summary_routed.pb -rpx Codi_timing_summary_routed.rpx -warn_on_violation
| Design       : Codi
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoIn[4]
                            (input port)
  Destination:            DatoOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.631ns  (logic 5.200ns (35.540%)  route 9.431ns (64.460%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoIn[4] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  DatoIn_IBUF[4]_inst/O
                         net (fo=3, routed)           1.635     3.086    DatoIn_IBUF[4]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.124     3.210 f  Valido_OBUF_inst_i_3/O
                         net (fo=2, routed)           3.628     6.838    Valido_OBUF_inst_i_3_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.962 r  DatoOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.168    11.130    DatoOut_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    14.631 r  DatoOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.631    DatoOut[2]
    U19                                                               r  DatoOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[4]
                            (input port)
  Destination:            Valido
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.086ns  (logic 5.220ns (39.892%)  route 7.866ns (60.108%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoIn[4] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  DatoIn_IBUF[4]_inst/O
                         net (fo=3, routed)           1.635     3.086    DatoIn_IBUF[4]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.124     3.210 f  Valido_OBUF_inst_i_3/O
                         net (fo=2, routed)           2.387     5.597    Valido_OBUF_inst_i_3_n_0
    SLICE_X42Y42         LUT5 (Prop_lut5_I3_O)        0.124     5.721 r  Valido_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.844     9.564    Valido_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.086 r  Valido_OBUF_inst/O
                         net (fo=0)                   0.000    13.086    Valido
    L1                                                                r  Valido (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[12]
                            (input port)
  Destination:            DatoOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.299ns  (logic 5.221ns (42.453%)  route 7.078ns (57.547%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DatoIn[12] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  DatoIn_IBUF[12]_inst/O
                         net (fo=4, routed)           1.590     3.059    DatoIn_IBUF[12]
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.183 r  Valido_OBUF_inst_i_2/O
                         net (fo=4, routed)           2.517     5.700    Valido_OBUF_inst_i_2_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.124     5.824 r  DatoOut_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.971     8.795    DatoOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.299 r  DatoOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.299    DatoOut[0]
    U16                                                               r  DatoOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[12]
                            (input port)
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.239ns  (logic 5.226ns (42.697%)  route 7.013ns (57.303%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DatoIn[12] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  DatoIn_IBUF[12]_inst/O
                         net (fo=4, routed)           1.590     3.059    DatoIn_IBUF[12]
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.183 r  Valido_OBUF_inst_i_2/O
                         net (fo=4, routed)           2.893     6.076    Valido_OBUF_inst_i_2_n_0
    SLICE_X0Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.200 r  DatoOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.530     8.730    DatoOut_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.239 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.239    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[12]
                            (input port)
  Destination:            DatoOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.660ns  (logic 5.476ns (46.968%)  route 6.183ns (53.032%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  DatoIn[12] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 f  DatoIn_IBUF[12]_inst/O
                         net (fo=4, routed)           1.590     3.059    DatoIn_IBUF[12]
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.183 f  Valido_OBUF_inst_i_2/O
                         net (fo=4, routed)           2.893     6.076    Valido_OBUF_inst_i_2_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I1_O)        0.152     6.228 r  DatoOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.700     7.928    DatoOut_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    11.660 r  DatoOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.660    DatoOut[1]
    E19                                                               r  DatoOut[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoIn[3]
                            (input port)
  Destination:            DatoOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.162ns  (logic 1.598ns (50.550%)  route 1.563ns (49.450%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoIn[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  DatoIn_IBUF[3]_inst/O
                         net (fo=3, routed)           0.415     0.631    DatoIn_IBUF[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.045     0.676 f  DatoOut_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.801     1.477    DatoOut_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I0_O)        0.044     1.521 r  DatoOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.869    DatoOut_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     3.162 r  DatoOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.162    DatoOut[1]
    E19                                                               r  DatoOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[1]
                            (input port)
  Destination:            DatoOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.512ns  (logic 1.525ns (43.436%)  route 1.986ns (56.564%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoIn[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  DatoIn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.354     0.583    DatoIn_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.628 f  DatoOut_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.730     1.359    DatoOut_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I0_O)        0.045     1.404 r  DatoOut_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.902     2.306    DatoOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.512 r  DatoOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.512    DatoOut[0]
    U16                                                               r  DatoOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.526ns  (logic 1.479ns (41.941%)  route 2.047ns (58.059%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  DatoIn_IBUF[11]_inst/O
                         net (fo=4, routed)           0.455     0.687    DatoIn_IBUF[11]
    SLICE_X64Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.732 r  DatoOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.592     2.324    DatoOut_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.526 r  DatoOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.526    DatoOut[2]
    U19                                                               r  DatoOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[8]
                            (input port)
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.737ns  (logic 1.478ns (39.539%)  route 2.260ns (60.461%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DatoIn[8] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DatoIn_IBUF[8]_inst/O
                         net (fo=5, routed)           1.557     1.779    DatoIn_IBUF[8]
    SLICE_X0Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.824 r  DatoOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.703     2.527    DatoOut_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.737 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.737    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[8]
                            (input port)
  Destination:            Valido
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.757ns  (logic 1.490ns (39.657%)  route 2.267ns (60.343%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DatoIn[8] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DatoIn_IBUF[8]_inst/O
                         net (fo=5, routed)           0.885     1.108    DatoIn_IBUF[8]
    SLICE_X42Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.153 r  Valido_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.382     2.535    Valido_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.757 r  Valido_OBUF_inst/O
                         net (fo=0)                   0.000     3.757    Valido
    L1                                                                r  Valido (OUT)
  -------------------------------------------------------------------    -------------------





