$date
	Sat Oct 22 23:05:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#321477
b1010 !
1"
#321478
b1010 &
b1010 %
1$
#321479
0"
#321482
b101 &
b101 %
#321486
b10000 &
b10000 %
#321490
b1000 &
b1000 %
#321494
b100 &
b100 %
#321498
b10 &
b10 %
#321502
b1 &
1#
b1 %
#321506
b0 &
b0 %
0#
0$
#1282885
b1101 !
1"
#1282886
b1101 &
b1101 %
1$
#1282887
0"
#1282890
b101000 &
b101000 %
#1282894
b10100 &
b10100 %
#1282898
b1010 &
b1010 %
#1282902
b101 &
b101 %
#1282906
b10000 &
b10000 %
#1282910
b1000 &
b1000 %
#1282914
b100 &
b100 %
#1282918
b10 &
b10 %
#1282922
b1 &
b1 %
1#
#1282926
b0 &
0#
b0 %
0$
#2313422
b11 &
b11 %
1$
b11 !
1"
#2313423
0"
#2313426
b1010 &
b1010 %
#2313430
b101 &
b101 %
#2313434
b10000 &
b10000 %
#2313438
b1000 &
b1000 %
#2313442
b100 &
b100 %
#2313446
b10 &
b10 %
#2313450
b1 &
b1 %
1#
#2313454
b0 &
0#
b0 %
0$
#4500012
