TimeQuest Timing Analyzer report for SINE
Tue Jul 14 14:21:12 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK0'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK0'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK0'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Signal Integrity Metrics (Slow 1200mv 0c Model)
 50. Signal Integrity Metrics (Slow 1200mv 85c Model)
 51. Signal Integrity Metrics (Fast 1200mv 0c Model)
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; SINE                                                ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6E22C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; CLK0                                              ; Base      ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK0 }                                              ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 50.000 ; 20.0 MHz  ; 0.000 ; 25.000 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLK0   ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 427.17 MHz ; 402.09 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 47.659 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.465 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK0                                              ; 19.934 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 24.719 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+--------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 47.659 ; CNT8:inst|Q[2] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.261      ;
; 47.750 ; CNT8:inst|Q[1] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.170      ;
; 47.755 ; CNT8:inst|Q[0] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.165      ;
; 47.772 ; CNT8:inst|Q[0] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.148      ;
; 47.778 ; CNT8:inst|Q[1] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.142      ;
; 47.805 ; CNT8:inst|Q[2] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.115      ;
; 47.808 ; CNT8:inst|Q[4] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.112      ;
; 47.835 ; CNT8:inst|Q[2] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.085      ;
; 47.895 ; CNT8:inst|Q[3] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.025      ;
; 47.896 ; CNT8:inst|Q[1] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.024      ;
; 47.901 ; CNT8:inst|Q[0] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.019      ;
; 47.918 ; CNT8:inst|Q[0] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.002      ;
; 47.923 ; CNT8:inst|Q[3] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.997      ;
; 47.924 ; CNT8:inst|Q[1] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.996      ;
; 47.950 ; CNT8:inst|Q[6] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.970      ;
; 47.951 ; CNT8:inst|Q[2] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.969      ;
; 47.954 ; CNT8:inst|Q[4] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.966      ;
; 47.981 ; CNT8:inst|Q[2] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.939      ;
; 47.984 ; CNT8:inst|Q[4] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.936      ;
; 48.041 ; CNT8:inst|Q[3] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.879      ;
; 48.042 ; CNT8:inst|Q[1] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.878      ;
; 48.047 ; CNT8:inst|Q[0] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.873      ;
; 48.048 ; CNT8:inst|Q[5] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.872      ;
; 48.064 ; CNT8:inst|Q[0] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.856      ;
; 48.065 ; CNT8:inst|Q[5] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.855      ;
; 48.069 ; CNT8:inst|Q[3] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.851      ;
; 48.070 ; CNT8:inst|Q[1] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.850      ;
; 48.625 ; CNT8:inst|Q[3] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.295      ;
; 48.626 ; CNT8:inst|Q[1] ; CNT8:inst|Q[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.294      ;
; 48.632 ; CNT8:inst|Q[0] ; CNT8:inst|Q[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.288      ;
; 48.633 ; CNT8:inst|Q[5] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.287      ;
; 48.649 ; CNT8:inst|Q[6] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.271      ;
; 48.650 ; CNT8:inst|Q[2] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.270      ;
; 48.652 ; CNT8:inst|Q[4] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 1.268      ;
; 48.999 ; CNT8:inst|Q[7] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 0.921      ;
; 49.062 ; CNT8:inst|Q[0] ; CNT8:inst|Q[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 0.858      ;
+--------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+-------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.465 ; CNT8:inst|Q[0] ; CNT8:inst|Q[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.509 ; CNT8:inst|Q[7] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.763 ; CNT8:inst|Q[4] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; CNT8:inst|Q[3] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; CNT8:inst|Q[2] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; CNT8:inst|Q[6] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; CNT8:inst|Q[5] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.783 ; CNT8:inst|Q[1] ; CNT8:inst|Q[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.785 ; CNT8:inst|Q[0] ; CNT8:inst|Q[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 1.118 ; CNT8:inst|Q[2] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; CNT8:inst|Q[4] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; CNT8:inst|Q[6] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.412      ;
; 1.125 ; CNT8:inst|Q[3] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; CNT8:inst|Q[1] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.127 ; CNT8:inst|Q[5] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.128 ; CNT8:inst|Q[0] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.421      ;
; 1.134 ; CNT8:inst|Q[1] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; CNT8:inst|Q[3] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.136 ; CNT8:inst|Q[5] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.137 ; CNT8:inst|Q[0] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.430      ;
; 1.249 ; CNT8:inst|Q[2] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; CNT8:inst|Q[4] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.258 ; CNT8:inst|Q[2] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; CNT8:inst|Q[4] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.265 ; CNT8:inst|Q[1] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; CNT8:inst|Q[3] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.268 ; CNT8:inst|Q[0] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.561      ;
; 1.274 ; CNT8:inst|Q[1] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; CNT8:inst|Q[3] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.277 ; CNT8:inst|Q[0] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.570      ;
; 1.389 ; CNT8:inst|Q[2] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.398 ; CNT8:inst|Q[2] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.405 ; CNT8:inst|Q[1] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.408 ; CNT8:inst|Q[0] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.701      ;
; 1.414 ; CNT8:inst|Q[1] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.417 ; CNT8:inst|Q[0] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.710      ;
+-------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK0'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.954 ; 19.954       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; CLK0~input|o                                                ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; CLK0~input|i                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; CLK0~input|i                                                ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.046 ; 20.046       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; CLK0~input|o                                                ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; CLK0  ; Rise       ; CLK0                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[0]                                                          ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[1]                                                          ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[2]                                                          ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[3]                                                          ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[4]                                                          ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[5]                                                          ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[6]                                                          ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[7]                                                          ;
; 24.871 ; 25.059       ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[0]                                                          ;
; 24.871 ; 25.059       ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[1]                                                          ;
; 24.871 ; 25.059       ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[2]                                                          ;
; 24.871 ; 25.059       ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[3]                                                          ;
; 24.871 ; 25.059       ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[4]                                                          ;
; 24.871 ; 25.059       ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[5]                                                          ;
; 24.871 ; 25.059       ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[6]                                                          ;
; 24.871 ; 25.059       ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[7]                                                          ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 24.988 ; 24.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[0]|clk                                                           ;
; 24.988 ; 24.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[1]|clk                                                           ;
; 24.988 ; 24.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[2]|clk                                                           ;
; 24.988 ; 24.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[3]|clk                                                           ;
; 24.988 ; 24.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[4]|clk                                                           ;
; 24.988 ; 24.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[5]|clk                                                           ;
; 24.988 ; 24.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[6]|clk                                                           ;
; 24.988 ; 24.988       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[7]|clk                                                           ;
; 25.011 ; 25.011       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[0]|clk                                                           ;
; 25.011 ; 25.011       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[1]|clk                                                           ;
; 25.011 ; 25.011       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[2]|clk                                                           ;
; 25.011 ; 25.011       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[3]|clk                                                           ;
; 25.011 ; 25.011       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[4]|clk                                                           ;
; 25.011 ; 25.011       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[5]|clk                                                           ;
; 25.011 ; 25.011       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[6]|clk                                                           ;
; 25.011 ; 25.011       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[7]|clk                                                           ;
; 25.031 ; 25.031       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 25.031 ; 25.031       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[0]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[1]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[2]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[3]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[4]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[5]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[6]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[7]                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; P         ; CLK0       ;       ; 3.218 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; P         ; CLK0       ; 3.176 ;       ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; P         ; CLK0       ;       ; 2.721 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; P         ; CLK0       ; 2.681 ;       ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 477.55 MHz ; 402.09 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 47.906 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.416 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK0                                              ; 19.943 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 24.719 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+--------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 47.906 ; CNT8:inst|Q[2] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 2.023      ;
; 47.984 ; CNT8:inst|Q[0] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.945      ;
; 47.989 ; CNT8:inst|Q[1] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.940      ;
; 47.990 ; CNT8:inst|Q[1] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.939      ;
; 47.994 ; CNT8:inst|Q[0] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.935      ;
; 48.032 ; CNT8:inst|Q[2] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.897      ;
; 48.035 ; CNT8:inst|Q[4] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.894      ;
; 48.071 ; CNT8:inst|Q[2] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.858      ;
; 48.110 ; CNT8:inst|Q[0] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.819      ;
; 48.115 ; CNT8:inst|Q[3] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.814      ;
; 48.115 ; CNT8:inst|Q[1] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.814      ;
; 48.116 ; CNT8:inst|Q[3] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.813      ;
; 48.116 ; CNT8:inst|Q[1] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.813      ;
; 48.120 ; CNT8:inst|Q[0] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.809      ;
; 48.157 ; CNT8:inst|Q[6] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.772      ;
; 48.158 ; CNT8:inst|Q[2] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.771      ;
; 48.161 ; CNT8:inst|Q[4] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.768      ;
; 48.197 ; CNT8:inst|Q[2] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.732      ;
; 48.200 ; CNT8:inst|Q[4] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.729      ;
; 48.236 ; CNT8:inst|Q[0] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.693      ;
; 48.236 ; CNT8:inst|Q[5] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.693      ;
; 48.241 ; CNT8:inst|Q[3] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.688      ;
; 48.241 ; CNT8:inst|Q[1] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.688      ;
; 48.242 ; CNT8:inst|Q[3] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.687      ;
; 48.242 ; CNT8:inst|Q[1] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.687      ;
; 48.246 ; CNT8:inst|Q[0] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.683      ;
; 48.247 ; CNT8:inst|Q[5] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.682      ;
; 48.761 ; CNT8:inst|Q[1] ; CNT8:inst|Q[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.168      ;
; 48.761 ; CNT8:inst|Q[3] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.168      ;
; 48.766 ; CNT8:inst|Q[0] ; CNT8:inst|Q[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.163      ;
; 48.767 ; CNT8:inst|Q[5] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.162      ;
; 48.780 ; CNT8:inst|Q[6] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.149      ;
; 48.781 ; CNT8:inst|Q[2] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.148      ;
; 48.782 ; CNT8:inst|Q[4] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 1.147      ;
; 49.092 ; CNT8:inst|Q[7] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 0.837      ;
; 49.159 ; CNT8:inst|Q[0] ; CNT8:inst|Q[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 0.770      ;
+--------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+-------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.416 ; CNT8:inst|Q[0] ; CNT8:inst|Q[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.469 ; CNT8:inst|Q[7] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.706 ; CNT8:inst|Q[4] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.708 ; CNT8:inst|Q[3] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; CNT8:inst|Q[2] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; CNT8:inst|Q[6] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; CNT8:inst|Q[5] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.730 ; CNT8:inst|Q[1] ; CNT8:inst|Q[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.732 ; CNT8:inst|Q[0] ; CNT8:inst|Q[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 1.026 ; CNT8:inst|Q[1] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; CNT8:inst|Q[3] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; CNT8:inst|Q[4] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.030 ; CNT8:inst|Q[5] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; CNT8:inst|Q[0] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; CNT8:inst|Q[2] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; CNT8:inst|Q[6] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.041 ; CNT8:inst|Q[1] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; CNT8:inst|Q[3] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.046 ; CNT8:inst|Q[5] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.047 ; CNT8:inst|Q[0] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.122 ; CNT8:inst|Q[4] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.390      ;
; 1.127 ; CNT8:inst|Q[2] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.148 ; CNT8:inst|Q[1] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; CNT8:inst|Q[3] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; CNT8:inst|Q[4] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.153 ; CNT8:inst|Q[0] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.421      ;
; 1.154 ; CNT8:inst|Q[2] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.422      ;
; 1.163 ; CNT8:inst|Q[1] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.431      ;
; 1.164 ; CNT8:inst|Q[3] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.432      ;
; 1.169 ; CNT8:inst|Q[0] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.437      ;
; 1.249 ; CNT8:inst|Q[2] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.270 ; CNT8:inst|Q[1] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.538      ;
; 1.275 ; CNT8:inst|Q[0] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.543      ;
; 1.276 ; CNT8:inst|Q[2] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.544      ;
; 1.285 ; CNT8:inst|Q[1] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.553      ;
; 1.291 ; CNT8:inst|Q[0] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
+-------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK0'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.975 ; 19.975       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; CLK0~input|o                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; CLK0~input|i                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; CLK0~input|i                                                ;
; 20.008 ; 20.008       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.025 ; 20.025       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; CLK0~input|o                                                ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; CLK0  ; Rise       ; CLK0                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 24.719 ; 24.935       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[0]                                                          ;
; 24.719 ; 24.935       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[1]                                                          ;
; 24.719 ; 24.935       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[2]                                                          ;
; 24.719 ; 24.935       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[3]                                                          ;
; 24.719 ; 24.935       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[4]                                                          ;
; 24.719 ; 24.935       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[5]                                                          ;
; 24.719 ; 24.935       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[6]                                                          ;
; 24.719 ; 24.935       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[7]                                                          ;
; 24.876 ; 25.060       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[0]                                                          ;
; 24.876 ; 25.060       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[1]                                                          ;
; 24.876 ; 25.060       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[2]                                                          ;
; 24.876 ; 25.060       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[3]                                                          ;
; 24.876 ; 25.060       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[4]                                                          ;
; 24.876 ; 25.060       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[5]                                                          ;
; 24.876 ; 25.060       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[6]                                                          ;
; 24.876 ; 25.060       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[7]                                                          ;
; 24.965 ; 24.965       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 24.965 ; 24.965       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 24.989 ; 24.989       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[0]|clk                                                           ;
; 24.989 ; 24.989       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[1]|clk                                                           ;
; 24.989 ; 24.989       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[2]|clk                                                           ;
; 24.989 ; 24.989       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[3]|clk                                                           ;
; 24.989 ; 24.989       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[4]|clk                                                           ;
; 24.989 ; 24.989       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[5]|clk                                                           ;
; 24.989 ; 24.989       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[6]|clk                                                           ;
; 24.989 ; 24.989       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[7]|clk                                                           ;
; 25.009 ; 25.009       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[0]|clk                                                           ;
; 25.009 ; 25.009       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[1]|clk                                                           ;
; 25.009 ; 25.009       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[2]|clk                                                           ;
; 25.009 ; 25.009       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[3]|clk                                                           ;
; 25.009 ; 25.009       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[4]|clk                                                           ;
; 25.009 ; 25.009       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[5]|clk                                                           ;
; 25.009 ; 25.009       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[6]|clk                                                           ;
; 25.009 ; 25.009       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[7]|clk                                                           ;
; 25.033 ; 25.033       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 25.033 ; 25.033       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[0]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[1]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[2]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[3]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[4]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[5]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[6]                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[7]                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; P         ; CLK0       ;       ; 2.993 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; P         ; CLK0       ; 2.916 ;       ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; P         ; CLK0       ;       ; 2.536 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; P         ; CLK0       ; 2.462 ;       ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 48.978 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.193 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK0                                              ; 19.594 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 24.797 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+--------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 48.978 ; CNT8:inst|Q[2] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.972      ;
; 49.023 ; CNT8:inst|Q[0] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.927      ;
; 49.026 ; CNT8:inst|Q[1] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.924      ;
; 49.042 ; CNT8:inst|Q[2] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.908      ;
; 49.046 ; CNT8:inst|Q[2] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.904      ;
; 49.050 ; CNT8:inst|Q[4] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.900      ;
; 49.054 ; CNT8:inst|Q[0] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.896      ;
; 49.056 ; CNT8:inst|Q[1] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.894      ;
; 49.091 ; CNT8:inst|Q[0] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.859      ;
; 49.094 ; CNT8:inst|Q[3] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.856      ;
; 49.094 ; CNT8:inst|Q[1] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.856      ;
; 49.110 ; CNT8:inst|Q[2] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.840      ;
; 49.113 ; CNT8:inst|Q[6] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.837      ;
; 49.114 ; CNT8:inst|Q[2] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.836      ;
; 49.114 ; CNT8:inst|Q[4] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.836      ;
; 49.118 ; CNT8:inst|Q[4] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.832      ;
; 49.122 ; CNT8:inst|Q[0] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.828      ;
; 49.124 ; CNT8:inst|Q[3] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.826      ;
; 49.124 ; CNT8:inst|Q[1] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.826      ;
; 49.159 ; CNT8:inst|Q[0] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.791      ;
; 49.161 ; CNT8:inst|Q[5] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.789      ;
; 49.162 ; CNT8:inst|Q[3] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.788      ;
; 49.162 ; CNT8:inst|Q[1] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.788      ;
; 49.190 ; CNT8:inst|Q[0] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.760      ;
; 49.192 ; CNT8:inst|Q[5] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.758      ;
; 49.192 ; CNT8:inst|Q[3] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.758      ;
; 49.192 ; CNT8:inst|Q[1] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.758      ;
; 49.395 ; CNT8:inst|Q[0] ; CNT8:inst|Q[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.555      ;
; 49.397 ; CNT8:inst|Q[5] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.553      ;
; 49.397 ; CNT8:inst|Q[3] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.553      ;
; 49.397 ; CNT8:inst|Q[1] ; CNT8:inst|Q[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.553      ;
; 49.406 ; CNT8:inst|Q[6] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.544      ;
; 49.407 ; CNT8:inst|Q[2] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.543      ;
; 49.410 ; CNT8:inst|Q[4] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.540      ;
; 49.566 ; CNT8:inst|Q[7] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.384      ;
; 49.591 ; CNT8:inst|Q[0] ; CNT8:inst|Q[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 0.359      ;
+--------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+-------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.193 ; CNT8:inst|Q[0] ; CNT8:inst|Q[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; CNT8:inst|Q[7] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.304 ; CNT8:inst|Q[4] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; CNT8:inst|Q[6] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT8:inst|Q[3] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; CNT8:inst|Q[5] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; CNT8:inst|Q[2] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.311 ; CNT8:inst|Q[1] ; CNT8:inst|Q[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; CNT8:inst|Q[0] ; CNT8:inst|Q[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.453 ; CNT8:inst|Q[4] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; CNT8:inst|Q[6] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; CNT8:inst|Q[2] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.463 ; CNT8:inst|Q[3] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; CNT8:inst|Q[1] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; CNT8:inst|Q[5] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; CNT8:inst|Q[3] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; CNT8:inst|Q[1] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; CNT8:inst|Q[0] ; CNT8:inst|Q[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; CNT8:inst|Q[5] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.469 ; CNT8:inst|Q[0] ; CNT8:inst|Q[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.516 ; CNT8:inst|Q[4] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.518 ; CNT8:inst|Q[2] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; CNT8:inst|Q[4] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; CNT8:inst|Q[2] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.529 ; CNT8:inst|Q[3] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; CNT8:inst|Q[1] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.532 ; CNT8:inst|Q[3] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; CNT8:inst|Q[1] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; CNT8:inst|Q[0] ; CNT8:inst|Q[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.535 ; CNT8:inst|Q[0] ; CNT8:inst|Q[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.584 ; CNT8:inst|Q[2] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.705      ;
; 0.587 ; CNT8:inst|Q[2] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.595 ; CNT8:inst|Q[1] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.716      ;
; 0.598 ; CNT8:inst|Q[1] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; CNT8:inst|Q[0] ; CNT8:inst|Q[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.601 ; CNT8:inst|Q[0] ; CNT8:inst|Q[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.722      ;
+-------+----------------+----------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK0'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.620 ; 19.620       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; CLK0~input|o                                                ;
; 19.622 ; 19.622       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; CLK0~input|i                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; CLK0  ; Rise       ; CLK0~input|i                                                ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.380 ; 20.380       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; CLK0~input|o                                                ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; CLK0  ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; CLK0  ; Rise       ; CLK0                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[0]                                                          ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[1]                                                          ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[2]                                                          ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[3]                                                          ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[4]                                                          ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[5]                                                          ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[6]                                                          ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[7]                                                          ;
; 24.801 ; 25.017       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[0]                                                          ;
; 24.801 ; 25.017       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[1]                                                          ;
; 24.801 ; 25.017       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[2]                                                          ;
; 24.801 ; 25.017       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[3]                                                          ;
; 24.801 ; 25.017       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[4]                                                          ;
; 24.801 ; 25.017       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[5]                                                          ;
; 24.801 ; 25.017       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[6]                                                          ;
; 24.801 ; 25.017       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[7]                                                          ;
; 24.977 ; 24.977       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[0]|clk                                                           ;
; 24.977 ; 24.977       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[1]|clk                                                           ;
; 24.977 ; 24.977       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[2]|clk                                                           ;
; 24.977 ; 24.977       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[3]|clk                                                           ;
; 24.977 ; 24.977       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[4]|clk                                                           ;
; 24.977 ; 24.977       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[5]|clk                                                           ;
; 24.977 ; 24.977       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[6]|clk                                                           ;
; 24.977 ; 24.977       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[7]|clk                                                           ;
; 24.999 ; 24.999       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 24.999 ; 24.999       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 25.001 ; 25.001       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 25.001 ; 25.001       ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 25.023 ; 25.023       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[0]|clk                                                           ;
; 25.023 ; 25.023       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[1]|clk                                                           ;
; 25.023 ; 25.023       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[2]|clk                                                           ;
; 25.023 ; 25.023       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[3]|clk                                                           ;
; 25.023 ; 25.023       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[4]|clk                                                           ;
; 25.023 ; 25.023       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[5]|clk                                                           ;
; 25.023 ; 25.023       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[6]|clk                                                           ;
; 25.023 ; 25.023       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Q[7]|clk                                                           ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[0]                                                          ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[1]                                                          ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[2]                                                          ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[3]                                                          ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[4]                                                          ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[5]                                                          ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[6]                                                          ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CNT8:inst|Q[7]                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; P         ; CLK0       ;       ; 1.529 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; P         ; CLK0       ; 1.597 ;       ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; P         ; CLK0       ;       ; 1.298 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; P         ; CLK0       ; 1.365 ;       ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 47.659 ; 0.193 ; N/A      ; N/A     ; 19.594              ;
;  CLK0                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 19.594              ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 47.659 ; 0.193 ; N/A      ; N/A     ; 24.719              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK0                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; P         ; CLK0       ;       ; 3.218 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; P         ; CLK0       ; 3.176 ;       ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; P         ; CLK0       ;       ; 1.298 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; P         ; CLK0       ; 1.365 ;       ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; P             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; P             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; P             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; P             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Jul 14 14:21:09 2020
Info: Command: quartus_sta SINE -c SINE
Info: qsta_default_script.tcl version: #11
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SINE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name CLK0 CLK0
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 47.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.659               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.465               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.934               0.000 CLK0 
    Info (332119):    24.719               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 47.906
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.906               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.943               0.000 CLK0 
    Info (332119):    24.719               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 48.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.978               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.193               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.594               0.000 CLK0 
    Info (332119):    24.797               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Tue Jul 14 14:21:12 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


