<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/s6base_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/s6base_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/s6base_timesim.v"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/s6base_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/s6base_translate.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="s6base.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="s6base.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="s6base.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="s6base.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="s6base.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="s6base.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="s6base.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="s6base.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="s6base.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="s6base.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="s6base.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="s6base.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="s6base.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="s6base.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="s6base.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="s6base.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="s6base.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="s6base.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="s6base.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="s6base_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="s6base_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="s6base_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="s6base_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="s6base_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="s6base_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="s6base_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="s6base_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="s6base_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="s6base_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="s6base_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="s6base_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="s6base_tb.fdo"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="s6base_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="s6base_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="stereo_mx_fm_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1546745882" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1546745882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546747181" xil_pn:in_ck="3085047509978966319" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1546747181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../IP-cores/Interpolator-4X/verilog/interpol4x.v"/>
      <outfile xil_pn:name="../IP-cores/clk-enable-generator/verilog/clockenablegen.v"/>
      <outfile xil_pn:name="../IP-cores/seq-multiplier/verilog/seqmultNM.v"/>
      <outfile xil_pn:name="../src/verilog-netlist/dds_carrier_synthesis.v"/>
      <outfile xil_pn:name="../src/verilog-netlist/ddsaudio_synthesis.v"/>
      <outfile xil_pn:name="../src/verilog-netlist/stereo_fm_mx_golden_synthesis.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/block_192kHz.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/block_48kHz.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/dds.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/main_block.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/LM4550_controler.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/alunos/joaobeleza-pedrocosta/instance.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/ioports16V2018.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/s6base.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/uart.v"/>
      <outfile xil_pn:name="../src/verilog-tb/LM4550_digital_sim.v"/>
      <outfile xil_pn:name="../src/verilog-tb/fm_stereo_mx_tb.v"/>
      <outfile xil_pn:name="../src/verilog-tb/s6base_tb.v"/>
      <outfile xil_pn:name="../src/verilog-tb/verilog-tasks.v"/>
    </transform>
    <transform xil_pn:end_ts="1546747096" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8503857462128408020" xil_pn:start_ts="1546747096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546747096" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6603405037314717074" xil_pn:start_ts="1546747096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546745882" xil_pn:in_ck="4935895336539180411" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3336842943034655862" xil_pn:start_ts="1546745882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clock_bit2x.v"/>
    </transform>
    <transform xil_pn:end_ts="1546747181" xil_pn:in_ck="3085047509978966319" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1546747181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../IP-cores/Interpolator-4X/verilog/interpol4x.v"/>
      <outfile xil_pn:name="../IP-cores/clk-enable-generator/verilog/clockenablegen.v"/>
      <outfile xil_pn:name="../IP-cores/seq-multiplier/verilog/seqmultNM.v"/>
      <outfile xil_pn:name="../src/verilog-netlist/dds_carrier_synthesis.v"/>
      <outfile xil_pn:name="../src/verilog-netlist/ddsaudio_synthesis.v"/>
      <outfile xil_pn:name="../src/verilog-netlist/stereo_fm_mx_golden_synthesis.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/block_192kHz.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/block_48kHz.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/dds.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/Alunos/joaobeleza-pedrocosta/main_block.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/LM4550_controler.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/alunos/joaobeleza-pedrocosta/instance.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/ioports16V2018.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/s6base.v"/>
      <outfile xil_pn:name="../src/verilog-rtl/uart.v"/>
      <outfile xil_pn:name="../src/verilog-tb/LM4550_digital_sim.v"/>
      <outfile xil_pn:name="../src/verilog-tb/fm_stereo_mx_tb.v"/>
      <outfile xil_pn:name="../src/verilog-tb/s6base_tb.v"/>
      <outfile xil_pn:name="../src/verilog-tb/verilog-tasks.v"/>
    </transform>
    <transform xil_pn:end_ts="1546747182" xil_pn:in_ck="1622180246251913270" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3955124671757855930" xil_pn:start_ts="1546747181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="stereo_mx_fm_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1546746446" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1546746446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546746446" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3599080482515222055" xil_pn:start_ts="1546746446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546746446" xil_pn:in_ck="4935895336539180411" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3336842943034655862" xil_pn:start_ts="1546746446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clock_bit2x.v"/>
    </transform>
    <transform xil_pn:end_ts="1545950149" xil_pn:in_ck="-3136150557593004214" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1545950149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546746446" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6607376794310409051" xil_pn:start_ts="1546746446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546746446" xil_pn:in_ck="-3136150557593004214" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1546746446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546746446" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1966898207733173780" xil_pn:start_ts="1546746446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546746468" xil_pn:in_ck="-4890721304961514487" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3495644246525924221" xil_pn:start_ts="1546746446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="s6base.lso"/>
      <outfile xil_pn:name="s6base.ngc"/>
      <outfile xil_pn:name="s6base.ngr"/>
      <outfile xil_pn:name="s6base.prj"/>
      <outfile xil_pn:name="s6base.stx"/>
      <outfile xil_pn:name="s6base.syr"/>
      <outfile xil_pn:name="s6base.xst"/>
      <outfile xil_pn:name="s6base_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1546746531" xil_pn:in_ck="6566374666617367626" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361941910918" xil_pn:start_ts="1546746531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546746537" xil_pn:in_ck="6164775085660645157" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5876875498764260203" xil_pn:start_ts="1546746531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="s6base.bld"/>
      <outfile xil_pn:name="s6base.ngd"/>
      <outfile xil_pn:name="s6base_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1546746590" xil_pn:in_ck="6164775085660645158" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1546746554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="s6base.pcf"/>
      <outfile xil_pn:name="s6base_map.map"/>
      <outfile xil_pn:name="s6base_map.mrp"/>
      <outfile xil_pn:name="s6base_map.ncd"/>
      <outfile xil_pn:name="s6base_map.ngm"/>
      <outfile xil_pn:name="s6base_map.xrpt"/>
      <outfile xil_pn:name="s6base_summary.xml"/>
      <outfile xil_pn:name="s6base_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1546746615" xil_pn:in_ck="-6504137240703461057" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1546746590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="s6base.ncd"/>
      <outfile xil_pn:name="s6base.pad"/>
      <outfile xil_pn:name="s6base.par"/>
      <outfile xil_pn:name="s6base.ptwx"/>
      <outfile xil_pn:name="s6base.unroutes"/>
      <outfile xil_pn:name="s6base.xpi"/>
      <outfile xil_pn:name="s6base_pad.csv"/>
      <outfile xil_pn:name="s6base_pad.txt"/>
      <outfile xil_pn:name="s6base_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1546746751" xil_pn:in_ck="5417573273538823" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-8489721884363596959" xil_pn:start_ts="1546746736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/s6base_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/s6base_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/s6base_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1546746622" xil_pn:in_ck="6164775085660645026" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1546746615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="s6base.twr"/>
      <outfile xil_pn:name="s6base.twx"/>
    </transform>
    <transform xil_pn:end_ts="1546746540" xil_pn:in_ck="5417573273538955" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="2526192838376535538" xil_pn:start_ts="1546746537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/s6base_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/s6base_translate.v"/>
    </transform>
  </transforms>

</generated_project>
