[{"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\verilogutil\\verilogutil.py": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\verilogutil\\sublimeutil.py": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\User\\Default (Windows).sublime-keymap": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\User\\Preferences.sublime-settings": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\SystemVerilog.sublime-settings": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\verilogutil\\verilog_beautifier.py": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\verilog_align.py": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\gene_data.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\top_tb.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\accu_data.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\top.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\accu_data.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\write_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\ipcore_dir\\serdes_coe\\example_design\\serdes_coe_exdes.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\gmac_if.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\tx_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\tx_speed_array.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\top.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\cfar_2nd.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\wr_addr.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\cfar_2nd.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\cfar_target_tx_tran_ctrl.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\cfar_target.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P\\rtl\\accu_data.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\cfar_data.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\distance_cfar.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\ctrl_mode.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\read_ctrl.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\top.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\serdes_ifx8\\serdes_k7_if.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\cfar_data.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\distance_cfar.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\sqrt_cfar.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\top.v": "ASCII"}, {"E:\\FPGA\\k7_m_simulation\\k7_m_simulation\\write_ctrl\\write_ctrl.v": "ASCII"}, {"E:\\FPGA\\k7_m_simulation\\k7_m_simulation\\write_ctrl\\top.v": "ASCII"}, {"E:\\FPGA\\k7_m_simulation\\k7_m_simulation\\read_ctrl\\top.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\ctrl_signal.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\top.ucf": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\top.ucf": "ASCII"}, {"E:\\FPGA\\rtl_template\\serdes_ifx8\\serdes_tran_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\serdes_rx_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\serdes_ifx8\\serdes_tran_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M480_one_test\\xilinx\\top\\ipcore_dir\\pll_200mhz.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M480_one_test\\xilinx\\top\\top.ucf": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M480_one_test\\xilinx\\top\\top.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\serdes_ifx8\\serdes_tran_ctrl_tb.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\MS_K7_P\\MS_K7_P\\rtl\\serdes_if\\serdes_tran_ctrl_tb.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\MS_K7_P\\MS_K7_P\\rtl\\cfar_target_tx_tran_ctrl.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\MS_K7_P\\MS_K7_P\\rtl\\top.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\MS_K7_P\\MS_K7_P\\rtl\\serdes_if\\serdes_tran_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\accu_data_TB.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\serdes_ifx8\\serdes_k7_if.v": "ASCII"}, {"E:\\FPGA\\k7_m_simulation\\k7_m_simulation\\write_ctrl\\ram_array80.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\ram_array80.v": "ASCII"}, {"C:\\Users\\Kuangxin\\Desktop\\ug480_7Series_XADC\\verilog\\ug480.xdc": "ASCII"}, {"C:\\Users\\Kuangxin\\Desktop\\ug480_7Series_XADC\\verilog\\ug480_tb.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\sqrt_cfar.v": "ASCII"}, {"e:\\FPGA\\K7_serdes\\gtwizard_0_example\\gtwizard_0_example.srcs\\sim_1\\imports\\simulation\\gtwizard_0_tb.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\ctrl_mode.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\read_ctrl.v": "ASCII"}, {"e:\\FPGA\\K7_serdes\\gtwizard_0_example\\gtwizard_0_example.srcs\\sources_1\\imports\\example_design\\gtwizard_0_gt_frame_check.v": "ASCII"}, {"E:\\FPGA\\K7_serdes\\gtwizard_0_example\\gtwizard_0_example.srcs\\sources_1\\imports\\example_design\\gt_rom_init_tx.dat": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\ipcore_dir\\serdes_coe\\example_design\\gt_rom_init_tx.dat": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\ipcore_dir\\serdes_coe\\example_design\\serdes_coe_gt_frame_check.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\serdes_ifx8\\serdes_coe_exdes.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\ipcore_dir\\serdes_coe\\example_design\\gt_rom_init_rx.dat": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\ipcore_dir\\serdes_coe\\example_design\\serdes_coe_gt_frame_gen.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\serdes_rx_ctrl.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\rtl\\serdes_ifx8\\serdes_coe_gt.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\rtl\\serdes_ifx8\\serdes_k7_if.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\no_bit\\rx_data.cdc": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\top.ucf": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\serdes_ifx8\\serdes_coe_gt.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\rx_data.cdc": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\serdes_ifx8\\serdes_coe_gt.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\ipcore_dir\\serdes_coe_gt.v": "ASCII"}, {"E:\\FPGA\\rtl_template\\serdesx8\\serdes_coe_gt.v": "ASCII"}, {"C:\\Users\\Kuangxin\\Desktop\\example_design\\serdes_coe_gt.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\serdes_ifx8\\serdes_coe_exdes.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\serdes_ifx8\\serdes_coe.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\serdes_ifx8\\serdes_coe_init.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\utriEMAC_clk_wiz.v": "ASCII"}, {"C:\\Users\\Kuangxin\\Desktop\\example_design0\\serdes_coe_exdes.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_EPLD_syn\\M_EPLD_syn\\rtl\\cpu_ctrl.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_EPLD_syn\\M_EPLD_syn\\rtl\\top.v": "ASCII"}, {"E:\\FPGA\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_gt_frame_check.v": "ASCII"}, {"E:\\FPGA\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_exdes.v": "ASCII"}, {"E:\\FPGA\\rtl_template\\vivado_serdes_test\\example_design\\serdes_gt_frame_check.v": "ASCII"}, {"E:\\FPGA\\rtl_template\\serdes_ifx8\\serdes_k7_if.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\serdes_if\\serdes_k7_if.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\serdes_if\\serdes_coe_exdes.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\M_K7_M480_test\\xilinx\\top\\serdes_coe_exdes.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\MS_K7_P_test_addsin_0707\\rtl\\serdes_if\\serdes_tran_ctrl.v": "ASCII"}, {"G:\\FPGA_Backup\\Xilinx\\Chengdu_Bird_Radar\\0908_FPGA_PRJ\\M_K7_M\\M_K7_M\\xilinx\\top\\serdes_rx_ctrl.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\xadc_wiz_0.v": "ASCII"}, {"e:\\FPGA\\A7_xadc\\xadc_wiz_0_example\\xadc_wiz_0_example.srcs\\sim_1\\imports\\xadc_wiz_0\\xadc_wiz_0\\simulation\\xadc_wiz_0_tb.v": "ASCII"}, {"e:\\FPGA\\A7_xadc\\xadc_wiz_0_example\\xadc_wiz_0_example.srcs\\sources_1\\imports\\example_design\\xadc_wiz_0_exdes.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\ipcore_dir\\xadc\\simulation\\timing\\xadc_tb.v": "ASCII"}, {"E:\\FPGA\\s_m_test_0720\\S_K7_M420_one_test\\xilinx\\top\\ipcore_dir\\xadc\\simulation\\xadc_tb.v": "ASCII"}]