##################################################################################################
##
##  Xilinx, Inc. 2010            www.xilinx.com
##  ÖÜËÄ 9ÔÂ 19 08:59:57 2019
##  Generated by MIG Version 4.0
##
##################################################################################################
##  File name :       example_top.xdc
##  Details :     Constraints file
##                    FPGA Family:       ZYNQ
##                    FPGA Part:         XC7Z035-FFG676
##                    Speedgrade:        -2
##                    Design Entry:      VERILOG
##                    Frequency:         400 MHz
##                    Time Period:       2500 ps
##################################################################################################

##################################################################################################
## Controller 0
## Memory Device: DDR3_SDRAM->Components->MT41J128M16XX-125
## Data Width: 16
## Time Period: 2500
## Data Mask: 1
##################################################################################################
############## NET - IOSTANDARD ##################

#bit compress

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

set_property CFGBVS VCCO [current_design]

set_property CONFIG_VOLTAGE 3.3 [current_design]

set_property PACKAGE_PIN C8 [get_ports clk100m_i]
set_property IOSTANDARD SSTL15 [get_ports clk100m_i]
set_property PACKAGE_PIN K10 [get_ports init_calib_complete]
set_property PACKAGE_PIN H7 [get_ports rst_key]
set_property PACKAGE_PIN B9 [get_ports tg_compare_error]
set_property IOSTANDARD SSTL15 [get_ports init_calib_complete]
set_property IOSTANDARD SSTL15 [get_ports rst_key]
set_property IOSTANDARD SSTL15 [get_ports tg_compare_error]




set_property IOSTANDARD LVDS_25 [get_ports pld_clk_p]
set_property PACKAGE_PIN AC14 [get_ports pld_clk_p]
set_property IOSTANDARD LVCMOS25 [get_ports adc_pd]
set_property PACKAGE_PIN AC13 [get_ports dco_p]
set_property IOSTANDARD LVDS_25 [get_ports dco_p]
set_property PACKAGE_PIN AB17 [get_ports pen]
set_property IOSTANDARD LVCMOS25 [get_ports pen]
set_property PACKAGE_PIN AB16 [get_ports pll_ce]
set_property IOSTANDARD LVCMOS25 [get_ports pll_ce]
set_property PACKAGE_PIN AC17 [get_ports pll_rst_n]
set_property IOSTANDARD LVCMOS25 [get_ports pll_rst_n]
set_property PACKAGE_PIN AD15 [get_ports adc_pd]
set_property PACKAGE_PIN AD16 [get_ports {adc_p1[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[7]}]
set_property PACKAGE_PIN AC16 [get_ports {adc_p1[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[6]}]
set_property PACKAGE_PIN W16 [get_ports {adc_p1[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[4]}]
set_property PACKAGE_PIN W15 [get_ports {adc_p1[4]}]
set_property PACKAGE_PIN Y17 [get_ports {adc_p1[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[0]}]
set_property PACKAGE_PIN AA17 [get_ports {adc_p1[2]}]
set_property PACKAGE_PIN Y16 [get_ports {adc_p1[1]}]
set_property PACKAGE_PIN Y15 [get_ports {adc_p1[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[0]}]
set_property PACKAGE_PIN AB12 [get_ports {adc_p2[7]}]
set_property PACKAGE_PIN AC11 [get_ports {adc_p2[6]}]
set_property PACKAGE_PIN AE17 [get_ports {adc_p2[5]}]
set_property PACKAGE_PIN AF17 [get_ports {adc_p2[4]}]
set_property PACKAGE_PIN AE15 [get_ports {adc_p2[3]}]
set_property PACKAGE_PIN AE16 [get_ports {adc_p2[2]}]
set_property PACKAGE_PIN AB14 [get_ports {adc_p2[1]}]
set_property PACKAGE_PIN AB15 [get_ports {adc_p2[0]}]


set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[0]}]
set_property PACKAGE_PIN AE13 [get_ports {dac_p1[9]}]
set_property PACKAGE_PIN AF13 [get_ports {dac_p1[8]}]
set_property PACKAGE_PIN AE12 [get_ports {dac_p1[7]}]
set_property PACKAGE_PIN AF12 [get_ports {dac_p1[6]}]
set_property PACKAGE_PIN AE11 [get_ports {dac_p1[5]}]
set_property PACKAGE_PIN AF10 [get_ports {dac_p1[4]}]
set_property PACKAGE_PIN AE10 [get_ports {dac_p1[3]}]
set_property PACKAGE_PIN AD11 [get_ports {dac_p1[2]}]
set_property PACKAGE_PIN AC12 [get_ports {dac_p1[1]}]
set_property PACKAGE_PIN AD10 [get_ports {dac_p1[0]}]
set_property PACKAGE_PIN Y12 [get_ports {dac_p2[9]}]
set_property PACKAGE_PIN Y11 [get_ports {dac_p2[8]}]
set_property PACKAGE_PIN Y13 [get_ports {dac_p2[7]}]
set_property PACKAGE_PIN W13 [get_ports {dac_p2[6]}]
set_property PACKAGE_PIN AA13 [get_ports {dac_p2[5]}]
set_property PACKAGE_PIN AA12 [get_ports {dac_p2[4]}]
set_property PACKAGE_PIN AB10 [get_ports {dac_p2[3]}]
set_property PACKAGE_PIN Y10 [get_ports {dac_p2[2]}]
set_property PACKAGE_PIN AB11 [get_ports {dac_p2[1]}]
set_property PACKAGE_PIN AA10 [get_ports {dac_p2[0]}]
set_property PACKAGE_PIN AF14 [get_ports dac_pll_locked]
set_property PACKAGE_PIN AF15 [get_ports dac_rst]
set_property IOSTANDARD LVCMOS25 [get_ports dac_pll_locked]
set_property IOSTANDARD LVCMOS25 [get_ports dac_rst]












set_property IOSTANDARD LVCMOS18 [get_ports SendIRQ]
set_property PACKAGE_PIN H12 [get_ports SendIRQ]





set_property PACKAGE_PIN F13 [get_ports {GPIO_0_tri_o[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_o[0]}]

set_property PACKAGE_PIN E13 [get_ports {GPIO2_0_tri_o[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO2_0_tri_o[0]}]





connect_debug_port u_ila_0/clk [get_nets [list u_ila_0_CLK]]
connect_debug_port u_ila_1/clk [get_nets [list u_ila_1_clk_out2]]

connect_debug_port u_ila_0/clk [get_nets [list u_ila_0_CLK]]
connect_debug_port u_ila_1/clk [get_nets [list u_ila_1_clk_out2]]

create_clock -period 10.000 -name clk_100m -waveform {0.000 5.000} -add [get_ports -filter { NAME =~  "*clk100m*" && DIRECTION == "IN" }]
create_clock -period 4.000 -name pld_clk -waveform {0.000 2.000} -add [get_ports pld_clk_p]
create_clock -period 8.000 -name dco_n -waveform {0.000 4.000} -add [get_ports -filter { NAME =~  "*dco_n*" && DIRECTION == "IN" }]
create_clock -period 8.000 -name dco_p -waveform {4.000 8.000} -add [get_ports -filter { NAME =~  "*dco_p*" && DIRECTION == "IN" }]

create_generated_clock -name clk_100 -source [get_pins example_top/CLK_WIZ_DDR/clk_in1] -multiply_by 1 -add -master_clock clk_100m [get_pins example_top/CLK_WIZ_DDR/clk_out1]

create_generated_clock -name clk_200 -source [get_pins example_top/CLK_WIZ_DDR/clk_in1] -multiply_by 2 -add -master_clock clk_100m [get_pins example_top/CLK_WIZ_DDR/clk_out2]
create_generated_clock -name clk_25 -source [get_pins example_top/CLK_WIZ_DDR/clk_in1] -divide_by 4 -add -master_clock clk_100m [get_pins example_top/CLK_WIZ_DDR/clk_out3]
set_input_delay -clock [get_clocks *dco_n*] -min -add_delay -0.500 [get_ports -filter { NAME =~  "*adc_p1*" && DIRECTION == "IN" }]
set_input_delay -clock [get_clocks *dco_n*] -max -add_delay 0.700 [get_ports -filter { NAME =~  "*adc_p1*" && DIRECTION == "IN" }]
set_input_delay -clock [get_clocks *dco_p*] -max -add_delay 0.700 [get_ports -filter { NAME =~  "*adc_p2*" && DIRECTION == "IN" }]
set_input_delay -clock [get_clocks *dco_p*] -min -add_delay -0.500 [get_ports -filter { NAME =~  "*adc_p2*" && DIRECTION == "IN" }]

connect_debug_port u_ila_0/probe3 [get_nets [list {example_top/app_addr_begin[0]} {example_top/app_addr_begin[1]} {example_top/app_addr_begin[2]} {example_top/app_addr_begin[3]} {example_top/app_addr_begin[4]} {example_top/app_addr_begin[5]} {example_top/app_addr_begin[6]} {example_top/app_addr_begin[7]} {example_top/app_addr_begin[8]} {example_top/app_addr_begin[9]} {example_top/app_addr_begin[10]} {example_top/app_addr_begin[11]} {example_top/app_addr_begin[12]} {example_top/app_addr_begin[13]} {example_top/app_addr_begin[14]} {example_top/app_addr_begin[15]} {example_top/app_addr_begin[16]} {example_top/app_addr_begin[17]} {example_top/app_addr_begin[18]} {example_top/app_addr_begin[19]} {example_top/app_addr_begin[20]} {example_top/app_addr_begin[21]} {example_top/app_addr_begin[22]} {example_top/app_addr_begin[23]} {example_top/app_addr_begin[24]} {example_top/app_addr_begin[25]} {example_top/app_addr_begin[26]} {example_top/app_addr_begin[27]} {example_top/app_addr_begin[28]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {example_top/Period_count[0]} {example_top/Period_count[1]} {example_top/Period_count[2]} {example_top/Period_count[3]} {example_top/Period_count[4]} {example_top/Period_count[5]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {example_top/app_wdf_data[0]} {example_top/app_wdf_data[1]} {example_top/app_wdf_data[2]} {example_top/app_wdf_data[3]} {example_top/app_wdf_data[4]} {example_top/app_wdf_data[5]} {example_top/app_wdf_data[6]} {example_top/app_wdf_data[7]} {example_top/app_wdf_data[8]} {example_top/app_wdf_data[9]} {example_top/app_wdf_data[10]} {example_top/app_wdf_data[11]} {example_top/app_wdf_data[12]} {example_top/app_wdf_data[13]} {example_top/app_wdf_data[14]} {example_top/app_wdf_data[15]} {example_top/app_wdf_data[16]} {example_top/app_wdf_data[17]} {example_top/app_wdf_data[18]} {example_top/app_wdf_data[19]} {example_top/app_wdf_data[20]} {example_top/app_wdf_data[21]} {example_top/app_wdf_data[22]} {example_top/app_wdf_data[23]} {example_top/app_wdf_data[24]} {example_top/app_wdf_data[25]} {example_top/app_wdf_data[26]} {example_top/app_wdf_data[27]} {example_top/app_wdf_data[28]} {example_top/app_wdf_data[29]} {example_top/app_wdf_data[30]} {example_top/app_wdf_data[31]} {example_top/app_wdf_data[32]} {example_top/app_wdf_data[33]} {example_top/app_wdf_data[34]} {example_top/app_wdf_data[35]} {example_top/app_wdf_data[36]} {example_top/app_wdf_data[37]} {example_top/app_wdf_data[38]} {example_top/app_wdf_data[39]} {example_top/app_wdf_data[40]} {example_top/app_wdf_data[41]} {example_top/app_wdf_data[42]} {example_top/app_wdf_data[43]} {example_top/app_wdf_data[44]} {example_top/app_wdf_data[45]} {example_top/app_wdf_data[46]} {example_top/app_wdf_data[47]} {example_top/app_wdf_data[48]} {example_top/app_wdf_data[49]} {example_top/app_wdf_data[50]} {example_top/app_wdf_data[51]} {example_top/app_wdf_data[52]} {example_top/app_wdf_data[53]} {example_top/app_wdf_data[54]} {example_top/app_wdf_data[55]} {example_top/app_wdf_data[56]} {example_top/app_wdf_data[57]} {example_top/app_wdf_data[58]} {example_top/app_wdf_data[59]} {example_top/app_wdf_data[60]} {example_top/app_wdf_data[61]} {example_top/app_wdf_data[62]} {example_top/app_wdf_data[63]} {example_top/app_wdf_data[64]} {example_top/app_wdf_data[65]} {example_top/app_wdf_data[66]} {example_top/app_wdf_data[67]} {example_top/app_wdf_data[68]} {example_top/app_wdf_data[69]} {example_top/app_wdf_data[70]} {example_top/app_wdf_data[71]} {example_top/app_wdf_data[72]} {example_top/app_wdf_data[73]} {example_top/app_wdf_data[74]} {example_top/app_wdf_data[75]} {example_top/app_wdf_data[76]} {example_top/app_wdf_data[77]} {example_top/app_wdf_data[78]} {example_top/app_wdf_data[79]} {example_top/app_wdf_data[80]} {example_top/app_wdf_data[81]} {example_top/app_wdf_data[82]} {example_top/app_wdf_data[83]} {example_top/app_wdf_data[84]} {example_top/app_wdf_data[85]} {example_top/app_wdf_data[86]} {example_top/app_wdf_data[87]} {example_top/app_wdf_data[88]} {example_top/app_wdf_data[89]} {example_top/app_wdf_data[90]} {example_top/app_wdf_data[91]} {example_top/app_wdf_data[92]} {example_top/app_wdf_data[93]} {example_top/app_wdf_data[94]} {example_top/app_wdf_data[95]} {example_top/app_wdf_data[96]} {example_top/app_wdf_data[97]} {example_top/app_wdf_data[98]} {example_top/app_wdf_data[99]} {example_top/app_wdf_data[100]} {example_top/app_wdf_data[101]} {example_top/app_wdf_data[102]} {example_top/app_wdf_data[103]} {example_top/app_wdf_data[104]} {example_top/app_wdf_data[105]} {example_top/app_wdf_data[106]} {example_top/app_wdf_data[107]} {example_top/app_wdf_data[108]} {example_top/app_wdf_data[109]} {example_top/app_wdf_data[110]} {example_top/app_wdf_data[111]} {example_top/app_wdf_data[112]} {example_top/app_wdf_data[113]} {example_top/app_wdf_data[114]} {example_top/app_wdf_data[115]} {example_top/app_wdf_data[116]} {example_top/app_wdf_data[117]} {example_top/app_wdf_data[118]} {example_top/app_wdf_data[119]} {example_top/app_wdf_data[120]} {example_top/app_wdf_data[121]} {example_top/app_wdf_data[122]} {example_top/app_wdf_data[123]} {example_top/app_wdf_data[124]} {example_top/app_wdf_data[125]} {example_top/app_wdf_data[126]} {example_top/app_wdf_data[127]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {example_top/state1[0]} {example_top/state1[1]} {example_top/state1[2]} {example_top/state1[3]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list example_top/app_rd_data_valid]]
connect_debug_port u_ila_0/probe17 [get_nets [list example_top/ddr3read_en]]
connect_debug_port u_ila_0/probe19 [get_nets [list example_top/OnePeriod_flag]]
connect_debug_port u_ila_0/probe23 [get_nets [list example_top/Read_Fifo_full]]
connect_debug_port u_ila_0/probe24 [get_nets [list example_top/Read_Fifo_in_en1]]
connect_debug_port u_ila_1/probe6 [get_nets [list {example_top/Arithmetic_State[0]} {example_top/Arithmetic_State[1]} {example_top/Arithmetic_State[2]}]]
connect_debug_port u_ila_1/probe8 [get_nets [list {example_top/Count[0]} {example_top/Count[1]} {example_top/Count[2]} {example_top/Count[3]} {example_top/Count[4]} {example_top/Count[5]} {example_top/Count[6]} {example_top/Count[7]} {example_top/Count[8]} {example_top/Count[9]} {example_top/Count[10]} {example_top/Count[11]} {example_top/Count[12]} {example_top/Count[13]} {example_top/Count[14]} {example_top/Count[15]}]]
connect_debug_port u_ila_1/probe9 [get_nets [list {example_top/Read_Fifo_rusdw_o[0]} {example_top/Read_Fifo_rusdw_o[1]} {example_top/Read_Fifo_rusdw_o[2]} {example_top/Read_Fifo_rusdw_o[3]} {example_top/Read_Fifo_rusdw_o[4]} {example_top/Read_Fifo_rusdw_o[5]} {example_top/Read_Fifo_rusdw_o[6]} {example_top/Read_Fifo_rusdw_o[7]} {example_top/Read_Fifo_rusdw_o[8]} {example_top/Read_Fifo_rusdw_o[9]} {example_top/Read_Fifo_rusdw_o[10]}]]
connect_debug_port u_ila_1/probe12 [get_nets [list {example_top/PeriodPoint_num[0]} {example_top/PeriodPoint_num[1]} {example_top/PeriodPoint_num[2]} {example_top/PeriodPoint_num[3]} {example_top/PeriodPoint_num[4]} {example_top/PeriodPoint_num[5]} {example_top/PeriodPoint_num[6]} {example_top/PeriodPoint_num[7]} {example_top/PeriodPoint_num[8]} {example_top/PeriodPoint_num[9]} {example_top/PeriodPoint_num[10]} {example_top/PeriodPoint_num[11]} {example_top/PeriodPoint_num[12]} {example_top/PeriodPoint_num[13]} {example_top/PeriodPoint_num[14]} {example_top/PeriodPoint_num[15]} {example_top/PeriodPoint_num[16]} {example_top/PeriodPoint_num[17]} {example_top/PeriodPoint_num[18]} {example_top/PeriodPoint_num[19]} {example_top/PeriodPoint_num[20]} {example_top/PeriodPoint_num[21]} {example_top/PeriodPoint_num[22]} {example_top/PeriodPoint_num[23]} {example_top/PeriodPoint_num[24]} {example_top/PeriodPoint_num[25]} {example_top/PeriodPoint_num[26]} {example_top/PeriodPoint_num[27]} {example_top/PeriodPoint_num[28]} {example_top/PeriodPoint_num[29]} {example_top/PeriodPoint_num[30]} {example_top/PeriodPoint_num[31]}]]
connect_debug_port u_ila_1/probe14 [get_nets [list {example_top/Read_Fifo_Out_r[0]} {example_top/Read_Fifo_Out_r[1]} {example_top/Read_Fifo_Out_r[2]} {example_top/Read_Fifo_Out_r[3]} {example_top/Read_Fifo_Out_r[4]} {example_top/Read_Fifo_Out_r[5]} {example_top/Read_Fifo_Out_r[6]} {example_top/Read_Fifo_Out_r[7]} {example_top/Read_Fifo_Out_r[8]} {example_top/Read_Fifo_Out_r[9]} {example_top/Read_Fifo_Out_r[10]} {example_top/Read_Fifo_Out_r[11]} {example_top/Read_Fifo_Out_r[12]} {example_top/Read_Fifo_Out_r[13]} {example_top/Read_Fifo_Out_r[14]} {example_top/Read_Fifo_Out_r[15]}]]
connect_debug_port u_ila_1/probe17 [get_nets [list {example_top/WaveState[0]} {example_top/WaveState[1]}]]
connect_debug_port u_ila_1/probe19 [get_nets [list {example_top/Pulse_point_num[0]} {example_top/Pulse_point_num[1]} {example_top/Pulse_point_num[2]} {example_top/Pulse_point_num[3]} {example_top/Pulse_point_num[4]} {example_top/Pulse_point_num[5]} {example_top/Pulse_point_num[6]} {example_top/Pulse_point_num[7]} {example_top/Pulse_point_num[8]} {example_top/Pulse_point_num[9]} {example_top/Pulse_point_num[10]} {example_top/Pulse_point_num[11]} {example_top/Pulse_point_num[12]} {example_top/Pulse_point_num[13]} {example_top/Pulse_point_num[14]} {example_top/Pulse_point_num[15]}]]
connect_debug_port u_ila_1/probe20 [get_nets [list {example_top/Monopulse_data1[0]} {example_top/Monopulse_data1[1]} {example_top/Monopulse_data1[2]} {example_top/Monopulse_data1[3]} {example_top/Monopulse_data1[4]} {example_top/Monopulse_data1[5]} {example_top/Monopulse_data1[6]} {example_top/Monopulse_data1[7]} {example_top/Monopulse_data1[8]} {example_top/Monopulse_data1[9]} {example_top/Monopulse_data1[10]} {example_top/Monopulse_data1[11]} {example_top/Monopulse_data1[12]} {example_top/Monopulse_data1[13]} {example_top/Monopulse_data1[14]} {example_top/Monopulse_data1[15]}]]
connect_debug_port u_ila_1/probe21 [get_nets [list {example_top/Monopulse_data_1[0]} {example_top/Monopulse_data_1[1]} {example_top/Monopulse_data_1[2]} {example_top/Monopulse_data_1[3]} {example_top/Monopulse_data_1[4]} {example_top/Monopulse_data_1[5]} {example_top/Monopulse_data_1[6]} {example_top/Monopulse_data_1[7]}]]
connect_debug_port u_ila_1/probe22 [get_nets [list {example_top/time_cnt[0]} {example_top/time_cnt[1]} {example_top/time_cnt[2]} {example_top/time_cnt[3]} {example_top/time_cnt[4]} {example_top/time_cnt[5]} {example_top/time_cnt[6]} {example_top/time_cnt[7]} {example_top/time_cnt[8]} {example_top/time_cnt[9]} {example_top/time_cnt[10]} {example_top/time_cnt[11]} {example_top/time_cnt[12]} {example_top/time_cnt[13]} {example_top/time_cnt[14]} {example_top/time_cnt[15]}]]
connect_debug_port u_ila_1/probe23 [get_nets [list {example_top/ddr3read_en1[0]} {example_top/ddr3read_en1[1]} {example_top/ddr3read_en1[2]} {example_top/ddr3read_en1[3]} {example_top/ddr3read_en1[4]} {example_top/ddr3read_en1[5]} {example_top/ddr3read_en1[6]} {example_top/ddr3read_en1[7]} {example_top/ddr3read_en1[8]} {example_top/ddr3read_en1[9]} {example_top/ddr3read_en1[10]} {example_top/ddr3read_en1[11]} {example_top/ddr3read_en1[12]} {example_top/ddr3read_en1[13]} {example_top/ddr3read_en1[14]} {example_top/ddr3read_en1[15]} {example_top/ddr3read_en1[16]} {example_top/ddr3read_en1[17]} {example_top/ddr3read_en1[18]} {example_top/ddr3read_en1[19]} {example_top/ddr3read_en1[20]} {example_top/ddr3read_en1[21]} {example_top/ddr3read_en1[22]} {example_top/ddr3read_en1[23]} {example_top/ddr3read_en1[24]}]]
connect_debug_port u_ila_1/probe24 [get_nets [list {example_top/ii[0]} {example_top/ii[1]} {example_top/ii[2]} {example_top/ii[3]} {example_top/ii[4]} {example_top/ii[5]} {example_top/ii[6]} {example_top/ii[7]} {example_top/ii[8]} {example_top/ii[9]} {example_top/ii[10]} {example_top/ii[11]} {example_top/ii[12]} {example_top/ii[13]} {example_top/ii[14]} {example_top/ii[15]}]]
connect_debug_port u_ila_1/probe25 [get_nets [list {example_top/ddr3read_en2[0]} {example_top/ddr3read_en2[1]} {example_top/ddr3read_en2[2]} {example_top/ddr3read_en2[3]} {example_top/ddr3read_en2[4]} {example_top/ddr3read_en2[5]} {example_top/ddr3read_en2[6]} {example_top/ddr3read_en2[7]} {example_top/ddr3read_en2[8]} {example_top/ddr3read_en2[9]} {example_top/ddr3read_en2[10]} {example_top/ddr3read_en2[11]} {example_top/ddr3read_en2[12]} {example_top/ddr3read_en2[13]} {example_top/ddr3read_en2[14]} {example_top/ddr3read_en2[15]} {example_top/ddr3read_en2[16]} {example_top/ddr3read_en2[17]} {example_top/ddr3read_en2[18]} {example_top/ddr3read_en2[19]} {example_top/ddr3read_en2[20]} {example_top/ddr3read_en2[21]} {example_top/ddr3read_en2[22]} {example_top/ddr3read_en2[23]} {example_top/ddr3read_en2[24]}]]
connect_debug_port u_ila_1/probe32 [get_nets [list example_top/Read_Fifo_rden]]
connect_debug_port u_ila_2/probe1 [get_nets [list {MonopulseExThreshould[0]} {MonopulseExThreshould[1]} {MonopulseExThreshould[2]} {MonopulseExThreshould[3]} {MonopulseExThreshould[4]} {MonopulseExThreshould[5]} {MonopulseExThreshould[6]} {MonopulseExThreshould[7]}]]
connect_debug_port u_ila_2/probe4 [get_nets [list SendOver]]
connect_debug_port u_ila_2/probe5 [get_nets [list SendOver1]]
connect_debug_port u_ila_2/probe10 [get_nets [list StartSample]]

connect_debug_port u_ila_1/probe0 [get_nets [list {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[0]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[1]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[2]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[3]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[4]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[5]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[6]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[7]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {example_top/Write_Fifo_datain[0]} {example_top/Write_Fifo_datain[1]} {example_top/Write_Fifo_datain[2]} {example_top/Write_Fifo_datain[3]} {example_top/Write_Fifo_datain[4]} {example_top/Write_Fifo_datain[5]} {example_top/Write_Fifo_datain[6]} {example_top/Write_Fifo_datain[7]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list example_top/Write_Fifo_empty]]
connect_debug_port u_ila_1/probe2 [get_nets [list {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[0]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[1]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[2]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[3]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[4]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[5]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[6]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[7]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[8]}]]
connect_debug_port u_ila_1/probe3 [get_nets [list {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[0]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[1]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[2]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[3]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[4]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[5]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[6]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[7]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[8]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[9]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[10]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[11]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[12]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[13]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[14]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[15]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[16]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[17]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[18]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[19]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[20]}]]
connect_debug_port u_ila_1/probe6 [get_nets [list {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[0]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[1]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[2]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[3]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[4]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[5]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[6]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[7]}]]
connect_debug_port u_ila_1/probe9 [get_nets [list {example_top/feature_num[0]} {example_top/feature_num[1]} {example_top/feature_num[2]} {example_top/feature_num[3]} {example_top/feature_num[4]} {example_top/feature_num[5]} {example_top/feature_num[6]} {example_top/feature_num[7]} {example_top/feature_num[8]} {example_top/feature_num[9]} {example_top/feature_num[10]} {example_top/feature_num[11]} {example_top/feature_num[12]} {example_top/feature_num[13]} {example_top/feature_num[14]} {example_top/feature_num[15]} {example_top/feature_num[16]} {example_top/feature_num[17]} {example_top/feature_num[18]} {example_top/feature_num[19]} {example_top/feature_num[20]} {example_top/feature_num[21]} {example_top/feature_num[22]} {example_top/feature_num[23]} {example_top/feature_num[24]} {example_top/feature_num[25]} {example_top/feature_num[26]} {example_top/feature_num[27]} {example_top/feature_num[28]} {example_top/feature_num[29]} {example_top/feature_num[30]} {example_top/feature_num[31]}]]
connect_debug_port u_ila_1/probe10 [get_nets [list example_top/S_FeatureExtraction_flag_reg1]]
connect_debug_port u_ila_2/probe1 [get_nets [list example_top/SendToArm_Over]]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list example_top/CLK_WIZ_DDR/inst/clk_out2]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {example_top/Read_Fifo_Out[0]} {example_top/Read_Fifo_Out[1]} {example_top/Read_Fifo_Out[2]} {example_top/Read_Fifo_Out[3]} {example_top/Read_Fifo_Out[4]} {example_top/Read_Fifo_Out[5]} {example_top/Read_Fifo_Out[6]} {example_top/Read_Fifo_Out[7]} {example_top/Read_Fifo_Out[8]} {example_top/Read_Fifo_Out[9]} {example_top/Read_Fifo_Out[10]} {example_top/Read_Fifo_Out[11]} {example_top/Read_Fifo_Out[12]} {example_top/Read_Fifo_Out[13]} {example_top/Read_Fifo_Out[14]} {example_top/Read_Fifo_Out[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 29 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {example_top/app_addr[0]} {example_top/app_addr[1]} {example_top/app_addr[2]} {example_top/app_addr[3]} {example_top/app_addr[4]} {example_top/app_addr[5]} {example_top/app_addr[6]} {example_top/app_addr[7]} {example_top/app_addr[8]} {example_top/app_addr[9]} {example_top/app_addr[10]} {example_top/app_addr[11]} {example_top/app_addr[12]} {example_top/app_addr[13]} {example_top/app_addr[14]} {example_top/app_addr[15]} {example_top/app_addr[16]} {example_top/app_addr[17]} {example_top/app_addr[18]} {example_top/app_addr[19]} {example_top/app_addr[20]} {example_top/app_addr[21]} {example_top/app_addr[22]} {example_top/app_addr[23]} {example_top/app_addr[24]} {example_top/app_addr[25]} {example_top/app_addr[26]} {example_top/app_addr[27]} {example_top/app_addr[28]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {example_top/state[0]} {example_top/state[1]} {example_top/state[2]} {example_top/state[3]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_clk_out2]
