============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 27 2023  07:51:10 pm
  Module:                 booth_radix4_multiplier
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (294 ps) Late External Delay Assertion at pin PP1[34]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     340                  
             Slack:=     294                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1308_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1249/z (u)     in_0->z R     unmapped_nand2         1  1.1     0    16     844    (-,-) 
  g11790/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     860    (-,-) 
  g10893/z                                (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     873    (-,-) 
  PP1[34]                                 -       -       R     (port)                 -    -     -     0     873    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (294 ps) Late External Delay Assertion at pin PP14[60]
          Group: I2O
     Startpoint: (R) B[27]
          Clock: (R) VCLK
       Endpoint: (R) PP14[60]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     339                  
             Slack:=     294                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_36_1   
  output_delay             133             counter.sdc_line_14_2114_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[27]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3816/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3817/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3813/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3800/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3644/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1448/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1423/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1407/z (u)     in_0->z R     unmapped_or2           7  7.7     0    26     716    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1381/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     737    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1367/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     760    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1332/z (u)     in_1->z R     unmapped_or2          10 11.0     0    29     789    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1264/z (u)     in_0->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1294/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1296/z (u)     in_0->z R     unmapped_nand2         1  1.1     0    16     844    (-,-) 
  g11895/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     860    (-,-) 
  g11056/z                                  (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     872    (-,-) 
  PP14[60]                                  -       -       R     (port)                 -    -     -     0     872    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (296 ps) Late External Delay Assertion at pin PP1[33]
          Group: I2O
     Startpoint: (F) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     337                  
             Slack:=     296                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1309_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       F     (arrival)              8  8.0     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z R     unmapped_nand2        33 36.3     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z F     unmapped_or2           3  3.0     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z F     unmapped_or2           1  1.0     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z F     unmapped_or2           8  8.0     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z F     unmapped_or2           4  4.0     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z F     unmapped_or2          18 18.0     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z F     unmapped_or2           4  4.0     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1220/z (u)     in_0->z F     unmapped_or2           2  2.0     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1245/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     825    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1246/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     842    (-,-) 
  g11706/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     858    (-,-) 
  g9768/z                                 (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP1[33]                                 -       -       R     (port)                 -    -     -     0     870    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (297 ps) Late External Delay Assertion at pin PP14[53]
          Group: I2O
     Startpoint: (F) B[27]
          Clock: (R) VCLK
       Endpoint: (R) PP14[53]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     337                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_36_1   
  output_delay             133             counter.sdc_line_14_2121_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[27]                                     (u)     -       F     (arrival)              9  9.0     0     0     533    (-,-) 
  g3816/z                                   (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g3817/z                                   (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     566    (-,-) 
  g3813/z                                   (u)     in_0->z R     unmapped_nand2        33 36.3     0    42     608    (-,-) 
  g3800/z                                   (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g3644/z                                   (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     646    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1448/z (u)     in_0->z F     unmapped_or2           3  3.0     0    21     667    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1423/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     690    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1407/z (u)     in_0->z F     unmapped_or2           7  7.0     0    26     716    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1381/z (u)     in_1->z F     unmapped_or2           3  3.0     0    21     737    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1367/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     760    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1332/z (u)     in_1->z F     unmapped_or2          10 10.0     0    29     789    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1321/z (u)     in_1->z F     unmapped_or2           2  2.0     0    19     808    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1298/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     825    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1299/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11693/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     858    (-,-) 
  g9760/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP14[53]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (297 ps) Late External Delay Assertion at pin PP14[54]
          Group: I2O
     Startpoint: (F) B[27]
          Clock: (R) VCLK
       Endpoint: (R) PP14[54]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     337                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_36_1   
  output_delay             133             counter.sdc_line_14_2120_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[27]                                     (u)     -       F     (arrival)              9  9.0     0     0     533    (-,-) 
  g3816/z                                   (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g3817/z                                   (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     566    (-,-) 
  g3813/z                                   (u)     in_0->z R     unmapped_nand2        33 36.3     0    42     608    (-,-) 
  g3800/z                                   (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g3644/z                                   (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     646    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1448/z (u)     in_0->z F     unmapped_or2           3  3.0     0    21     667    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1423/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     690    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1407/z (u)     in_0->z F     unmapped_or2           7  7.0     0    26     716    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1381/z (u)     in_1->z F     unmapped_or2           3  3.0     0    21     737    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1367/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     760    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1332/z (u)     in_1->z F     unmapped_or2          10 10.0     0    29     789    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1320/z (u)     in_1->z F     unmapped_or2           2  2.0     0    19     808    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1304/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     825    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1305/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11696/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     858    (-,-) 
  g9761/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP14[54]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (297 ps) Late External Delay Assertion at pin PP14[55]
          Group: I2O
     Startpoint: (F) B[27]
          Clock: (R) VCLK
       Endpoint: (R) PP14[55]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     337                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_36_1   
  output_delay             133             counter.sdc_line_14_2119_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[27]                                     (u)     -       F     (arrival)              9  9.0     0     0     533    (-,-) 
  g3816/z                                   (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g3817/z                                   (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     566    (-,-) 
  g3813/z                                   (u)     in_0->z R     unmapped_nand2        33 36.3     0    42     608    (-,-) 
  g3800/z                                   (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g3644/z                                   (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     646    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1448/z (u)     in_0->z F     unmapped_or2           3  3.0     0    21     667    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1423/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     690    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1407/z (u)     in_0->z F     unmapped_or2           7  7.0     0    26     716    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1381/z (u)     in_1->z F     unmapped_or2           3  3.0     0    21     737    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1367/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     760    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1332/z (u)     in_1->z F     unmapped_or2          10 10.0     0    29     789    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1319/z (u)     in_1->z F     unmapped_or2           2  2.0     0    19     808    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1310/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     825    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1311/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11980/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     858    (-,-) 
  g9940/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP14[55]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (297 ps) Late External Delay Assertion at pin PP14[56]
          Group: I2O
     Startpoint: (F) B[27]
          Clock: (R) VCLK
       Endpoint: (R) PP14[56]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     337                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_36_1   
  output_delay             133             counter.sdc_line_14_2118_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[27]                                     (u)     -       F     (arrival)              9  9.0     0     0     533    (-,-) 
  g3816/z                                   (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g3817/z                                   (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     566    (-,-) 
  g3813/z                                   (u)     in_0->z R     unmapped_nand2        33 36.3     0    42     608    (-,-) 
  g3800/z                                   (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g3644/z                                   (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     646    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1448/z (u)     in_0->z F     unmapped_or2           3  3.0     0    21     667    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1423/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     690    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1407/z (u)     in_0->z F     unmapped_or2           7  7.0     0    26     716    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1381/z (u)     in_1->z F     unmapped_or2           3  3.0     0    21     737    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1367/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     760    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1332/z (u)     in_1->z F     unmapped_or2          10 10.0     0    29     789    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1318/z (u)     in_1->z F     unmapped_or2           2  2.0     0    19     808    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1316/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     825    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1317/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11699/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     858    (-,-) 
  g9763/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP14[56]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (297 ps) Late External Delay Assertion at pin PP14[57]
          Group: I2O
     Startpoint: (F) B[27]
          Clock: (R) VCLK
       Endpoint: (R) PP14[57]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     337                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_36_1   
  output_delay             133             counter.sdc_line_14_2117_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[27]                                     (u)     -       F     (arrival)              9  9.0     0     0     533    (-,-) 
  g3816/z                                   (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g3817/z                                   (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     566    (-,-) 
  g3813/z                                   (u)     in_0->z R     unmapped_nand2        33 36.3     0    42     608    (-,-) 
  g3800/z                                   (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g3644/z                                   (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     646    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1448/z (u)     in_0->z F     unmapped_or2           3  3.0     0    21     667    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1423/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     690    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1407/z (u)     in_0->z F     unmapped_or2           7  7.0     0    26     716    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1381/z (u)     in_1->z F     unmapped_or2           3  3.0     0    21     737    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1367/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     760    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1332/z (u)     in_1->z F     unmapped_or2          10 10.0     0    29     789    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1261/z (u)     in_0->z F     unmapped_or2           2  2.0     0    19     808    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1313/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     825    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1314/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11700/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     858    (-,-) 
  g9764/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP14[57]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (297 ps) Late External Delay Assertion at pin PP14[58]
          Group: I2O
     Startpoint: (F) B[27]
          Clock: (R) VCLK
       Endpoint: (R) PP14[58]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     337                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_36_1   
  output_delay             133             counter.sdc_line_14_2116_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[27]                                     (u)     -       F     (arrival)              9  9.0     0     0     533    (-,-) 
  g3816/z                                   (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g3817/z                                   (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     566    (-,-) 
  g3813/z                                   (u)     in_0->z R     unmapped_nand2        33 36.3     0    42     608    (-,-) 
  g3800/z                                   (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g3644/z                                   (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     646    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1448/z (u)     in_0->z F     unmapped_or2           3  3.0     0    21     667    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1423/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     690    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1407/z (u)     in_0->z F     unmapped_or2           7  7.0     0    26     716    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1381/z (u)     in_1->z F     unmapped_or2           3  3.0     0    21     737    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1367/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     760    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1332/z (u)     in_1->z F     unmapped_or2          10 10.0     0    29     789    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1262/z (u)     in_0->z F     unmapped_or2           2  2.0     0    19     808    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1307/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     825    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1308/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11702/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     858    (-,-) 
  g9765/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP14[58]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (297 ps) Late External Delay Assertion at pin PP14[59]
          Group: I2O
     Startpoint: (F) B[27]
          Clock: (R) VCLK
       Endpoint: (R) PP14[59]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     337                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_36_1   
  output_delay             133             counter.sdc_line_14_2115_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[27]                                     (u)     -       F     (arrival)              9  9.0     0     0     533    (-,-) 
  g3816/z                                   (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g3817/z                                   (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     566    (-,-) 
  g3813/z                                   (u)     in_0->z R     unmapped_nand2        33 36.3     0    42     608    (-,-) 
  g3800/z                                   (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g3644/z                                   (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     646    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1448/z (u)     in_0->z F     unmapped_or2           3  3.0     0    21     667    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1423/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     690    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1407/z (u)     in_0->z F     unmapped_or2           7  7.0     0    26     716    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1381/z (u)     in_1->z F     unmapped_or2           3  3.0     0    21     737    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1367/z (u)     in_0->z F     unmapped_or2           5  5.0     0    24     760    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1332/z (u)     in_1->z F     unmapped_or2          10 10.0     0    29     789    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1263/z (u)     in_0->z F     unmapped_or2           2  2.0     0    19     808    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1301/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     825    (-,-) 
  minus_40_46_I15_Y_minus_39_46_I15/g1302/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11985/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     858    (-,-) 
  g9943/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP14[59]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (297 ps) Late External Delay Assertion at pin PP15[52]
          Group: I2O
     Startpoint: (R) B[29]
          Clock: (R) VCLK
       Endpoint: (R) PP15[52]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2186_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[29]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3714/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3715/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3711/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3702/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3641/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1477/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1461/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1431/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     714    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1418/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     735    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1395/z (u)     in_0->z R     unmapped_or2           4  4.4     0    22     757    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1355/z (u)     in_1->z R     unmapped_or2          14 15.4     0    32     789    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1337/z (u)     in_0->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1293/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     824    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1294/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11894/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g9622/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP15[52]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (297 ps) Late External Delay Assertion at pin PP15[53]
          Group: I2O
     Startpoint: (R) B[29]
          Clock: (R) VCLK
       Endpoint: (R) PP15[53]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2185_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[29]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3714/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3715/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3711/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3702/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3641/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1477/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1461/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1431/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     714    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1418/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     735    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1395/z (u)     in_0->z R     unmapped_or2           4  4.4     0    22     757    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1355/z (u)     in_1->z R     unmapped_or2          14 15.4     0    32     789    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1346/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1314/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     824    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1315/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11898/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g9621/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP15[53]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (297 ps) Late External Delay Assertion at pin PP15[54]
          Group: I2O
     Startpoint: (R) B[29]
          Clock: (R) VCLK
       Endpoint: (R) PP15[54]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2184_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[29]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3714/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3715/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3711/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3702/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3641/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1477/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1461/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1431/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     714    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1418/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     735    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1395/z (u)     in_0->z R     unmapped_or2           4  4.4     0    22     757    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1355/z (u)     in_1->z R     unmapped_or2          14 15.4     0    32     789    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1345/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1311/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     824    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1312/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11906/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g9619/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP15[54]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (297 ps) Late External Delay Assertion at pin PP15[55]
          Group: I2O
     Startpoint: (R) B[29]
          Clock: (R) VCLK
       Endpoint: (R) PP15[55]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2183_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[29]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3714/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3715/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3711/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3702/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3641/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1477/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1461/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1431/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     714    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1418/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     735    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1395/z (u)     in_0->z R     unmapped_or2           4  4.4     0    22     757    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1355/z (u)     in_1->z R     unmapped_or2          14 15.4     0    32     789    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1344/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1308/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     824    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1309/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11910/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g9618/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP15[55]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (297 ps) Late External Delay Assertion at pin PP15[56]
          Group: I2O
     Startpoint: (R) B[29]
          Clock: (R) VCLK
       Endpoint: (R) PP15[56]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2182_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[29]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3714/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3715/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3711/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3702/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3641/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1477/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1461/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1431/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     714    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1418/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     735    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1395/z (u)     in_0->z R     unmapped_or2           4  4.4     0    22     757    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1355/z (u)     in_1->z R     unmapped_or2          14 15.4     0    32     789    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1343/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1305/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     824    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1306/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11922/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g9615/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP15[56]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (297 ps) Late External Delay Assertion at pin PP15[57]
          Group: I2O
     Startpoint: (R) B[29]
          Clock: (R) VCLK
       Endpoint: (R) PP15[57]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2181_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[29]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3714/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3715/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3711/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3702/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3641/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1477/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1461/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1431/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     714    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1418/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     735    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1395/z (u)     in_0->z R     unmapped_or2           4  4.4     0    22     757    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1355/z (u)     in_1->z R     unmapped_or2          14 15.4     0    32     789    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1353/z (u)     in_0->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1335/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     824    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1336/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11926/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g9614/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP15[57]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (297 ps) Late External Delay Assertion at pin PP15[58]
          Group: I2O
     Startpoint: (R) B[29]
          Clock: (R) VCLK
       Endpoint: (R) PP15[58]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2180_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[29]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3714/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3715/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3711/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3702/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3641/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1477/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1461/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1431/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     714    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1418/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     735    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1395/z (u)     in_0->z R     unmapped_or2           4  4.4     0    22     757    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1355/z (u)     in_1->z R     unmapped_or2          14 15.4     0    32     789    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1352/z (u)     in_0->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1332/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     824    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1333/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11934/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g9612/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP15[58]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (297 ps) Late External Delay Assertion at pin PP15[59]
          Group: I2O
     Startpoint: (R) B[29]
          Clock: (R) VCLK
       Endpoint: (R) PP15[59]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2179_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[29]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3714/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3715/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3711/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3702/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3641/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1477/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1461/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1431/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     714    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1418/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     735    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1395/z (u)     in_0->z R     unmapped_or2           4  4.4     0    22     757    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1355/z (u)     in_1->z R     unmapped_or2          14 15.4     0    32     789    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1351/z (u)     in_0->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1329/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     824    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1330/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11938/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g9611/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP15[59]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (297 ps) Late External Delay Assertion at pin PP15[60]
          Group: I2O
     Startpoint: (R) B[29]
          Clock: (R) VCLK
       Endpoint: (R) PP15[60]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2178_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[29]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3714/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3715/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3711/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3702/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3641/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1477/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1461/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1431/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     714    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1418/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     735    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1395/z (u)     in_0->z R     unmapped_or2           4  4.4     0    22     757    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1355/z (u)     in_1->z R     unmapped_or2          14 15.4     0    32     789    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1350/z (u)     in_0->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1326/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     824    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1327/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11950/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g9608/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP15[60]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (297 ps) Late External Delay Assertion at pin PP15[61]
          Group: I2O
     Startpoint: (R) B[29]
          Clock: (R) VCLK
       Endpoint: (R) PP15[61]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2177_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[29]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3714/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3715/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3711/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3702/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3641/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1477/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1461/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1431/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     714    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1418/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     735    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1395/z (u)     in_0->z R     unmapped_or2           4  4.4     0    22     757    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1355/z (u)     in_1->z R     unmapped_or2          14 15.4     0    32     789    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1349/z (u)     in_0->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1323/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     824    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1324/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11958/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g9606/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     870    (-,-) 
  PP15[61]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (297 ps) Late External Delay Assertion at pin PP15[62]
          Group: I2O
     Startpoint: (R) B[29]
          Clock: (R) VCLK
       Endpoint: (R) PP15[62]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2176_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[29]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3714/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3715/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3711/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3702/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3641/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1477/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1461/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1431/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     714    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1418/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     735    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1395/z (u)     in_0->z R     unmapped_or2           4  4.4     0    22     757    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1355/z (u)     in_1->z R     unmapped_or2          14 15.4     0    32     789    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1347/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     805    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1317/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     824    (-,-) 
  minus_40_46_I16_Y_minus_39_46_I16/g1321/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     841    (-,-) 
  g11943/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g10966/z                                  (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     870    (-,-) 
  PP15[62]                                  -       -       R     (port)                 -    -     -     0     870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (298 ps) Late External Delay Assertion at pin PP13[57]
          Group: I2O
     Startpoint: (R) B[25]
          Clock: (R) VCLK
       Endpoint: (R) PP13[57]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     298                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_38_1   
  output_delay             133             counter.sdc_line_14_2053_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[25]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3918/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3919/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3915/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3898/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3832/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1447/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1426/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1396/z (u)     in_0->z R     unmapped_or2           7  7.7     0    26     716    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1386/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     737    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1369/z (u)     in_0->z R     unmapped_or2           9  9.9     0    28     765    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1319/z (u)     in_1->z R     unmapped_or2           5  5.5     0    24     788    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1295/z (u)     in_0->z R     unmapped_or2           2  2.2     0    19     807    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1275/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     824    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1276/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     840    (-,-) 
  g11747/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g9795/z                                   (u)     in_1->z R     unmapped_complex2      1  0.0     0    12     869    (-,-) 
  PP13[57]                                  -       -       R     (port)                 -    -     -     0     869    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (298 ps) Late External Delay Assertion at pin PP13[58]
          Group: I2O
     Startpoint: (R) B[25]
          Clock: (R) VCLK
       Endpoint: (R) PP13[58]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     336                  
             Slack:=     298                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_38_1   
  output_delay             133             counter.sdc_line_14_2052_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[25]                                     (u)     -       R     (arrival)              9  9.9     0     0     533    (-,-) 
  g3918/z                                   (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g3919/z                                   (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g3915/z                                   (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g3898/z                                   (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g3832/z                                   (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1447/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1426/z (u)     in_0->z R     unmapped_or2           5  5.5     0    24     690    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1396/z (u)     in_0->z R     unmapped_or2           7  7.7     0    26     716    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1386/z (u)     in_1->z R     unmapped_or2           3  3.3     0    21     737    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1369/z (u)     in_0->z R     unmapped_or2           9  9.9     0    28     765    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1319/z (u)     in_1->z R     unmapped_or2           5  5.5     0    24     788    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1297/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     805    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1269/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     824    (-,-) 
  minus_40_46_I14_Y_minus_39_46_I14/g1273/z (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     840    (-,-) 
  g11983/z                                  (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     857    (-,-) 
  g10891/z                                  (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     869    (-,-) 
  PP13[58]                                  -       -       R     (port)                 -    -     -     0     869    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (301 ps) Late External Delay Assertion at pin PP1[35]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[35]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1307_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[35]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (301 ps) Late External Delay Assertion at pin PP1[36]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[36]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1306_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[36]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (301 ps) Late External Delay Assertion at pin PP1[37]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[37]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1305_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[37]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (301 ps) Late External Delay Assertion at pin PP1[38]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[38]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1304_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[38]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (301 ps) Late External Delay Assertion at pin PP1[39]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[39]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1303_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[39]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (301 ps) Late External Delay Assertion at pin PP1[40]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[40]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1302_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[40]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (301 ps) Late External Delay Assertion at pin PP1[41]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[41]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1301_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[41]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (301 ps) Late External Delay Assertion at pin PP1[42]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1300_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[42]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (301 ps) Late External Delay Assertion at pin PP1[43]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1299_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[43]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (301 ps) Late External Delay Assertion at pin PP1[44]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[44]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1298_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[44]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (301 ps) Late External Delay Assertion at pin PP1[45]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[45]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1297_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[45]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (301 ps) Late External Delay Assertion at pin PP1[46]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[46]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1296_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[46]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (301 ps) Late External Delay Assertion at pin PP1[47]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1295_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[47]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (301 ps) Late External Delay Assertion at pin PP1[48]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[48]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1294_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[48]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (301 ps) Late External Delay Assertion at pin PP1[49]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[49]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1293_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[49]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (301 ps) Late External Delay Assertion at pin PP1[50]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[50]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1292_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[50]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (301 ps) Late External Delay Assertion at pin PP1[51]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[51]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1291_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[51]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (301 ps) Late External Delay Assertion at pin PP1[52]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[52]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1290_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[52]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (301 ps) Late External Delay Assertion at pin PP1[53]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[53]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1289_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[53]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (301 ps) Late External Delay Assertion at pin PP1[54]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[54]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1288_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[54]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (301 ps) Late External Delay Assertion at pin PP1[55]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[55]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1287_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[55]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (301 ps) Late External Delay Assertion at pin PP1[56]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[56]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1286_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[56]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (301 ps) Late External Delay Assertion at pin PP1[57]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[57]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1285_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[57]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (301 ps) Late External Delay Assertion at pin PP1[58]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[58]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1284_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[58]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (301 ps) Late External Delay Assertion at pin PP1[59]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[59]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1283_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[59]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (301 ps) Late External Delay Assertion at pin PP1[60]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[60]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1282_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[60]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (301 ps) Late External Delay Assertion at pin PP1[61]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[61]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     333                  
             Slack:=     301                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1281_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[1]                                    (u)     -       R     (arrival)              8  8.8     0     0     533    (-,-) 
  g5166/z                                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g5167/z                                 (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     566    (-,-) 
  g5163/z                                 (u)     in_0->z F     unmapped_nand2        33 33.0     0    42     608    (-,-) 
  g5154/z                                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g5095/z                                 (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     646    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1387/z (u)     in_0->z R     unmapped_or2           3  3.3     0    21     667    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1366/z (u)     in_0->z R     unmapped_or2           1  1.1     0    16     684    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1364/z (u)     in_1->z R     unmapped_or2           8  8.8     0    27     711    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1189/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     733    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1243/z (u)     in_0->z R     unmapped_or2          18 19.8     0    35     768    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1211/z (u)     in_1->z R     unmapped_or2           4  4.4     0    22     790    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1222/z (u)     in_1->z R     unmapped_or2           2  2.2     0    19     808    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1250/z (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     827    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2/g1405/z (u)     in_0->z R     unmapped_not           1  1.1     0    10     837    (-,-) 
  g11782/z                                (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     854    (-,-) 
  g10879/z                                (u)     in_1->z R     unmapped_nand2        29  0.0     0    12     866    (-,-) 
  PP1[61]                                 -       -       R     (port)                 -    -     -     0     866    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

