Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 18 11:12:09 2019
| Host         : daniel-XPS-15-9570 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file CONTROLLER_control_sets_placed.rpt
| Design       : CONTROLLER
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |   155 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           16 |
|      4 |            5 |
|      8 |            7 |
|     12 |            3 |
|     13 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |             119 |           38 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|      Clock Signal     |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG        | SPI/URECI/shift[10]_i_1_n_0       |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[8]_i_1_n_0        |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[7]_i_1_n_0        |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[6]_i_1_n_0        |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[5]_i_1_n_0        |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[4]_i_1_n_0        |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[3]_i_1_n_0        |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[2]_i_1_n_0        |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[1]_i_1_n_0        |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[15]_i_1_n_0       |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[14]_i_1_n_0       |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[13]_i_1_n_0       |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[12]_i_1_n_0       |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[11]_i_1_n_0       |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/URECI/shift[9]_i_1_n_0        |                                   |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/UTRNS/miso_i_1_n_0            | SPI/UTRNS/state_spi               |                1 |              1 |
|  clk_IBUF_BUFG        | SPI/w_shift[15]_i_1_n_0           | SPI/w_shift[3]_i_1_n_0            |                1 |              4 |
|  clk_IBUF_BUFG        | w_data_too_spitop                 |                                   |                1 |              4 |
|  clk_IBUF_BUFG        | SPI/URECI/index[3]_i_1_n_0        |                                   |                1 |              4 |
|  clk_IBUF_BUFG        | SPI/w_cs_data[3]_i_1_n_0          |                                   |                2 |              4 |
|  clk_IBUF_BUFG        | SPI/UTRNS/index[3]_i_1__0_n_0     |                                   |                1 |              4 |
|  ready                |                                   |                                   |                2 |              8 |
|  clk_IBUF_BUFG        | w_data_too_spitop                 | w_data_too_spitop[15]_i_1_n_0     |                2 |              8 |
|  clk_IBUF_BUFG        | w_set_pwm1[7]_i_1_n_0             |                                   |                2 |              8 |
|  clk_IBUF_BUFG        | w_set_pwm2[7]_i_1_n_0             |                                   |                1 |              8 |
|  w_ready_pwm1_reg_n_0 |                                   |                                   |                2 |              8 |
|  PWM_2/UT/I40         |                                   |                                   |                3 |              8 |
|  PWM_1/UT/CLK         |                                   |                                   |                3 |              8 |
|  clk_IBUF_BUFG        | SPI/w_shift[15]_i_1_n_0           |                                   |                3 |             12 |
|  clk_IBUF_BUFG        | w_shift[15]_i_1__0_n_0            |                                   |                2 |             12 |
|  clk_IBUF_BUFG        | SPI/data_controller_o[15]_i_2_n_0 | SPI/data_controller_o[15]_i_1_n_0 |                2 |             12 |
|  clk_IBUF_BUFG        |                                   | PWM_1/UT/temporal                 |                4 |             13 |
|  clk_IBUF_BUFG        |                                   | PWM_2/UT/temporal                 |                4 |             13 |
|  clk_IBUF_BUFG        | SPI/UTRNS/shift[15]_i_1__0_n_0    |                                   |                3 |             16 |
|  clk_IBUF_BUFG        | SPI/w_trns_data[15]_i_1_n_0       |                                   |                4 |             16 |
|  clk_IBUF_BUFG        | SPI/URECI/data[15]_i_1_n_0        |                                   |                3 |             16 |
|  clk_IBUF_BUFG        |                                   |                                   |               11 |             27 |
+-----------------------+-----------------------------------+-----------------------------------+------------------+----------------+


