// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _decision_function_40_HH_
#define _decision_function_40_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "my_prj_acceleratobkb_x17.h"

namespace ap_rtl {

struct decision_function_40 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > x_V_address0;
    sc_out< sc_logic > x_V_ce0;
    sc_in< sc_lv<12> > x_V_q0;
    sc_out< sc_lv<4> > x_V_address1;
    sc_out< sc_logic > x_V_ce1;
    sc_in< sc_lv<12> > x_V_q1;
    sc_out< sc_lv<12> > ap_return;
    sc_signal< sc_lv<12> > ap_var_for_const0;
    sc_signal< sc_lv<12> > ap_var_for_const1;
    sc_signal< sc_lv<12> > ap_var_for_const2;
    sc_signal< sc_lv<12> > ap_var_for_const3;
    sc_signal< sc_lv<12> > ap_var_for_const4;
    sc_signal< sc_lv<12> > ap_var_for_const5;
    sc_signal< sc_lv<12> > ap_var_for_const6;


    // Module declarations
    decision_function_40(sc_module_name name);
    SC_HAS_PROCESS(decision_function_40);

    ~decision_function_40();

    sc_trace_file* mVcdFile;

    my_prj_acceleratobkb_x17<1,1,12,12,12,12,12,12,12,12,3,12>* my_prj_acceleratobkb_x17_U130;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln1497_fu_140_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_reg_353;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln1497_1_fu_146_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_1_reg_363;
    sc_signal< sc_lv<1> > icmp_ln1497_2_fu_152_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_2_reg_379;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln1497_5_fu_158_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_5_reg_384;
    sc_signal< sc_lv<1> > icmp_ln1497_8_fu_164_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_8_reg_399;
    sc_signal< sc_lv<1> > icmp_ln1497_9_fu_170_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_9_reg_405;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<1> > and_ln73_fu_182_p2;
    sc_signal< sc_lv<1> > xor_ln75_fu_191_p2;
    sc_signal< sc_lv<1> > and_ln73_187_fu_196_p2;
    sc_signal< sc_lv<1> > xor_ln75_71_fu_206_p2;
    sc_signal< sc_lv<1> > and_ln73_184_fu_211_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_12_fu_176_p2;
    sc_signal< sc_lv<1> > and_ln73_188_fu_226_p2;
    sc_signal< sc_lv<1> > xor_ln75_72_fu_221_p2;
    sc_signal< sc_lv<1> > and_ln73_183_fu_201_p2;
    sc_signal< sc_lv<1> > and_ln73_185_fu_216_p2;
    sc_signal< sc_lv<1> > or_ln88_109_fu_249_p2;
    sc_signal< sc_lv<1> > and_ln73_186_fu_232_p2;
    sc_signal< sc_lv<1> > and_ln73_182_fu_186_p2;
    sc_signal< sc_lv<1> > xor_ln89_fu_260_p2;
    sc_signal< sc_lv<2> > zext_ln89_fu_266_p1;
    sc_signal< sc_lv<1> > or_ln88_fu_238_p2;
    sc_signal< sc_lv<2> > select_ln89_fu_270_p3;
    sc_signal< sc_lv<2> > select_ln89_184_fu_278_p3;
    sc_signal< sc_lv<3> > zext_ln89_36_fu_286_p1;
    sc_signal< sc_lv<1> > or_ln88_108_fu_244_p2;
    sc_signal< sc_lv<3> > select_ln89_185_fu_290_p3;
    sc_signal< sc_lv<3> > select_ln89_186_fu_297_p3;
    sc_signal< sc_lv<1> > or_ln88_110_fu_254_p2;
    sc_signal< sc_lv<3> > select_ln89_187_fu_305_p3;
    sc_signal< sc_lv<3> > tmp_fu_321_p9;
    sc_signal< sc_lv<12> > tmp_fu_321_p10;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0_1to1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage3;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<12> ap_const_lv12_101;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<12> ap_const_lv12_701;
    static const sc_lv<12> ap_const_lv12_370;
    static const sc_lv<12> ap_const_lv12_E81;
    static const sc_lv<12> ap_const_lv12_D01;
    static const sc_lv<12> ap_const_lv12_D81;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<12> ap_const_lv12_FE5;
    static const sc_lv<12> ap_const_lv12_FDF;
    static const sc_lv<12> ap_const_lv12_FE9;
    static const sc_lv<12> ap_const_lv12_61;
    static const sc_lv<12> ap_const_lv12_14;
    static const sc_lv<12> ap_const_lv12_FF5;
    static const sc_lv<12> ap_const_lv12_FE6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_and_ln73_182_fu_186_p2();
    void thread_and_ln73_183_fu_201_p2();
    void thread_and_ln73_184_fu_211_p2();
    void thread_and_ln73_185_fu_216_p2();
    void thread_and_ln73_186_fu_232_p2();
    void thread_and_ln73_187_fu_196_p2();
    void thread_and_ln73_188_fu_226_p2();
    void thread_and_ln73_fu_182_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_idle_pp0_1to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_icmp_ln1497_12_fu_176_p2();
    void thread_icmp_ln1497_1_fu_146_p2();
    void thread_icmp_ln1497_2_fu_152_p2();
    void thread_icmp_ln1497_5_fu_158_p2();
    void thread_icmp_ln1497_8_fu_164_p2();
    void thread_icmp_ln1497_9_fu_170_p2();
    void thread_icmp_ln1497_fu_140_p2();
    void thread_or_ln88_108_fu_244_p2();
    void thread_or_ln88_109_fu_249_p2();
    void thread_or_ln88_110_fu_254_p2();
    void thread_or_ln88_fu_238_p2();
    void thread_select_ln89_184_fu_278_p3();
    void thread_select_ln89_185_fu_290_p3();
    void thread_select_ln89_186_fu_297_p3();
    void thread_select_ln89_187_fu_305_p3();
    void thread_select_ln89_fu_270_p3();
    void thread_tmp_fu_321_p9();
    void thread_x_V_address0();
    void thread_x_V_address1();
    void thread_x_V_ce0();
    void thread_x_V_ce1();
    void thread_xor_ln75_71_fu_206_p2();
    void thread_xor_ln75_72_fu_221_p2();
    void thread_xor_ln75_fu_191_p2();
    void thread_xor_ln89_fu_260_p2();
    void thread_zext_ln89_36_fu_286_p1();
    void thread_zext_ln89_fu_266_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
