/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  reg [8:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [12:0] celloutsig_0_35z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_57z;
  wire [7:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[15] | in_data[26]);
  assign celloutsig_0_34z = ~(celloutsig_0_10z[0] | celloutsig_0_33z[1]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z | in_data[6]);
  assign celloutsig_1_2z = ~(in_data[107] | in_data[141]);
  assign celloutsig_1_10z = ~(celloutsig_1_0z[3] | celloutsig_1_8z);
  assign celloutsig_0_7z = ~(1'h0 | celloutsig_0_0z);
  assign celloutsig_0_16z = ~(celloutsig_0_1z | celloutsig_0_9z);
  assign celloutsig_0_25z = ~(celloutsig_0_1z | celloutsig_0_23z);
  assign celloutsig_0_30z = ~(celloutsig_0_11z | 1'h0);
  assign celloutsig_1_3z = celloutsig_1_0z[3] ^ celloutsig_1_1z[2];
  assign celloutsig_0_23z = celloutsig_0_0z ^ celloutsig_0_20z[2];
  assign celloutsig_0_5z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_1_12z = celloutsig_1_10z & ~(celloutsig_1_6z[4]);
  assign celloutsig_1_18z = celloutsig_1_8z & ~(celloutsig_1_1z[3]);
  assign celloutsig_0_11z = 1'h0 & ~(celloutsig_0_0z);
  assign celloutsig_0_1z = in_data[20] & ~(celloutsig_0_0z);
  assign celloutsig_0_13z = celloutsig_0_10z[0] & ~(celloutsig_0_10z[1]);
  assign celloutsig_0_17z = celloutsig_0_14z[7] & ~(1'h0);
  assign celloutsig_0_19z = celloutsig_0_9z & ~(celloutsig_0_2z);
  assign celloutsig_0_21z = celloutsig_0_19z & ~(celloutsig_0_13z);
  assign celloutsig_0_26z = celloutsig_0_25z & ~(in_data[42]);
  assign celloutsig_0_28z = celloutsig_0_17z & ~(celloutsig_0_9z);
  assign celloutsig_0_32z = { celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_30z } | in_data[8:6];
  assign celloutsig_1_16z = { celloutsig_1_14z[1:0], celloutsig_1_11z } | { celloutsig_1_5z[7:6], celloutsig_1_6z[13], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_33z = { celloutsig_0_25z, celloutsig_0_24z, 1'h0, celloutsig_0_21z } <<< { 1'h0, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_30z };
  assign celloutsig_1_0z = in_data[179:173] <<< in_data[112:106];
  assign celloutsig_1_1z = celloutsig_1_0z[6:3] <<< in_data[126:123];
  assign celloutsig_1_11z = { celloutsig_1_1z[2:0], celloutsig_1_8z } <<< { celloutsig_1_6z[3:2], celloutsig_1_0z[1], celloutsig_1_2z };
  assign celloutsig_1_17z = celloutsig_1_5z[6:3] <<< { celloutsig_1_16z[3:2], celloutsig_1_3z, 1'h0 };
  assign celloutsig_0_20z = { celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_0z } <<< { celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_35z = { celloutsig_0_29z[0], celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_29z, 1'h0, celloutsig_0_13z, celloutsig_0_20z } >>> { celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_1_5z = { in_data[176:168], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } >>> { in_data[114:111], 1'h0, celloutsig_1_0z };
  assign celloutsig_1_19z = in_data[167:164] >>> celloutsig_1_17z;
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z } >>> { in_data[18:17], celloutsig_0_1z };
  assign celloutsig_0_57z = in_data[82:74] ~^ { celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_47z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_58z = celloutsig_0_35z[9:2] ~^ { celloutsig_0_29z[2], celloutsig_0_34z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_22z };
  assign celloutsig_1_14z = { celloutsig_1_1z[2:1], celloutsig_1_7z } ~^ { in_data[136], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_22z = { in_data[65:64], celloutsig_0_19z } ~^ celloutsig_0_14z[4:2];
  assign celloutsig_0_29z = { celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_7z } ~^ celloutsig_0_10z;
  assign celloutsig_0_47z = ~((celloutsig_0_23z & 1'h0) | celloutsig_0_10z[1]);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[2] & celloutsig_1_0z[3]) | celloutsig_1_6z[8]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z[3] & celloutsig_1_3z) | celloutsig_1_1z[3]);
  assign celloutsig_0_9z = ~((1'h0 & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[14]) | in_data[58]);
  assign celloutsig_0_24z = ~((celloutsig_0_11z & celloutsig_0_13z) | celloutsig_0_7z);
  always_latch
    if (clkin_data[0]) celloutsig_0_14z = 9'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_14z = { celloutsig_0_10z[1:0], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_11z };
  assign { celloutsig_1_6z[19:16], celloutsig_1_6z[13:8], celloutsig_1_6z[6:2], celloutsig_1_6z[0] } = { celloutsig_1_5z[11:8], celloutsig_1_5z[5:0], celloutsig_1_0z[6:2], celloutsig_1_0z[0] } | { celloutsig_1_5z[4:1], celloutsig_1_5z[11:6], celloutsig_1_5z[4:0], celloutsig_1_2z };
  assign { celloutsig_1_6z[15:14], celloutsig_1_6z[7], celloutsig_1_6z[1] } = { celloutsig_1_5z[7:5], celloutsig_1_0z[1] };
  assign { out_data[128], out_data[99:96], out_data[40:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
