#template_tql < $RDI_TEMPLATES/sdx/sdaccel/swhw/template.tql
description: testinfo generated using import_sdx_test.py script
level: 6
owner: vallina
user:
  allowed_test_modes: [sw_emu, hw_emu, hw]
  host_args: {all: kernels.xclbin}
  host_cflags: ' -DDSA64 -DFLOW_HLS_CSIM'
  host_exe: host.exe
  host_src: test-cl.cpp
  kernels:
  - {cflags: ' -I.', file: adder_stage.xo, ksrc: kernels.cl, name: adder_stage, type: C}
  - {cflags: ' -I.', file: output_stage.xo, ksrc: kernels.cl, name: output_stage,
    type: C}
  - {cflags: ' -I.', file: input_stage.xo, ksrc: kernels.cl, name: input_stage, type: C}
  name: 014_multikernel
  xclbins:
  - files: 'input_stage.xo adder_stage.xo output_stage.xo '
    kernels:
    - cus: [input_stage_cu0]
      name: input_stage
      num_cus: 1
    - cus: [output_stage_cu0]
      name: output_stage
      num_cus: 1
    - cus: [adder_stage_cu0]
      name: adder_stage
      num_cus: 1
    lflags: ''
    name: kernels.xclbin
