Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 22 10:07:00 2022
| Host         : kickassWT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BRAM_SPI_wrapper_timing_summary_routed.rpt -rpx BRAM_SPI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BRAM_SPI_wrapper
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.106     -479.612                     68                11954        0.060        0.000                      0                11874      -94.736      -94.736                       1                  4661  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
  clk_main_BRAM_SPI_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_BRAM_SPI_clk_wiz_0_0  {0.000 4.167}        8.333           120.000         
  clk_recv_BRAM_SPI_clk_wiz_0_0  {0.000 12.500}       25.000          40.000          
  clkfbout_BRAM_SPI_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          
clk_in_p                         {0.000 8.334}        16.667          59.999          
  clk_out_clk_wiz_0              {2.083 10.417}       16.667          59.999          
  clk_out_div_clk_wiz_0          {0.000 33.334}       66.668          15.000          
  clkfbout_clk_wiz_0             {0.000 8.334}        16.667          59.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                         3.000        0.000                       0                     2  
  clk_main_BRAM_SPI_clk_wiz_0_0       46.589        0.000                      0                 4419        0.072        0.000                      0                 4419      -94.736      -94.736                       1                  1931  
  clk_out2_BRAM_SPI_clk_wiz_0_0                                                                                                                                                    6.925        0.000                       0                     2  
  clk_recv_BRAM_SPI_clk_wiz_0_0       19.818        0.000                      0                 5574        0.060        0.000                      0                 5574       11.732        0.000                       0                  2036  
  clkfbout_BRAM_SPI_clk_wiz_0_0                                                                                                                                                    2.633        0.000                       0                     3  
clk_in_p                                                                                                                                                                           5.333        0.000                       0                     1  
  clk_out_clk_wiz_0                                                                                                                                                               15.259        0.000                       0                    10  
  clk_out_div_clk_wiz_0               62.822        0.000                      0                 1090        0.106        0.000                      0                 1090       32.692        0.000                       0                   673  
  clkfbout_clk_wiz_0                                                                                                                                                              15.259        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_main_BRAM_SPI_clk_wiz_0_0  clk_recv_BRAM_SPI_clk_wiz_0_0       20.419        0.000                      0                   11        0.190        0.000                      0                   11  
clk_out_div_clk_wiz_0          clk_recv_BRAM_SPI_clk_wiz_0_0        2.898        0.000                      0                   43        0.106        0.000                      0                    3  
clk_main_BRAM_SPI_clk_wiz_0_0  clk_out_div_clk_wiz_0               -8.106     -479.612                     68                   68        1.252        0.000                      0                   68  
clk_recv_BRAM_SPI_clk_wiz_0_0  clk_out_div_clk_wiz_0               24.293        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_main_BRAM_SPI_clk_wiz_0_0  clk_main_BRAM_SPI_clk_wiz_0_0       39.057        0.000                      0                  487        1.820        0.000                      0                  487  
**async_default**              clk_recv_BRAM_SPI_clk_wiz_0_0  clk_recv_BRAM_SPI_clk_wiz_0_0       22.046        0.000                      0                  276        0.329        0.000                      0                  276  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.409         10.000      8.592      BUFGCTRL_X0Y18  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_main_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_main_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       46.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack      -94.736ns,  Total Violation      -94.736ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.589ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.302ns (10.583%)  route 2.552ns (89.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.470     2.904    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X14Y239        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y239        FDRE (Prop_fdre_C_Q)         0.259     3.163 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.649     4.812    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/slv_reg0_reg[0]_0[0]
    SLICE_X31Y269        LUT4 (Prop_lut4_I0_O)        0.043     4.855 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1/O
                         net (fo=32, routed)          0.902     5.758    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1_n_0
    SLICE_X32Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X32Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.151    52.836    
                         clock uncertainty           -0.315    52.521    
    SLICE_X32Y279        FDCE (Setup_fdce_C_CE)      -0.175    52.346    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         52.346    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 46.589    

Slack (MET) :             46.589ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[27]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.302ns (10.583%)  route 2.552ns (89.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.470     2.904    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X14Y239        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y239        FDRE (Prop_fdre_C_Q)         0.259     3.163 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.649     4.812    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/slv_reg0_reg[0]_0[0]
    SLICE_X31Y269        LUT4 (Prop_lut4_I0_O)        0.043     4.855 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1/O
                         net (fo=32, routed)          0.902     5.758    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1_n_0
    SLICE_X32Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X32Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.151    52.836    
                         clock uncertainty           -0.315    52.521    
    SLICE_X32Y279        FDCE (Setup_fdce_C_CE)      -0.175    52.346    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         52.346    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 46.589    

Slack (MET) :             46.589ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.302ns (10.583%)  route 2.552ns (89.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.470     2.904    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X14Y239        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y239        FDRE (Prop_fdre_C_Q)         0.259     3.163 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.649     4.812    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/slv_reg0_reg[0]_0[0]
    SLICE_X31Y269        LUT4 (Prop_lut4_I0_O)        0.043     4.855 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1/O
                         net (fo=32, routed)          0.902     5.758    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1_n_0
    SLICE_X32Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X32Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.151    52.836    
                         clock uncertainty           -0.315    52.521    
    SLICE_X32Y279        FDCE (Setup_fdce_C_CE)      -0.175    52.346    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         52.346    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 46.589    

Slack (MET) :             46.589ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[29]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.302ns (10.583%)  route 2.552ns (89.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.470     2.904    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X14Y239        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y239        FDRE (Prop_fdre_C_Q)         0.259     3.163 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.649     4.812    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/slv_reg0_reg[0]_0[0]
    SLICE_X31Y269        LUT4 (Prop_lut4_I0_O)        0.043     4.855 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1/O
                         net (fo=32, routed)          0.902     5.758    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1_n_0
    SLICE_X32Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X32Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.151    52.836    
                         clock uncertainty           -0.315    52.521    
    SLICE_X32Y279        FDCE (Setup_fdce_C_CE)      -0.175    52.346    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         52.346    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 46.589    

Slack (MET) :             46.677ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[25]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.302ns (11.009%)  route 2.441ns (88.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.470     2.904    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X14Y239        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y239        FDRE (Prop_fdre_C_Q)         0.259     3.163 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.649     4.812    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/slv_reg0_reg[0]_0[0]
    SLICE_X31Y269        LUT4 (Prop_lut4_I0_O)        0.043     4.855 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1/O
                         net (fo=32, routed)          0.792     5.647    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1_n_0
    SLICE_X33Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X33Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.151    52.836    
                         clock uncertainty           -0.315    52.521    
    SLICE_X33Y279        FDCE (Setup_fdce_C_CE)      -0.197    52.324    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         52.324    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                 46.677    

Slack (MET) :             46.677ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[30]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.302ns (11.009%)  route 2.441ns (88.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.470     2.904    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X14Y239        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y239        FDRE (Prop_fdre_C_Q)         0.259     3.163 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.649     4.812    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/slv_reg0_reg[0]_0[0]
    SLICE_X31Y269        LUT4 (Prop_lut4_I0_O)        0.043     4.855 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1/O
                         net (fo=32, routed)          0.792     5.647    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1_n_0
    SLICE_X33Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X33Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.151    52.836    
                         clock uncertainty           -0.315    52.521    
    SLICE_X33Y279        FDCE (Setup_fdce_C_CE)      -0.197    52.324    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         52.324    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                 46.677    

Slack (MET) :             46.677ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.302ns (11.009%)  route 2.441ns (88.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.470     2.904    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X14Y239        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y239        FDRE (Prop_fdre_C_Q)         0.259     3.163 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.649     4.812    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/slv_reg0_reg[0]_0[0]
    SLICE_X31Y269        LUT4 (Prop_lut4_I0_O)        0.043     4.855 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1/O
                         net (fo=32, routed)          0.792     5.647    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1_n_0
    SLICE_X33Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X33Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.151    52.836    
                         clock uncertainty           -0.315    52.521    
    SLICE_X33Y279        FDCE (Setup_fdce_C_CE)      -0.197    52.324    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         52.324    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                 46.677    

Slack (MET) :             46.744ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.302ns (11.293%)  route 2.372ns (88.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 52.683 - 50.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.470     2.904    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X14Y239        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y239        FDRE (Prop_fdre_C_Q)         0.259     3.163 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.649     4.812    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/slv_reg0_reg[0]_0[0]
    SLICE_X31Y269        LUT4 (Prop_lut4_I0_O)        0.043     4.855 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1/O
                         net (fo=32, routed)          0.723     5.578    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1_n_0
    SLICE_X33Y278        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.357    52.683    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X33Y278        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.151    52.834    
                         clock uncertainty           -0.315    52.519    
    SLICE_X33Y278        FDCE (Setup_fdce_C_CE)      -0.197    52.322    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         52.322    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                 46.744    

Slack (MET) :             46.744ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[24]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.302ns (11.293%)  route 2.372ns (88.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 52.683 - 50.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.470     2.904    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X14Y239        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y239        FDRE (Prop_fdre_C_Q)         0.259     3.163 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.649     4.812    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/slv_reg0_reg[0]_0[0]
    SLICE_X31Y269        LUT4 (Prop_lut4_I0_O)        0.043     4.855 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1/O
                         net (fo=32, routed)          0.723     5.578    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1_n_0
    SLICE_X33Y278        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.357    52.683    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X33Y278        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.151    52.834    
                         clock uncertainty           -0.315    52.519    
    SLICE_X33Y278        FDCE (Setup_fdce_C_CE)      -0.197    52.322    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         52.322    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                 46.744    

Slack (MET) :             46.877ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[19]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.302ns (11.779%)  route 2.262ns (88.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 52.683 - 50.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.470     2.904    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X14Y239        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y239        FDRE (Prop_fdre_C_Q)         0.259     3.163 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.649     4.812    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/slv_reg0_reg[0]_0[0]
    SLICE_X31Y269        LUT4 (Prop_lut4_I0_O)        0.043     4.855 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1/O
                         net (fo=32, routed)          0.612     5.468    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1_n_0
    SLICE_X32Y278        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.357    52.683    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X32Y278        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.151    52.834    
                         clock uncertainty           -0.315    52.519    
    SLICE_X32Y278        FDCE (Setup_fdce_C_CE)      -0.175    52.344    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         52.344    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                 46.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.838%)  route 0.105ns (51.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.725     1.478    BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y280        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y280        FDRE (Prop_fdre_C_Q)         0.100     1.578 r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.105     1.683    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X26Y281        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.969     1.770    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y281        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.261     1.509    
    SLICE_X26Y281        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.611    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.893%)  route 0.103ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.814     1.567    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y301        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y301        FDRE (Prop_fdre_C_Q)         0.091     1.658 r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.103     1.761    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][29]
    SLICE_X29Y299        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.981     1.782    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y299        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.096     1.686    
    SLICE_X29Y299        FDRE (Hold_fdre_C_D)         0.002     1.688    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.786%)  route 0.139ns (58.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.726     1.479    BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y281        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y281        FDRE (Prop_fdre_C_Q)         0.100     1.579 r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.139     1.718    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X30Y281        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.971     1.772    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y281        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     1.491    
    SLICE_X30Y281        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.645    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.399%)  route 0.142ns (58.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.728     1.481    BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y283        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y283        FDRE (Prop_fdre_C_Q)         0.100     1.581 r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.142     1.723    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y284        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.974     1.775    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y284        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     1.494    
    SLICE_X30Y284        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.648    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.719%)  route 0.105ns (51.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.726     1.479    BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y281        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y281        FDRE (Prop_fdre_C_Q)         0.100     1.579 r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.105     1.684    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X26Y281        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.969     1.770    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y281        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.261     1.509    
    SLICE_X26Y281        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.608    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.950%)  route 0.104ns (51.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.726     1.479    BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y281        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y281        FDRE (Prop_fdre_C_Q)         0.100     1.579 r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.104     1.683    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X26Y281        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.969     1.770    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y281        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.261     1.509    
    SLICE_X26Y281        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.603    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.577%)  route 0.098ns (49.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.728     1.481    BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y283        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y283        FDRE (Prop_fdre_C_Q)         0.100     1.581 r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.098     1.679    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X30Y284        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.974     1.775    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y284        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.281     1.494    
    SLICE_X30Y284        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.596    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.734     1.487    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y298        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y298        FDRE (Prop_fdre_C_Q)         0.100     1.587 r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.096     1.683    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y299        SRL16E                                       r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.981     1.782    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y299        SRL16E                                       r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.281     1.501    
    SLICE_X30Y299        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.599    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.712     1.465    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X39Y295        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y295        FDRE (Prop_fdre_C_Q)         0.100     1.565 r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.054     1.619    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[7]
    SLICE_X38Y295        LUT5 (Prop_lut5_I2_O)        0.028     1.647 r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.647    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0_n_0
    SLICE_X38Y295        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.958     1.759    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X38Y295        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.283     1.476    
    SLICE_X38Y295        FDRE (Hold_fdre_C_D)         0.087     1.563    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        0.189ns  (logic 0.135ns (71.607%)  route 0.054ns (28.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 51.748 - 50.000 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 51.456 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725    50.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    50.751 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728    51.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    49.755 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972    50.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.753 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.703    51.456    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X33Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y279        FDCE (Prop_fdce_C_Q)         0.107    51.563 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[30]/Q
                         net (fo=1, routed)           0.054    51.617    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/p_0_in[29]
    SLICE_X32Y279        LUT4 (Prop_lut4_I3_O)        0.028    51.645 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    51.645    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[29]_i_1_n_0
    SLICE_X32Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769    50.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    50.799 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980    51.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    49.724 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047    50.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    50.801 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.947    51.748    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X32Y279        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.281    51.467    
    SLICE_X32Y279        FDCE (Hold_fdce_C_D)         0.093    51.560    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                        -51.560    
                         arrival time                          51.645    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_main_BRAM_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         100.000     97.562     IDELAYCTRL_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/delayctrl/REFCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y54     BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y54     BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y55     BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y55     BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y1    BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         100.000     98.929     PLLE2_ADV_X0Y0   BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X36Y286    BRAM_SPI_i/BRAM_CTL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/axi_aresetn_d1_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X36Y286    BRAM_SPI_i/BRAM_CTL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/axi_aresetn_d2_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X39Y274    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[79]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         100.000     -94.736    IDELAYCTRL_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/delayctrl/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0   BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X34Y302    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X34Y302    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X34Y302    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X34Y302    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y299    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y299    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X42Y286    BRAM_SPI_i/proc_sys_reset_m/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X30Y281    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y299    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y299    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X26Y283    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X26Y285    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_out2_BRAM_SPI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_BRAM_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.409         8.333       6.925      BUFGCTRL_X0Y2   BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         8.333       7.263      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.818ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.295ns (28.137%)  route 3.307ns (71.863%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 27.620 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          1.002     5.100    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X17Y248        LUT3 (Prop_lut3_I2_O)        0.050     5.150 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.374     5.524    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X19Y248        LUT5 (Prop_lut5_I0_O)        0.135     5.659 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=9, routed)           0.749     6.408    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X24Y247        LUT4 (Prop_lut4_I2_O)        0.043     6.451 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.442     6.892    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]
    SLICE_X25Y247        LUT6 (Prop_lut6_I1_O)        0.043     6.935 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.446     7.382    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_reg_1
    SLICE_X24Y247        LUT5 (Prop_lut5_I2_O)        0.043     7.425 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.294     7.719    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X24Y247        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.294    27.620    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X24Y247        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.151    27.771    
                         clock uncertainty           -0.216    27.555    
    SLICE_X24Y247        FDPE (Setup_fdpe_C_D)       -0.019    27.536    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         27.536    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                 19.818    

Slack (MET) :             19.824ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.295ns (28.119%)  route 3.310ns (71.881%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 27.620 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          1.002     5.100    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X17Y248        LUT3 (Prop_lut3_I2_O)        0.050     5.150 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.374     5.524    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X19Y248        LUT5 (Prop_lut5_I0_O)        0.135     5.659 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=9, routed)           0.749     6.408    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X24Y247        LUT4 (Prop_lut4_I2_O)        0.043     6.451 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.442     6.892    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]
    SLICE_X25Y247        LUT6 (Prop_lut6_I1_O)        0.043     6.935 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.446     7.382    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_reg_1
    SLICE_X24Y247        LUT5 (Prop_lut5_I2_O)        0.043     7.425 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.297     7.722    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X24Y247        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.294    27.620    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X24Y247        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.151    27.771    
                         clock uncertainty           -0.216    27.555    
    SLICE_X24Y247        FDPE (Setup_fdpe_C_D)       -0.010    27.545    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         27.545    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 19.824    

Slack (MET) :             19.985ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.886ns (45.532%)  route 2.256ns (54.468%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 27.588 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.499     2.933    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y42         RAMB36E1                                     r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y42         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      1.800     4.733 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=1, routed)           0.886     5.619    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_out_1[30]
    SLICE_X23Y212        LUT5 (Prop_lut5_I1_O)        0.043     5.662 r  BRAM_SPI_i/receiver_hw_0/inst/recv/img[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.628     6.290    BRAM_SPI_i/receiver_hw_0/inst/recv/img[30]_INST_0_i_1_n_0
    SLICE_X24Y217        LUT5 (Prop_lut5_I0_O)        0.043     6.333 r  BRAM_SPI_i/receiver_hw_0/inst/recv/img[30]_INST_0/O
                         net (fo=1, routed)           0.742     7.075    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[3]
    RAMB36_X2Y46         RAMB36E1                                     r  BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.262    27.588    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y46         RAMB36E1                                     r  BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.231    27.819    
                         clock uncertainty           -0.216    27.603    
    RAMB36_X2Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    27.060    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                 19.985    

Slack (MET) :             20.089ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/pos_x_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.498ns (12.193%)  route 3.586ns (87.807%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 27.588 - 25.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.453     2.887    BRAM_SPI_i/receiver_hw_0/inst/recv/rd_clk
    SLICE_X28Y230        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/pos_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y230        FDCE (Prop_fdce_C_Q)         0.223     3.110 f  BRAM_SPI_i/receiver_hw_0/inst/recv/pos_x_reg[10]/Q
                         net (fo=14, routed)          0.578     3.688    BRAM_SPI_i/receiver_hw_0/inst/recv/pos_x[10]
    SLICE_X26Y231        LUT2 (Prop_lut2_I0_O)        0.051     3.739 r  BRAM_SPI_i/receiver_hw_0/inst/recv/img[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.329     4.068    BRAM_SPI_i/receiver_hw_0/inst/recv/img[31]_INST_0_i_7_n_0
    SLICE_X31Y231        LUT6 (Prop_lut6_I0_O)        0.138     4.206 r  BRAM_SPI_i/receiver_hw_0/inst/recv/img[31]_INST_0_i_4/O
                         net (fo=34, routed)          1.319     5.526    BRAM_SPI_i/receiver_hw_0/inst/recv/sel0[2]
    SLICE_X23Y211        LUT5 (Prop_lut5_I2_O)        0.043     5.569 r  BRAM_SPI_i/receiver_hw_0/inst/recv/img[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.626     6.195    BRAM_SPI_i/receiver_hw_0/inst/recv/img[28]_INST_0_i_1_n_0
    SLICE_X24Y217        LUT5 (Prop_lut5_I0_O)        0.043     6.238 r  BRAM_SPI_i/receiver_hw_0/inst/recv/img[28]_INST_0/O
                         net (fo=1, routed)           0.733     6.971    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[1]
    RAMB36_X2Y46         RAMB36E1                                     r  BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.262    27.588    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y46         RAMB36E1                                     r  BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.231    27.819    
                         clock uncertainty           -0.216    27.603    
    RAMB36_X2Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    27.060    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                 20.089    

Slack (MET) :             20.134ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.209ns (29.421%)  route 2.900ns (70.579%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 27.625 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          1.002     5.100    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X17Y248        LUT3 (Prop_lut3_I2_O)        0.050     5.150 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.374     5.524    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X19Y248        LUT5 (Prop_lut5_I0_O)        0.135     5.659 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=9, routed)           0.755     6.414    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X24Y248        LUT6 (Prop_lut6_I1_O)        0.043     6.457 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.769     7.226    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X19Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.299    27.625    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X19Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                         clock pessimism              0.151    27.776    
                         clock uncertainty           -0.216    27.560    
    SLICE_X19Y244        FDRE (Setup_fdre_C_CE)      -0.201    27.359    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         27.359    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                 20.134    

Slack (MET) :             20.134ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.209ns (29.421%)  route 2.900ns (70.579%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 27.625 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          1.002     5.100    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X17Y248        LUT3 (Prop_lut3_I2_O)        0.050     5.150 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.374     5.524    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X19Y248        LUT5 (Prop_lut5_I0_O)        0.135     5.659 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=9, routed)           0.755     6.414    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X24Y248        LUT6 (Prop_lut6_I1_O)        0.043     6.457 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.769     7.226    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X19Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.299    27.625    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X19Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                         clock pessimism              0.151    27.776    
                         clock uncertainty           -0.216    27.560    
    SLICE_X19Y244        FDRE (Setup_fdre_C_CE)      -0.201    27.359    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         27.359    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                 20.134    

Slack (MET) :             20.134ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.209ns (29.421%)  route 2.900ns (70.579%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 27.625 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          1.002     5.100    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X17Y248        LUT3 (Prop_lut3_I2_O)        0.050     5.150 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.374     5.524    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X19Y248        LUT5 (Prop_lut5_I0_O)        0.135     5.659 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=9, routed)           0.755     6.414    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X24Y248        LUT6 (Prop_lut6_I1_O)        0.043     6.457 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.769     7.226    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X19Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.299    27.625    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X19Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/C
                         clock pessimism              0.151    27.776    
                         clock uncertainty           -0.216    27.560    
    SLICE_X19Y244        FDRE (Setup_fdre_C_CE)      -0.201    27.359    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]
  -------------------------------------------------------------------
                         required time                         27.359    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                 20.134    

Slack (MET) :             20.134ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.209ns (29.421%)  route 2.900ns (70.579%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 27.625 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          1.002     5.100    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X17Y248        LUT3 (Prop_lut3_I2_O)        0.050     5.150 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.374     5.524    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X19Y248        LUT5 (Prop_lut5_I0_O)        0.135     5.659 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=9, routed)           0.755     6.414    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X24Y248        LUT6 (Prop_lut6_I1_O)        0.043     6.457 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.769     7.226    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X19Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.299    27.625    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X19Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/C
                         clock pessimism              0.151    27.776    
                         clock uncertainty           -0.216    27.560    
    SLICE_X19Y244        FDRE (Setup_fdre_C_CE)      -0.201    27.359    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]
  -------------------------------------------------------------------
                         required time                         27.359    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                 20.134    

Slack (MET) :             20.150ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.886ns (47.417%)  route 2.091ns (52.583%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 27.588 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.499     2.933    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y42         RAMB36E1                                     r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y42         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     4.733 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           0.797     5.529    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_out_1[27]
    SLICE_X24Y214        LUT5 (Prop_lut5_I1_O)        0.043     5.572 r  BRAM_SPI_i/receiver_hw_0/inst/recv/img[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.580     6.152    BRAM_SPI_i/receiver_hw_0/inst/recv/img[27]_INST_0_i_1_n_0
    SLICE_X24Y220        LUT5 (Prop_lut5_I0_O)        0.043     6.195 r  BRAM_SPI_i/receiver_hw_0/inst/recv/img[27]_INST_0/O
                         net (fo=1, routed)           0.715     6.910    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y46         RAMB36E1                                     r  BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.262    27.588    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y46         RAMB36E1                                     r  BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.231    27.819    
                         clock uncertainty           -0.216    27.603    
    RAMB36_X2Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    27.060    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                 20.150    

Slack (MET) :             20.156ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.886ns (47.548%)  route 2.081ns (52.452%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 27.583 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.499     2.933    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y42         RAMB36E1                                     r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y42         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      1.800     4.733 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[21]
                         net (fo=1, routed)           0.972     5.705    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_out_1[5]
    SLICE_X24Y213        LUT5 (Prop_lut5_I1_O)        0.043     5.748 r  BRAM_SPI_i/receiver_hw_0/inst/recv/img[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.488     6.236    BRAM_SPI_i/receiver_hw_0/inst/recv/img[5]_INST_0_i_1_n_0
    SLICE_X24Y220        LUT5 (Prop_lut5_I0_O)        0.043     6.279 r  BRAM_SPI_i/receiver_hw_0/inst/recv/img[5]_INST_0/O
                         net (fo=1, routed)           0.620     6.899    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X2Y45         RAMB36E1                                     r  BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.257    27.583    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y45         RAMB36E1                                     r  BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.231    27.814    
                         clock uncertainty           -0.216    27.598    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.543    27.055    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.055    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 20.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.326ns (77.549%)  route 0.094ns (22.451%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.664     1.417    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X30Y248        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y248        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[0]/Q
                         net (fo=1, routed)           0.094     1.629    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg_n_0_[0]
    SLICE_X31Y248        LUT5 (Prop_lut5_I4_O)        0.028     1.657 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[3]_i_5__0/O
                         net (fo=1, routed)           0.000     1.657    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[3]_i_5__0_n_0
    SLICE_X31Y248        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.771 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.771    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]_i_1__0_n_0
    SLICE_X31Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.796 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.796    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1__0_n_0
    SLICE_X31Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.837 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.837    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]_i_1__0_n_7
    SLICE_X31Y250        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.981     1.782    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X31Y250        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[8]/C
                         clock pessimism             -0.076     1.706    
    SLICE_X31Y250        FDRE (Hold_fdre_C_D)         0.071     1.777    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.734     1.487    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_aclk
    SLICE_X29Y250        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y250        FDRE (Prop_fdre_C_Q)         0.100     1.587 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.094     1.681    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/DIB1
    SLICE_X30Y250        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.981     1.782    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X30Y250        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/CLK
                         clock pessimism             -0.281     1.501    
    SLICE_X30Y250        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.616    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.734     1.487    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_aclk
    SLICE_X29Y252        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y252        FDRE (Prop_fdre_C_Q)         0.100     1.587 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.094     1.681    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/DIB1
    SLICE_X30Y252        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.981     1.782    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X30Y252        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB_D1/CLK
                         clock pessimism             -0.281     1.501    
    SLICE_X30Y252        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.616    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.337ns (78.122%)  route 0.094ns (21.878%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.664     1.417    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X30Y248        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y248        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[0]/Q
                         net (fo=1, routed)           0.094     1.629    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg_n_0_[0]
    SLICE_X31Y248        LUT5 (Prop_lut5_I4_O)        0.028     1.657 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[3]_i_5__0/O
                         net (fo=1, routed)           0.000     1.657    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[3]_i_5__0_n_0
    SLICE_X31Y248        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.771 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.771    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]_i_1__0_n_0
    SLICE_X31Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.796 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.796    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1__0_n_0
    SLICE_X31Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.848 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.848    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]_i_1__0_n_5
    SLICE_X31Y250        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.981     1.782    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X31Y250        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[10]/C
                         clock pessimism             -0.076     1.706    
    SLICE_X31Y250        FDRE (Hold_fdre_C_D)         0.071     1.777    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.917%)  route 0.097ns (45.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.733     1.486    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_aclk
    SLICE_X30Y253        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y253        FDRE (Prop_fdre_C_Q)         0.118     1.604 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.097     1.701    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/DIC0
    SLICE_X30Y254        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.980     1.781    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/WCLK
    SLICE_X30Y254        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMC/CLK
                         clock pessimism             -0.281     1.500    
    SLICE_X30Y254        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.629    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.107ns (44.674%)  route 0.133ns (55.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.713     1.466    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y252        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y252        FDRE (Prop_fdre_C_Q)         0.107     1.573 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.133     1.706    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD4
    SLICE_X36Y251        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.959     1.760    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X36Y251        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.280     1.480    
    SLICE_X36Y251        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.627    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.107ns (44.674%)  route 0.133ns (55.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.713     1.466    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y252        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y252        FDRE (Prop_fdre_C_Q)         0.107     1.573 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.133     1.706    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD4
    SLICE_X36Y251        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.959     1.760    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X36Y251        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.280     1.480    
    SLICE_X36Y251        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.627    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.107ns (44.674%)  route 0.133ns (55.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.713     1.466    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y252        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y252        FDRE (Prop_fdre_C_Q)         0.107     1.573 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.133     1.706    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD4
    SLICE_X36Y251        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.959     1.760    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X36Y251        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.280     1.480    
    SLICE_X36Y251        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.627    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.107ns (44.674%)  route 0.133ns (55.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.713     1.466    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y252        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y252        FDRE (Prop_fdre_C_Q)         0.107     1.573 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.133     1.706    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD4
    SLICE_X36Y251        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.959     1.760    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X36Y251        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.280     1.480    
    SLICE_X36Y251        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.627    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.107ns (44.674%)  route 0.133ns (55.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.713     1.466    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y252        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y252        FDRE (Prop_fdre_C_Q)         0.107     1.573 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.133     1.706    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD4
    SLICE_X36Y251        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.959     1.760    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X36Y251        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.280     1.480    
    SLICE_X36Y251        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.627    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_recv_BRAM_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X1Y46    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X1Y46    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X1Y45    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X1Y45    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X2Y46    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X2Y46    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X0Y42    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X1Y49    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X1Y49    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X1Y43    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y255   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y255   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y255   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y255   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y255   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y255   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y255   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y255   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X30Y251   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X30Y251   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y241   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y241   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y241   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y241   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y241   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y241   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y241   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y241   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y241   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y241   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BRAM_SPI_clk_wiz_0_0
  To Clock:  clkfbout_BRAM_SPI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BRAM_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         50.000      48.592     BUFGCTRL_X0Y3   BRAM_SPI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         16.667      15.596     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.334      MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 2.083 10.417 }
Period(ns):         16.667
Sources:            { BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         16.667      15.259     BUFGCTRL_X0Y17   BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         16.667      15.596     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         16.667      15.597     ILOGIC_X0Y160    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         16.667      15.597     ILOGIC_X0Y160    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         16.667      15.597     ILOGIC_X0Y170    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         16.667      15.597     ILOGIC_X0Y170    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         16.667      15.597     ILOGIC_X0Y190    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         16.667      15.597     ILOGIC_X0Y190    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         16.667      15.597     ILOGIC_X0Y180    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         16.667      15.597     ILOGIC_X0Y180    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].iserdese2_master/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_div_clk_wiz_0
  To Clock:  clk_out_div_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       62.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.692ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.822ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.581ns (16.868%)  route 2.863ns (83.132%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 64.949 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.510    -2.222    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X4Y221         FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y221         FDCE (Prop_fdce_C_Q)         0.259    -1.963 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/Q
                         net (fo=11, routed)          1.521    -0.442    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d[16]
    SLICE_X17Y224        LUT6 (Prop_lut6_I3_O)        0.043    -0.399 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_10/O
                         net (fo=1, routed)           0.000    -0.399    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_10_n_0
    SLICE_X17Y224        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.206 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]_i_3/CO[3]
                         net (fo=4, routed)           0.724     0.518    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos19_out
    SLICE_X13Y221        LUT4 (Prop_lut4_I2_O)        0.043     0.561 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7/O
                         net (fo=3, routed)           0.393     0.954    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7_n_0
    SLICE_X17Y222        LUT6 (Prop_lut6_I4_O)        0.043     0.997 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2/O
                         net (fo=4, routed)           0.226     1.222    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2_n_0
    SLICE_X16Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.284    64.949    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X16Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]/C
                         clock pessimism             -0.605    64.343    
                         clock uncertainty           -0.121    64.222    
    SLICE_X16Y222        FDRE (Setup_fdre_C_CE)      -0.178    64.044    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]
  -------------------------------------------------------------------
                         required time                         64.044    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                 62.822    

Slack (MET) :             62.846ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.581ns (16.980%)  route 2.841ns (83.020%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.717ns = ( 64.951 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.510    -2.222    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X4Y221         FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y221         FDCE (Prop_fdce_C_Q)         0.259    -1.963 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/Q
                         net (fo=11, routed)          1.521    -0.442    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d[16]
    SLICE_X17Y224        LUT6 (Prop_lut6_I3_O)        0.043    -0.399 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_10/O
                         net (fo=1, routed)           0.000    -0.399    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_10_n_0
    SLICE_X17Y224        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.206 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]_i_3/CO[3]
                         net (fo=4, routed)           0.724     0.518    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos19_out
    SLICE_X13Y221        LUT4 (Prop_lut4_I2_O)        0.043     0.561 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7/O
                         net (fo=3, routed)           0.393     0.954    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7_n_0
    SLICE_X17Y222        LUT6 (Prop_lut6_I4_O)        0.043     0.997 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2/O
                         net (fo=4, routed)           0.203     1.200    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2_n_0
    SLICE_X14Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.286    64.951    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X14Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[0]/C
                         clock pessimism             -0.605    64.345    
                         clock uncertainty           -0.121    64.224    
    SLICE_X14Y222        FDRE (Setup_fdre_C_CE)      -0.178    64.046    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[0]
  -------------------------------------------------------------------
                         required time                         64.046    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                 62.846    

Slack (MET) :             62.846ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.581ns (16.980%)  route 2.841ns (83.020%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.717ns = ( 64.951 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.510    -2.222    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X4Y221         FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y221         FDCE (Prop_fdce_C_Q)         0.259    -1.963 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/Q
                         net (fo=11, routed)          1.521    -0.442    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d[16]
    SLICE_X17Y224        LUT6 (Prop_lut6_I3_O)        0.043    -0.399 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_10/O
                         net (fo=1, routed)           0.000    -0.399    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_10_n_0
    SLICE_X17Y224        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.206 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]_i_3/CO[3]
                         net (fo=4, routed)           0.724     0.518    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos19_out
    SLICE_X13Y221        LUT4 (Prop_lut4_I2_O)        0.043     0.561 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7/O
                         net (fo=3, routed)           0.393     0.954    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7_n_0
    SLICE_X17Y222        LUT6 (Prop_lut6_I4_O)        0.043     0.997 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2/O
                         net (fo=4, routed)           0.203     1.200    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2_n_0
    SLICE_X14Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.286    64.951    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X14Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[1]/C
                         clock pessimism             -0.605    64.345    
                         clock uncertainty           -0.121    64.224    
    SLICE_X14Y222        FDRE (Setup_fdre_C_CE)      -0.178    64.046    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[1]
  -------------------------------------------------------------------
                         required time                         64.046    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                 62.846    

Slack (MET) :             62.846ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.581ns (16.980%)  route 2.841ns (83.020%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.717ns = ( 64.951 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.510    -2.222    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X4Y221         FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y221         FDCE (Prop_fdce_C_Q)         0.259    -1.963 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/Q
                         net (fo=11, routed)          1.521    -0.442    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d[16]
    SLICE_X17Y224        LUT6 (Prop_lut6_I3_O)        0.043    -0.399 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_10/O
                         net (fo=1, routed)           0.000    -0.399    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_10_n_0
    SLICE_X17Y224        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.206 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]_i_3/CO[3]
                         net (fo=4, routed)           0.724     0.518    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos19_out
    SLICE_X13Y221        LUT4 (Prop_lut4_I2_O)        0.043     0.561 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7/O
                         net (fo=3, routed)           0.393     0.954    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7_n_0
    SLICE_X17Y222        LUT6 (Prop_lut6_I4_O)        0.043     0.997 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2/O
                         net (fo=4, routed)           0.203     1.200    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2_n_0
    SLICE_X14Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.286    64.951    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X14Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[3]/C
                         clock pessimism             -0.605    64.345    
                         clock uncertainty           -0.121    64.224    
    SLICE_X14Y222        FDRE (Setup_fdre_C_CE)      -0.178    64.046    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[3]
  -------------------------------------------------------------------
                         required time                         64.046    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                 62.846    

Slack (MET) :             63.123ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.619ns (18.240%)  route 2.775ns (81.760%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 64.954 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.460    -2.272    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X19Y217        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y217        FDCE (Prop_fdce_C_Q)         0.223    -2.049 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/Q
                         net (fo=15, routed)          1.412    -0.637    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d[13]
    SLICE_X19Y219        LUT6 (Prop_lut6_I0_O)        0.043    -0.594 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_16/O
                         net (fo=1, routed)           0.000    -0.594    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_16_n_0
    SLICE_X19Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.327 f  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]_i_6/CO[3]
                         net (fo=3, routed)           0.688     0.361    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos115_out
    SLICE_X18Y216        LUT4 (Prop_lut4_I0_O)        0.043     0.404 f  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_3/O
                         net (fo=5, routed)           0.250     0.655    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_3_n_0
    SLICE_X19Y217        LUT5 (Prop_lut5_I4_O)        0.043     0.698 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[2]_i_1/O
                         net (fo=1, routed)           0.424     1.122    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[2]_i_1_n_0
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.289    64.954    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/C
                         clock pessimism             -0.605    64.348    
                         clock uncertainty           -0.121    64.227    
    SLICE_X20Y216        FDRE (Setup_fdre_C_D)        0.018    64.245    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]
  -------------------------------------------------------------------
                         required time                         64.245    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                 63.123    

Slack (MET) :             63.180ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.583ns (17.791%)  route 2.694ns (82.209%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 64.949 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.510    -2.222    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X4Y221         FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y221         FDCE (Prop_fdce_C_Q)         0.259    -1.963 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d_reg[16]/Q
                         net (fo=11, routed)          1.614    -0.349    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/din_d[16]
    SLICE_X17Y223        LUT6 (Prop_lut6_I1_O)        0.043    -0.306 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_36/O
                         net (fo=1, routed)           0.000    -0.306    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_36_n_0
    SLICE_X17Y223        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    -0.111 f  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[3]_i_12/CO[3]
                         net (fo=3, routed)           0.579     0.468    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos113_out
    SLICE_X14Y221        LUT4 (Prop_lut4_I3_O)        0.043     0.511 f  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_3/O
                         net (fo=5, routed)           0.216     0.727    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_3_n_0
    SLICE_X14Y222        LUT5 (Prop_lut5_I4_O)        0.043     0.770 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_1/O
                         net (fo=1, routed)           0.285     1.055    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_1_n_0
    SLICE_X16Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.284    64.949    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X16Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]/C
                         clock pessimism             -0.605    64.343    
                         clock uncertainty           -0.121    64.222    
    SLICE_X16Y222        FDRE (Setup_fdre_C_D)        0.013    64.235    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]
  -------------------------------------------------------------------
                         required time                         64.235    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 63.180    

Slack (MET) :             63.208ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.619ns (19.883%)  route 2.494ns (80.117%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 64.954 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.460    -2.272    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X19Y217        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y217        FDCE (Prop_fdce_C_Q)         0.223    -2.049 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/Q
                         net (fo=15, routed)          1.412    -0.637    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d[13]
    SLICE_X19Y219        LUT6 (Prop_lut6_I0_O)        0.043    -0.594 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_16/O
                         net (fo=1, routed)           0.000    -0.594    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_16_n_0
    SLICE_X19Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.327 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]_i_6/CO[3]
                         net (fo=3, routed)           0.688     0.361    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos115_out
    SLICE_X18Y216        LUT4 (Prop_lut4_I0_O)        0.043     0.404 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_3/O
                         net (fo=5, routed)           0.284     0.688    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_3_n_0
    SLICE_X20Y216        LUT6 (Prop_lut6_I4_O)        0.043     0.731 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2/O
                         net (fo=4, routed)           0.110     0.841    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2_n_0
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.289    64.954    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[0]/C
                         clock pessimism             -0.605    64.348    
                         clock uncertainty           -0.121    64.227    
    SLICE_X20Y216        FDRE (Setup_fdre_C_CE)      -0.178    64.049    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[0]
  -------------------------------------------------------------------
                         required time                         64.049    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                 63.208    

Slack (MET) :             63.208ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.619ns (19.883%)  route 2.494ns (80.117%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 64.954 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.460    -2.272    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X19Y217        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y217        FDCE (Prop_fdce_C_Q)         0.223    -2.049 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/Q
                         net (fo=15, routed)          1.412    -0.637    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d[13]
    SLICE_X19Y219        LUT6 (Prop_lut6_I0_O)        0.043    -0.594 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_16/O
                         net (fo=1, routed)           0.000    -0.594    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_16_n_0
    SLICE_X19Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.327 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]_i_6/CO[3]
                         net (fo=3, routed)           0.688     0.361    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos115_out
    SLICE_X18Y216        LUT4 (Prop_lut4_I0_O)        0.043     0.404 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_3/O
                         net (fo=5, routed)           0.284     0.688    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_3_n_0
    SLICE_X20Y216        LUT6 (Prop_lut6_I4_O)        0.043     0.731 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2/O
                         net (fo=4, routed)           0.110     0.841    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2_n_0
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.289    64.954    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[1]/C
                         clock pessimism             -0.605    64.348    
                         clock uncertainty           -0.121    64.227    
    SLICE_X20Y216        FDRE (Setup_fdre_C_CE)      -0.178    64.049    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[1]
  -------------------------------------------------------------------
                         required time                         64.049    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                 63.208    

Slack (MET) :             63.208ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.619ns (19.883%)  route 2.494ns (80.117%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 64.954 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.460    -2.272    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X19Y217        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y217        FDCE (Prop_fdce_C_Q)         0.223    -2.049 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/Q
                         net (fo=15, routed)          1.412    -0.637    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d[13]
    SLICE_X19Y219        LUT6 (Prop_lut6_I0_O)        0.043    -0.594 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_16/O
                         net (fo=1, routed)           0.000    -0.594    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_16_n_0
    SLICE_X19Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.327 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]_i_6/CO[3]
                         net (fo=3, routed)           0.688     0.361    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos115_out
    SLICE_X18Y216        LUT4 (Prop_lut4_I0_O)        0.043     0.404 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_3/O
                         net (fo=5, routed)           0.284     0.688    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_3_n_0
    SLICE_X20Y216        LUT6 (Prop_lut6_I4_O)        0.043     0.731 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2/O
                         net (fo=4, routed)           0.110     0.841    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2_n_0
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.289    64.954    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/C
                         clock pessimism             -0.605    64.348    
                         clock uncertainty           -0.121    64.227    
    SLICE_X20Y216        FDRE (Setup_fdre_C_CE)      -0.178    64.049    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]
  -------------------------------------------------------------------
                         required time                         64.049    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                 63.208    

Slack (MET) :             63.208ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.619ns (19.883%)  route 2.494ns (80.117%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 64.954 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.460    -2.272    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X19Y217        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y217        FDCE (Prop_fdce_C_Q)         0.223    -2.049 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d_reg[13]/Q
                         net (fo=15, routed)          1.412    -0.637    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/din_d[13]
    SLICE_X19Y219        LUT6 (Prop_lut6_I0_O)        0.043    -0.594 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_16/O
                         net (fo=1, routed)           0.000    -0.594    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_16_n_0
    SLICE_X19Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.327 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]_i_6/CO[3]
                         net (fo=3, routed)           0.688     0.361    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos115_out
    SLICE_X18Y216        LUT4 (Prop_lut4_I0_O)        0.043     0.404 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_3/O
                         net (fo=5, routed)           0.284     0.688    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_3_n_0
    SLICE_X20Y216        LUT6 (Prop_lut6_I4_O)        0.043     0.731 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2/O
                         net (fo=4, routed)           0.110     0.841    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2_n_0
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.289    64.954    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]/C
                         clock pessimism             -0.605    64.348    
                         clock uncertainty           -0.121    64.227    
    SLICE_X20Y216        FDRE (Setup_fdre_C_CE)      -0.178    64.049    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]
  -------------------------------------------------------------------
                         required time                         64.049    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                 63.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.657    -0.397    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y216        FDRE (Prop_fdre_C_Q)         0.100    -0.297 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.243    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X25Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.882    -0.408    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.010    -0.397    
    SLICE_X25Y216        FDRE (Hold_fdre_C_D)         0.049    -0.348    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.407ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.658    -0.396    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y215        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y215        FDRE (Prop_fdre_C_Q)         0.100    -0.296 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.242    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X25Y215        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.883    -0.407    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y215        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.010    -0.396    
    SLICE_X25Y215        FDRE (Hold_fdre_C_D)         0.049    -0.347    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.665    -0.389    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X23Y205        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y205        FDRE (Prop_fdre_C_Q)         0.100    -0.289 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.235    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X23Y205        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.892    -0.398    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X23Y205        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.008    -0.389    
    SLICE_X23Y205        FDRE (Hold_fdre_C_D)         0.047    -0.342    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.629    -0.425    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y209        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y209        FDRE (Prop_fdre_C_Q)         0.100    -0.325 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.271    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X33Y209        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.855    -0.435    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y209        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.009    -0.425    
    SLICE_X33Y209        FDRE (Hold_fdre_C_D)         0.047    -0.378    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.666    -0.388    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y211         FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y211         FDRE (Prop_fdre_C_Q)         0.100    -0.288 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.234    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X9Y211         FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.892    -0.398    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y211         FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.009    -0.388    
    SLICE_X9Y211         FDRE (Hold_fdre_C_D)         0.047    -0.341    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.657    -0.397    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y216        FDRE (Prop_fdre_C_Q)         0.100    -0.297 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.243    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X25Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.882    -0.408    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.010    -0.397    
    SLICE_X25Y216        FDRE (Hold_fdre_C_D)         0.047    -0.350    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.658    -0.396    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y214        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y214        FDRE (Prop_fdre_C_Q)         0.100    -0.296 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    -0.242    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X25Y214        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.884    -0.406    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y214        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.009    -0.396    
    SLICE_X25Y214        FDRE (Hold_fdre_C_D)         0.047    -0.349    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.657    -0.397    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y216        FDRE (Prop_fdre_C_Q)         0.100    -0.297 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055    -0.243    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X25Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.882    -0.408    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.010    -0.397    
    SLICE_X25Y216        FDRE (Hold_fdre_C_D)         0.047    -0.350    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.666    -0.388    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y205        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y205        FDRE (Prop_fdre_C_Q)         0.100    -0.288 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.234    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X21Y205        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.893    -0.397    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y205        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.008    -0.388    
    SLICE_X21Y205        FDRE (Hold_fdre_C_D)         0.047    -0.341    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.666    -0.388    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y206        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y206        FDRE (Prop_fdre_C_Q)         0.100    -0.288 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055    -0.234    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X21Y206        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.893    -0.397    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y206        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.008    -0.388    
    SLICE_X21Y206        FDRE (Hold_fdre_C_D)         0.047    -0.341    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_div_clk_wiz_0
Waveform(ns):       { 0.000 33.334 }
Period(ns):         66.668
Sources:            { BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         66.668      64.668     IDELAY_X0Y160    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         66.668      64.668     IDELAY_X0Y170    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         66.668      64.668     IDELAY_X0Y190    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         66.668      64.668     IDELAY_X0Y180    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].idelaye2_bus/C
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         66.668      64.829     RAMB36_X0Y42     BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         66.668      64.829     RAMB36_X1Y43     BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         66.668      64.829     RAMB36_X1Y42     BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         66.668      64.829     RAMB36_X1Y44     BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         66.668      65.259     BUFGCTRL_X0Y16   BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         66.668      65.419     ILOGIC_X0Y160    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].iserdese2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       66.668      146.692    MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X10Y227    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X10Y227    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X20Y225    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X20Y225    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X34Y228    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X34Y228    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X20Y225    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X20Y225    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.400         33.334      32.934     SLICE_X35Y218    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         33.334      32.934     SLICE_X8Y210     BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X10Y227    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X34Y228    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X10Y227    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X20Y225    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X20Y225    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X20Y225    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X20Y225    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         33.334      32.692     SLICE_X34Y228    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         33.334      32.984     SLICE_X15Y214    BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/dout_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         33.334      32.984     SLICE_X15Y214    BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/dout_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         16.667      15.259     BUFGCTRL_X0Y19   BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.667      15.596     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         16.667      15.596     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_main_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.419ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.388ns (10.045%)  route 3.475ns (89.955%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 27.616 - 25.000 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.465     2.899    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.259     3.158 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/Q
                         net (fo=10, routed)          1.416     4.574    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[4]
    SLICE_X22Y237        LUT6 (Prop_lut6_I0_O)        0.043     4.617 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_11/O
                         net (fo=1, routed)           0.749     5.366    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_11_n_0
    SLICE_X22Y237        LUT5 (Prop_lut5_I3_O)        0.043     5.409 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8/O
                         net (fo=8, routed)           1.310     6.719    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8_n_0
    SLICE_X24Y237        LUT4 (Prop_lut4_I3_O)        0.043     6.762 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[0]_i_1/O
                         net (fo=1, routed)           0.000     6.762    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[0]_i_1_n_0
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.290    27.616    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[0]/C
                         clock pessimism             -0.035    27.581    
                         clock uncertainty           -0.435    27.146    
    SLICE_X24Y237        FDCE (Setup_fdce_C_D)        0.034    27.180    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[0]
  -------------------------------------------------------------------
                         required time                         27.180    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 20.419    

Slack (MET) :             20.437ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.394ns (10.185%)  route 3.475ns (89.815%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 27.616 - 25.000 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.465     2.899    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.259     3.158 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/Q
                         net (fo=10, routed)          1.416     4.574    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[4]
    SLICE_X22Y237        LUT6 (Prop_lut6_I0_O)        0.043     4.617 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_11/O
                         net (fo=1, routed)           0.749     5.366    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_11_n_0
    SLICE_X22Y237        LUT5 (Prop_lut5_I3_O)        0.043     5.409 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8/O
                         net (fo=8, routed)           1.310     6.719    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8_n_0
    SLICE_X24Y237        LUT5 (Prop_lut5_I4_O)        0.049     6.768 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[1]_i_1/O
                         net (fo=1, routed)           0.000     6.768    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[1]_i_1_n_0
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.290    27.616    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[1]/C
                         clock pessimism             -0.035    27.581    
                         clock uncertainty           -0.435    27.146    
    SLICE_X24Y237        FDCE (Setup_fdce_C_D)        0.058    27.204    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[1]
  -------------------------------------------------------------------
                         required time                         27.204    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                 20.437    

Slack (MET) :             20.477ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.388ns (10.191%)  route 3.419ns (89.809%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 27.616 - 25.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.462     2.896    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y234        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y234        FDRE (Prop_fdre_C_Q)         0.259     3.155 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/Q
                         net (fo=19, routed)          1.317     4.472    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[2]
    SLICE_X23Y237        LUT4 (Prop_lut4_I0_O)        0.043     4.515 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_10/O
                         net (fo=1, routed)           0.778     5.293    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_10_n_0
    SLICE_X23Y237        LUT6 (Prop_lut6_I2_O)        0.043     5.336 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7/O
                         net (fo=8, routed)           1.324     6.660    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7_n_0
    SLICE_X24Y237        LUT5 (Prop_lut5_I3_O)        0.043     6.703 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[5]_i_1/O
                         net (fo=1, routed)           0.000     6.703    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[5]_i_1_n_0
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.290    27.616    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[5]/C
                         clock pessimism             -0.035    27.581    
                         clock uncertainty           -0.435    27.146    
    SLICE_X24Y237        FDCE (Setup_fdce_C_D)        0.034    27.180    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[5]
  -------------------------------------------------------------------
                         required time                         27.180    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                 20.477    

Slack (MET) :             20.548ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.388ns (10.386%)  route 3.348ns (89.614%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.465     2.899    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.259     3.158 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/Q
                         net (fo=10, routed)          1.416     4.574    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[4]
    SLICE_X22Y237        LUT6 (Prop_lut6_I0_O)        0.043     4.617 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_11/O
                         net (fo=1, routed)           0.749     5.366    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_11_n_0
    SLICE_X22Y237        LUT5 (Prop_lut5_I3_O)        0.043     5.409 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8/O
                         net (fo=8, routed)           1.183     6.592    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8_n_0
    SLICE_X23Y238        LUT5 (Prop_lut5_I4_O)        0.043     6.635 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[3]_i_1/O
                         net (fo=1, routed)           0.000     6.635    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[3]_i_1_n_0
    SLICE_X23Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.293    27.619    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X23Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[3]/C
                         clock pessimism             -0.035    27.584    
                         clock uncertainty           -0.435    27.149    
    SLICE_X23Y238        FDCE (Setup_fdce_C_D)        0.033    27.182    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[3]
  -------------------------------------------------------------------
                         required time                         27.182    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 20.548    

Slack (MET) :             20.606ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.388ns (10.451%)  route 3.324ns (89.549%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.462     2.896    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y234        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y234        FDRE (Prop_fdre_C_Q)         0.259     3.155 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/Q
                         net (fo=19, routed)          1.317     4.472    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[2]
    SLICE_X23Y237        LUT4 (Prop_lut4_I0_O)        0.043     4.515 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_10/O
                         net (fo=1, routed)           0.778     5.293    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_10_n_0
    SLICE_X23Y237        LUT6 (Prop_lut6_I2_O)        0.043     5.336 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7/O
                         net (fo=8, routed)           1.229     6.565    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7_n_0
    SLICE_X22Y238        LUT6 (Prop_lut6_I4_O)        0.043     6.608 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_2/O
                         net (fo=1, routed)           0.000     6.608    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_2_n_0
    SLICE_X22Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.293    27.619    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X22Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[7]/C
                         clock pessimism             -0.035    27.584    
                         clock uncertainty           -0.435    27.149    
    SLICE_X22Y238        FDCE (Setup_fdce_C_D)        0.065    27.214    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[7]
  -------------------------------------------------------------------
                         required time                         27.214    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 20.606    

Slack (MET) :             20.611ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.431ns (11.748%)  route 3.238ns (88.253%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 27.611 - 25.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.462     2.896    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y234        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y234        FDRE (Prop_fdre_C_Q)         0.259     3.155 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/Q
                         net (fo=19, routed)          1.408     4.563    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_num[2]
    SLICE_X20Y234        LUT6 (Prop_lut6_I1_O)        0.043     4.606 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_17/O
                         net (fo=1, routed)           0.459     5.065    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_17_n_0
    SLICE_X20Y234        LUT5 (Prop_lut5_I3_O)        0.043     5.108 f  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_6/O
                         net (fo=1, routed)           0.842     5.950    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_6_n_0
    SLICE_X25Y231        LUT6 (Prop_lut6_I3_O)        0.043     5.993 f  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_2/O
                         net (fo=2, routed)           0.529     6.522    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_next[0]
    SLICE_X25Y231        LUT5 (Prop_lut5_I1_O)        0.043     6.565 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_i_1/O
                         net (fo=1, routed)           0.000     6.565    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_i_1_n_0
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.285    27.611    BRAM_SPI_i/receiver_hw_0/inst/recv/rd_clk
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg/C
                         clock pessimism             -0.035    27.576    
                         clock uncertainty           -0.435    27.141    
    SLICE_X25Y231        FDCE (Setup_fdce_C_D)        0.034    27.175    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg
  -------------------------------------------------------------------
                         required time                         27.175    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 20.611    

Slack (MET) :             20.629ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.437ns (11.892%)  route 3.238ns (88.108%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 27.611 - 25.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.462     2.896    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y234        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y234        FDRE (Prop_fdre_C_Q)         0.259     3.155 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/Q
                         net (fo=19, routed)          1.408     4.563    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_num[2]
    SLICE_X20Y234        LUT6 (Prop_lut6_I1_O)        0.043     4.606 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_17/O
                         net (fo=1, routed)           0.459     5.065    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_17_n_0
    SLICE_X20Y234        LUT5 (Prop_lut5_I3_O)        0.043     5.108 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_6/O
                         net (fo=1, routed)           0.842     5.950    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_6_n_0
    SLICE_X25Y231        LUT6 (Prop_lut6_I3_O)        0.043     5.993 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_2/O
                         net (fo=2, routed)           0.529     6.522    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_next[0]
    SLICE_X25Y231        LUT4 (Prop_lut4_I3_O)        0.049     6.571 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.571    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_1_n_0
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.285    27.611    BRAM_SPI_i/receiver_hw_0/inst/recv/rd_clk
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[0]/C
                         clock pessimism             -0.035    27.576    
                         clock uncertainty           -0.435    27.141    
    SLICE_X25Y231        FDCE (Setup_fdce_C_D)        0.058    27.199    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.199    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                 20.629    

Slack (MET) :             20.659ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.388ns (10.701%)  route 3.238ns (89.299%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.465     2.899    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.259     3.158 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/Q
                         net (fo=10, routed)          1.416     4.574    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[4]
    SLICE_X22Y237        LUT6 (Prop_lut6_I0_O)        0.043     4.617 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_11/O
                         net (fo=1, routed)           0.749     5.366    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_11_n_0
    SLICE_X22Y237        LUT5 (Prop_lut5_I3_O)        0.043     5.409 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8/O
                         net (fo=8, routed)           1.073     6.482    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8_n_0
    SLICE_X23Y238        LUT6 (Prop_lut6_I5_O)        0.043     6.525 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[2]_i_1/O
                         net (fo=1, routed)           0.000     6.525    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[2]_i_1_n_0
    SLICE_X23Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.293    27.619    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X23Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[2]/C
                         clock pessimism             -0.035    27.584    
                         clock uncertainty           -0.435    27.149    
    SLICE_X23Y238        FDCE (Setup_fdce_C_D)        0.034    27.183    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[2]
  -------------------------------------------------------------------
                         required time                         27.183    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                 20.659    

Slack (MET) :             20.851ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.388ns (11.314%)  route 3.041ns (88.686%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 27.616 - 25.000 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.465     2.899    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.259     3.158 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[4]/Q
                         net (fo=10, routed)          1.416     4.574    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[4]
    SLICE_X22Y237        LUT6 (Prop_lut6_I0_O)        0.043     4.617 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_11/O
                         net (fo=1, routed)           0.749     5.366    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_11_n_0
    SLICE_X22Y237        LUT5 (Prop_lut5_I3_O)        0.043     5.409 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8/O
                         net (fo=8, routed)           0.876     6.285    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8_n_0
    SLICE_X24Y237        LUT5 (Prop_lut5_I4_O)        0.043     6.328 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[4]_i_1/O
                         net (fo=1, routed)           0.000     6.328    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[4]_i_1_n_0
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.290    27.616    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[4]/C
                         clock pessimism             -0.035    27.581    
                         clock uncertainty           -0.435    27.146    
    SLICE_X24Y237        FDCE (Setup_fdce_C_D)        0.033    27.179    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[4]
  -------------------------------------------------------------------
                         required time                         27.179    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 20.851    

Slack (MET) :             20.880ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.388ns (11.289%)  route 3.049ns (88.711%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.462     2.896    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y234        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y234        FDRE (Prop_fdre_C_Q)         0.259     3.155 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[2]/Q
                         net (fo=19, routed)          1.317     4.472    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[2]
    SLICE_X23Y237        LUT4 (Prop_lut4_I0_O)        0.043     4.515 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_10/O
                         net (fo=1, routed)           0.778     5.293    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_10_n_0
    SLICE_X23Y237        LUT6 (Prop_lut6_I2_O)        0.043     5.336 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7/O
                         net (fo=8, routed)           0.954     6.290    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7_n_0
    SLICE_X22Y238        LUT5 (Prop_lut5_I3_O)        0.043     6.333 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[6]_i_1/O
                         net (fo=1, routed)           0.000     6.333    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[6]_i_1_n_0
    SLICE_X22Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.293    27.619    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X22Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[6]/C
                         clock pessimism             -0.035    27.584    
                         clock uncertainty           -0.435    27.149    
    SLICE_X22Y238        FDCE (Setup_fdce_C_D)        0.064    27.213    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[6]
  -------------------------------------------------------------------
                         required time                         27.213    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                 20.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.174ns (17.076%)  route 0.845ns (82.924%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.664     1.417    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[7]/Q
                         net (fo=4, routed)           0.430     1.965    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[7]
    SLICE_X22Y237        LUT5 (Prop_lut5_I4_O)        0.028     1.993 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8/O
                         net (fo=8, routed)           0.415     2.408    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8_n_0
    SLICE_X22Y238        LUT5 (Prop_lut5_I4_O)        0.028     2.436 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[6]_i_1/O
                         net (fo=1, routed)           0.000     2.436    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[6]_i_1_n_0
    SLICE_X22Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.892     1.693    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X22Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[6]/C
                         clock pessimism              0.031     1.724    
                         clock uncertainty            0.435     2.159    
    SLICE_X22Y238        FDCE (Hold_fdce_C_D)         0.087     2.246    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.174ns (17.043%)  route 0.847ns (82.957%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.664     1.417    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[7]/Q
                         net (fo=4, routed)           0.430     1.965    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[7]
    SLICE_X22Y237        LUT5 (Prop_lut5_I4_O)        0.028     1.993 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8/O
                         net (fo=8, routed)           0.417     2.410    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8_n_0
    SLICE_X22Y238        LUT6 (Prop_lut6_I5_O)        0.028     2.438 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_2/O
                         net (fo=1, routed)           0.000     2.438    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_2_n_0
    SLICE_X22Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.892     1.693    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X22Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[7]/C
                         clock pessimism              0.031     1.724    
                         clock uncertainty            0.435     2.159    
    SLICE_X22Y238        FDCE (Hold_fdce_C_D)         0.087     2.246    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.174ns (16.123%)  route 0.905ns (83.877%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.664     1.417    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/Q
                         net (fo=10, routed)          0.430     1.965    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[5]
    SLICE_X23Y237        LUT6 (Prop_lut6_I1_O)        0.028     1.993 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7/O
                         net (fo=8, routed)           0.476     2.468    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7_n_0
    SLICE_X23Y238        LUT6 (Prop_lut6_I4_O)        0.028     2.496 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[2]_i_1/O
                         net (fo=1, routed)           0.000     2.496    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[2]_i_1_n_0
    SLICE_X23Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.892     1.693    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X23Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[2]/C
                         clock pessimism              0.031     1.724    
                         clock uncertainty            0.435     2.159    
    SLICE_X23Y238        FDCE (Hold_fdce_C_D)         0.060     2.219    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.174ns (16.169%)  route 0.902ns (83.831%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.664     1.417    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[7]/Q
                         net (fo=4, routed)           0.430     1.965    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[7]
    SLICE_X22Y237        LUT5 (Prop_lut5_I4_O)        0.028     1.993 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8/O
                         net (fo=8, routed)           0.472     2.465    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8_n_0
    SLICE_X24Y237        LUT5 (Prop_lut5_I4_O)        0.028     2.493 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[4]_i_1/O
                         net (fo=1, routed)           0.000     2.493    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[4]_i_1_n_0
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.887     1.688    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[4]/C
                         clock pessimism              0.031     1.719    
                         clock uncertainty            0.435     2.154    
    SLICE_X24Y237        FDCE (Hold_fdce_C_D)         0.060     2.214    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.174ns (15.311%)  route 0.962ns (84.689%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.664     1.417    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/Q
                         net (fo=10, routed)          0.430     1.965    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[5]
    SLICE_X23Y237        LUT6 (Prop_lut6_I1_O)        0.028     1.993 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7/O
                         net (fo=8, routed)           0.533     2.525    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7_n_0
    SLICE_X23Y238        LUT5 (Prop_lut5_I3_O)        0.028     2.553 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[3]_i_1/O
                         net (fo=1, routed)           0.000     2.553    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[3]_i_1_n_0
    SLICE_X23Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.892     1.693    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X23Y238        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[3]/C
                         clock pessimism              0.031     1.724    
                         clock uncertainty            0.435     2.159    
    SLICE_X23Y238        FDCE (Hold_fdce_C_D)         0.060     2.219    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.176ns (15.314%)  route 0.973ns (84.686%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.664     1.417    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/Q
                         net (fo=10, routed)          0.430     1.965    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[5]
    SLICE_X23Y237        LUT6 (Prop_lut6_I1_O)        0.028     1.993 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7/O
                         net (fo=8, routed)           0.544     2.536    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7_n_0
    SLICE_X24Y237        LUT5 (Prop_lut5_I3_O)        0.030     2.566 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[1]_i_1/O
                         net (fo=1, routed)           0.000     2.566    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[1]_i_1_n_0
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.887     1.688    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[1]/C
                         clock pessimism              0.031     1.719    
                         clock uncertainty            0.435     2.154    
    SLICE_X24Y237        FDCE (Hold_fdce_C_D)         0.075     2.229    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.174ns (15.166%)  route 0.973ns (84.834%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.664     1.417    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/Q
                         net (fo=10, routed)          0.430     1.965    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[5]
    SLICE_X23Y237        LUT6 (Prop_lut6_I1_O)        0.028     1.993 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7/O
                         net (fo=8, routed)           0.544     2.536    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_7_n_0
    SLICE_X24Y237        LUT4 (Prop_lut4_I2_O)        0.028     2.564 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[0]_i_1/O
                         net (fo=1, routed)           0.000     2.564    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[0]_i_1_n_0
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.887     1.688    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[0]/C
                         clock pessimism              0.031     1.719    
                         clock uncertainty            0.435     2.154    
    SLICE_X24Y237        FDCE (Hold_fdce_C_D)         0.060     2.214    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.205ns (17.147%)  route 0.991ns (82.853%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.664     1.417    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/Q
                         net (fo=10, routed)          0.362     1.897    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_num[5]
    SLICE_X20Y233        LUT6 (Prop_lut6_I3_O)        0.028     1.925 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_5/O
                         net (fo=1, routed)           0.359     2.285    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_5_n_0
    SLICE_X25Y231        LUT6 (Prop_lut6_I2_O)        0.028     2.313 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_2/O
                         net (fo=2, routed)           0.269     2.582    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_next[0]
    SLICE_X25Y231        LUT4 (Prop_lut4_I3_O)        0.031     2.613 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.613    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_1_n_0
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.882     1.683    BRAM_SPI_i/receiver_hw_0/inst/recv/rd_clk
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[0]/C
                         clock pessimism              0.031     1.714    
                         clock uncertainty            0.435     2.149    
    SLICE_X25Y231        FDCE (Hold_fdce_C_D)         0.075     2.224    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.202ns (16.938%)  route 0.991ns (83.062%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.664     1.417    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[5]/Q
                         net (fo=10, routed)          0.362     1.897    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_num[5]
    SLICE_X20Y233        LUT6 (Prop_lut6_I3_O)        0.028     1.925 f  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_5/O
                         net (fo=1, routed)           0.359     2.285    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_5_n_0
    SLICE_X25Y231        LUT6 (Prop_lut6_I2_O)        0.028     2.313 f  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[0]_i_2/O
                         net (fo=2, routed)           0.269     2.582    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_next[0]
    SLICE_X25Y231        LUT5 (Prop_lut5_I1_O)        0.028     2.610 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_i_1/O
                         net (fo=1, routed)           0.000     2.610    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_i_1_n_0
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.882     1.683    BRAM_SPI_i/receiver_hw_0/inst/recv/rd_clk
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg/C
                         clock pessimism              0.031     1.714    
                         clock uncertainty            0.435     2.149    
    SLICE_X25Y231        FDCE (Hold_fdce_C_D)         0.060     2.209    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.174ns (14.391%)  route 1.035ns (85.608%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.664     1.417    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X20Y236        FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4_reg[7]/Q
                         net (fo=4, routed)           0.430     1.965    BRAM_SPI_i/StoreImg_0/inst/if_inst/frame_num[7]
    SLICE_X22Y237        LUT5 (Prop_lut5_I4_O)        0.028     1.993 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8/O
                         net (fo=8, routed)           0.605     2.598    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[7]_i_8_n_0
    SLICE_X24Y237        LUT5 (Prop_lut5_I4_O)        0.028     2.626 r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[5]_i_1/O
                         net (fo=1, routed)           0.000     2.626    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf[5]_i_1_n_0
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.887     1.688    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X24Y237        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[5]/C
                         clock pessimism              0.031     1.719    
                         clock uncertainty            0.435     2.154    
    SLICE_X24Y237        FDCE (Hold_fdce_C_D)         0.061     2.215    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.411    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_div_clk_wiz_0
  To Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.838ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@24875.002ns - clk_out_div_clk_wiz_0 rise@24867.164ns)
  Data Path Delay:        9.185ns  (logic 0.352ns (3.832%)  route 8.833ns (96.168%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 24877.613 - 24875.002 ) 
    Source Clock Delay      (SCD):    -2.268ns = ( 24864.896 - 24867.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.657ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  24867.164 24867.164 r  
    AC14                                              0.000 24867.164 r  clk_in_p (IN)
                         net (fo=0)                   0.000 24867.164    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834 24867.998 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081 24869.078    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224 24861.854 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484 24863.338    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 24863.432 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.464 24864.896    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X25Y205        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_fdre_C_Q)         0.223 24865.119 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/Q
                         net (fo=1, routed)           4.144 24869.264    BRAM_SPI_i/receiver_hw_0/inst/recv/wr_data_count0[1]
    SLICE_X24Y206        LUT6 (Prop_lut6_I3_O)        0.043 24869.307 r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_3/O
                         net (fo=2, routed)           3.397 24872.703    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_3_n_0
    SLICE_X25Y231        LUT6 (Prop_lut6_I0_O)        0.043 24872.746 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[1]_i_1/O
                         net (fo=2, routed)           1.292 24874.039    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[1]_i_1_n_0
    SLICE_X25Y231        LUT5 (Prop_lut5_I2_O)        0.043 24874.082 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_i_1/O
                         net (fo=1, routed)           0.000 24874.082    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_i_1_n_0
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                  24875.002 24875.002 r  
    PS7_X0Y0             PS7                          0.000 24875.002 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241 24876.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083 24876.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647 24877.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755 24874.215 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027 24876.242    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 24876.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.285 24877.609    BRAM_SPI_i/receiver_hw_0/inst/recv/rd_clk
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg/C
                         clock pessimism              0.000 24877.609    
                         clock uncertainty           -0.668 24876.941    
    SLICE_X25Y231        FDCE (Setup_fdce_C_D)        0.034 24876.975    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg
  -------------------------------------------------------------------
                         required time                      24876.979    
                         arrival time                       -24874.082    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.838ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@24875.002ns - clk_out_div_clk_wiz_0 rise@24867.164ns)
  Data Path Delay:        9.098ns  (logic 0.309ns (3.396%)  route 8.789ns (96.604%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 24877.613 - 24875.002 ) 
    Source Clock Delay      (SCD):    -2.268ns = ( 24864.896 - 24867.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.657ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  24867.164 24867.164 r  
    AC14                                              0.000 24867.164 r  clk_in_p (IN)
                         net (fo=0)                   0.000 24867.164    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834 24867.998 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081 24869.078    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224 24861.854 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484 24863.338    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 24863.432 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.464 24864.896    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X25Y205        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_fdre_C_Q)         0.223 24865.119 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/Q
                         net (fo=1, routed)           4.144 24869.264    BRAM_SPI_i/receiver_hw_0/inst/recv/wr_data_count0[1]
    SLICE_X24Y206        LUT6 (Prop_lut6_I3_O)        0.043 24869.307 r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_3/O
                         net (fo=2, routed)           3.397 24872.703    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_3_n_0
    SLICE_X25Y231        LUT6 (Prop_lut6_I0_O)        0.043 24872.746 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[1]_i_1/O
                         net (fo=2, routed)           1.248 24873.994    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[1]_i_1_n_0
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                  24875.002 24875.002 r  
    PS7_X0Y0             PS7                          0.000 24875.002 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241 24876.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083 24876.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647 24877.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755 24874.215 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027 24876.242    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 24876.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.285 24877.609    BRAM_SPI_i/receiver_hw_0/inst/recv/rd_clk
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[1]/C
                         clock pessimism              0.000 24877.609    
                         clock uncertainty           -0.668 24876.941    
    SLICE_X25Y231        FDCE (Setup_fdce_C_D)       -0.019 24876.922    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                      24876.926    
                         arrival time                       -24873.994    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.838ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@24875.002ns - clk_out_div_clk_wiz_0 rise@24867.164ns)
  Data Path Delay:        5.537ns  (logic 0.194ns (3.503%)  route 5.343ns (96.497%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 24876.412 - 24875.002 ) 
    Source Clock Delay      (SCD):    -0.401ns = ( 24866.764 - 24867.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.657ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  24867.164 24867.164 r  
    AC14                                              0.000 24867.164 r  clk_in_p (IN)
                         net (fo=0)                   0.000 24867.164    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531 24867.695 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553 24868.248    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053 24865.195 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649 24865.844    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030 24865.873 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.889 24866.762    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X25Y205        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_fdre_C_Q)         0.124 24866.885 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/Q
                         net (fo=1, routed)           2.688 24869.572    BRAM_SPI_i/receiver_hw_0/inst/recv/wr_data_count0[1]
    SLICE_X24Y206        LUT6 (Prop_lut6_I3_O)        0.035 24869.607 r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_3/O
                         net (fo=2, routed)           2.655 24872.262    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_3_n_0
    SLICE_X25Y231        LUT4 (Prop_lut4_I2_O)        0.035 24872.297 r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_1/O
                         net (fo=1, routed)           0.000 24872.297    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_1_n_0
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                  24875.002 24875.002 r  
    PS7_X0Y0             PS7                          0.000 24875.002 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725 24875.727    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 24875.752 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728 24876.480    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724 24874.756 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972 24875.729    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 24875.754 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.657 24876.410    BRAM_SPI_i/receiver_hw_0/inst/recv/rd_clk
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_reg/C
                         clock pessimism              0.000 24876.410    
                         clock uncertainty           -0.668 24875.742    
    SLICE_X25Y231        FDCE (Setup_fdce_C_D)        0.031 24875.773    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_reg
  -------------------------------------------------------------------
                         required time                      24875.775    
                         arrival time                       -24872.301    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             65.972ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (MaxDelay Path 66.668ns)
  Data Path Delay:        0.691ns  (logic 0.259ns (37.494%)  route 0.432ns (62.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 66.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y210                                      0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X8Y210         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.432     0.691    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X15Y210        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   66.668    66.668    
    SLICE_X15Y210        FDRE (Setup_fdre_C_D)       -0.005    66.663    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         66.663    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                 65.972    

Slack (MET) :             66.004ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (MaxDelay Path 66.668ns)
  Data Path Delay:        0.606ns  (logic 0.236ns (38.963%)  route 0.370ns (61.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 66.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y208                                      0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y208         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.370     0.606    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X12Y208        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   66.668    66.668    
    SLICE_X12Y208        FDRE (Setup_fdre_C_D)       -0.058    66.610    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         66.610    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                 66.004    

Slack (MET) :             66.005ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (MaxDelay Path 66.668ns)
  Data Path Delay:        0.574ns  (logic 0.204ns (35.570%)  route 0.370ns (64.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 66.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y221                                     0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X29Y221        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.370     0.574    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X28Y221        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   66.668    66.668    
    SLICE_X28Y221        FDRE (Setup_fdre_C_D)       -0.089    66.579    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         66.579    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                 66.005    

Slack (MET) :             66.013ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (MaxDelay Path 66.668ns)
  Data Path Delay:        0.564ns  (logic 0.204ns (36.144%)  route 0.360ns (63.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 66.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y208                                     0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X25Y208        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.360     0.564    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X24Y208        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   66.668    66.668    
    SLICE_X24Y208        FDRE (Setup_fdre_C_D)       -0.091    66.577    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         66.577    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                 66.013    

Slack (MET) :             66.020ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (MaxDelay Path 66.668ns)
  Data Path Delay:        0.560ns  (logic 0.204ns (36.419%)  route 0.356ns (63.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 66.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y221                                     0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X29Y221        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.356     0.560    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X27Y221        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   66.668    66.668    
    SLICE_X27Y221        FDRE (Setup_fdre_C_D)       -0.088    66.580    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         66.580    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                 66.020    

Slack (MET) :             66.038ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (MaxDelay Path 66.668ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.746%)  route 0.367ns (64.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 66.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y213                                     0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X23Y213        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.367     0.571    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X22Y213        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   66.668    66.668    
    SLICE_X22Y213        FDRE (Setup_fdre_C_D)       -0.059    66.609    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         66.609    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                 66.038    

Slack (MET) :             66.045ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (MaxDelay Path 66.668ns)
  Data Path Delay:        0.644ns  (logic 0.259ns (40.230%)  route 0.385ns (59.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 66.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y209                                      0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y209         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.385     0.644    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X12Y209        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   66.668    66.668    
    SLICE_X12Y209        FDRE (Setup_fdre_C_D)        0.021    66.689    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         66.689    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                 66.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.286ns (5.175%)  route 5.241ns (94.825%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        4.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.657ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.292    -1.711    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X25Y205        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_fdre_C_Q)         0.178    -1.533 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/Q
                         net (fo=1, routed)           0.842    -0.691    BRAM_SPI_i/receiver_hw_0/inst/recv/wr_data_count0[4]
    SLICE_X24Y206        LUT6 (Prop_lut6_I1_O)        0.036    -0.655 r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_7/O
                         net (fo=1, routed)           0.938     0.283    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_7_n_0
    SLICE_X24Y206        LUT6 (Prop_lut6_I5_O)        0.036     0.319 r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_3/O
                         net (fo=2, routed)           3.461     3.780    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_3_n_0
    SLICE_X25Y231        LUT4 (Prop_lut4_I2_O)        0.036     3.816 r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_1/O
                         net (fo=1, routed)           0.000     3.816    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_1_n_0
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.455     2.889    BRAM_SPI_i/receiver_hw_0/inst/recv/rd_clk
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_reg/C
                         clock pessimism              0.000     2.889    
                         clock uncertainty            0.668     3.557    
    SLICE_X25Y231        FDCE (Hold_fdce_C_D)         0.153     3.710    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.710    
                         arrival time                           3.816    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 0.286ns (4.757%)  route 5.726ns (95.243%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        4.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.657ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.292    -1.711    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X25Y205        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_fdre_C_Q)         0.178    -1.533 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/Q
                         net (fo=1, routed)           0.842    -0.691    BRAM_SPI_i/receiver_hw_0/inst/recv/wr_data_count0[4]
    SLICE_X24Y206        LUT6 (Prop_lut6_I1_O)        0.036    -0.655 r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_7/O
                         net (fo=1, routed)           0.938     0.283    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_7_n_0
    SLICE_X24Y206        LUT6 (Prop_lut6_I5_O)        0.036     0.319 r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_3/O
                         net (fo=2, routed)           2.855     3.173    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_3_n_0
    SLICE_X25Y231        LUT6 (Prop_lut6_I0_O)        0.036     3.209 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[1]_i_1/O
                         net (fo=2, routed)           1.091     4.300    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[1]_i_1_n_0
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.455     2.889    BRAM_SPI_i/receiver_hw_0/inst/recv/rd_clk
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[1]/C
                         clock pessimism              0.000     2.889    
                         clock uncertainty            0.668     3.557    
    SLICE_X25Y231        FDCE (Hold_fdce_C_D)         0.110     3.667    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           4.300    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 0.322ns (5.304%)  route 5.749ns (94.696%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        4.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.657ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.292    -1.711    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X25Y205        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_fdre_C_Q)         0.178    -1.533 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/Q
                         net (fo=1, routed)           0.842    -0.691    BRAM_SPI_i/receiver_hw_0/inst/recv/wr_data_count0[4]
    SLICE_X24Y206        LUT6 (Prop_lut6_I1_O)        0.036    -0.655 r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_7/O
                         net (fo=1, routed)           0.938     0.283    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_7_n_0
    SLICE_X24Y206        LUT6 (Prop_lut6_I5_O)        0.036     0.319 r  BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_3/O
                         net (fo=2, routed)           2.855     3.173    BRAM_SPI_i/receiver_hw_0/inst/recv/frame_valid_i_3_n_0
    SLICE_X25Y231        LUT6 (Prop_lut6_I0_O)        0.036     3.209 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[1]_i_1/O
                         net (fo=2, routed)           1.114     4.324    BRAM_SPI_i/receiver_hw_0/inst/recv/fsm_state[1]_i_1_n_0
    SLICE_X25Y231        LUT5 (Prop_lut5_I2_O)        0.036     4.360 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_i_1/O
                         net (fo=1, routed)           0.000     4.360    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_i_1_n_0
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.455     2.889    BRAM_SPI_i/receiver_hw_0/inst/recv/rd_clk
    SLICE_X25Y231        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg/C
                         clock pessimism              0.000     2.889    
                         clock uncertainty            0.668     3.557    
    SLICE_X25Y231        FDCE (Hold_fdce_C_D)         0.154     3.711    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_rst_reg
  -------------------------------------------------------------------
                         required time                         -3.711    
                         arrival time                           4.360    
  -------------------------------------------------------------------
                         slack                                  0.649    





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_out_div_clk_wiz_0

Setup :           68  Failing Endpoints,  Worst Slack       -8.106ns,  Total Violation     -479.612ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.106ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        2.551ns  (logic 0.611ns (23.949%)  route 1.940ns (76.051%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 198.285 - 200.004 ) 
    Source Clock Delay      (SCD):    2.894ns = ( 202.894 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.460   202.894    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X17Y219        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDCE (Prop_fdce_C_Q)         0.223   203.117 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/Q
                         net (fo=48, routed)          0.598   203.715    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/trainning_words[0]
    SLICE_X17Y224        LUT6 (Prop_lut6_I5_O)        0.043   203.758 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_13/O
                         net (fo=1, routed)           0.000   203.758    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_13_n_0
    SLICE_X17Y224        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259   204.017 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]_i_3/CO[3]
                         net (fo=4, routed)           0.724   204.741    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos19_out
    SLICE_X13Y221        LUT4 (Prop_lut4_I2_O)        0.043   204.784 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7/O
                         net (fo=3, routed)           0.393   205.177    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7_n_0
    SLICE_X17Y222        LUT6 (Prop_lut6_I4_O)        0.043   205.220 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2/O
                         net (fo=4, routed)           0.226   205.445    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2_n_0
    SLICE_X16Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.284   198.285    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X16Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]/C
                         clock pessimism              0.000   198.285    
                         clock uncertainty           -0.767   197.517    
    SLICE_X16Y222        FDRE (Setup_fdre_C_CE)      -0.178   197.339    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]
  -------------------------------------------------------------------
                         required time                        197.339    
                         arrival time                        -205.445    
  -------------------------------------------------------------------
                         slack                                 -8.106    

Slack (VIOLATED) :        -8.081ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        2.529ns  (logic 0.611ns (24.164%)  route 1.918ns (75.836%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.717ns = ( 198.287 - 200.004 ) 
    Source Clock Delay      (SCD):    2.894ns = ( 202.894 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.460   202.894    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X17Y219        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDCE (Prop_fdce_C_Q)         0.223   203.117 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/Q
                         net (fo=48, routed)          0.598   203.715    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/trainning_words[0]
    SLICE_X17Y224        LUT6 (Prop_lut6_I5_O)        0.043   203.758 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_13/O
                         net (fo=1, routed)           0.000   203.758    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_13_n_0
    SLICE_X17Y224        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259   204.017 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]_i_3/CO[3]
                         net (fo=4, routed)           0.724   204.741    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos19_out
    SLICE_X13Y221        LUT4 (Prop_lut4_I2_O)        0.043   204.784 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7/O
                         net (fo=3, routed)           0.393   205.177    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7_n_0
    SLICE_X17Y222        LUT6 (Prop_lut6_I4_O)        0.043   205.220 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2/O
                         net (fo=4, routed)           0.203   205.423    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2_n_0
    SLICE_X14Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.286   198.287    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X14Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[0]/C
                         clock pessimism              0.000   198.287    
                         clock uncertainty           -0.767   197.519    
    SLICE_X14Y222        FDRE (Setup_fdre_C_CE)      -0.178   197.341    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[0]
  -------------------------------------------------------------------
                         required time                        197.341    
                         arrival time                        -205.423    
  -------------------------------------------------------------------
                         slack                                 -8.081    

Slack (VIOLATED) :        -8.081ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        2.529ns  (logic 0.611ns (24.164%)  route 1.918ns (75.836%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.717ns = ( 198.287 - 200.004 ) 
    Source Clock Delay      (SCD):    2.894ns = ( 202.894 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.460   202.894    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X17Y219        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDCE (Prop_fdce_C_Q)         0.223   203.117 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/Q
                         net (fo=48, routed)          0.598   203.715    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/trainning_words[0]
    SLICE_X17Y224        LUT6 (Prop_lut6_I5_O)        0.043   203.758 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_13/O
                         net (fo=1, routed)           0.000   203.758    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_13_n_0
    SLICE_X17Y224        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259   204.017 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]_i_3/CO[3]
                         net (fo=4, routed)           0.724   204.741    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos19_out
    SLICE_X13Y221        LUT4 (Prop_lut4_I2_O)        0.043   204.784 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7/O
                         net (fo=3, routed)           0.393   205.177    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7_n_0
    SLICE_X17Y222        LUT6 (Prop_lut6_I4_O)        0.043   205.220 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2/O
                         net (fo=4, routed)           0.203   205.423    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2_n_0
    SLICE_X14Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.286   198.287    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X14Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[1]/C
                         clock pessimism              0.000   198.287    
                         clock uncertainty           -0.767   197.519    
    SLICE_X14Y222        FDRE (Setup_fdre_C_CE)      -0.178   197.341    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[1]
  -------------------------------------------------------------------
                         required time                        197.341    
                         arrival time                        -205.423    
  -------------------------------------------------------------------
                         slack                                 -8.081    

Slack (VIOLATED) :        -8.081ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        2.529ns  (logic 0.611ns (24.164%)  route 1.918ns (75.836%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.717ns = ( 198.287 - 200.004 ) 
    Source Clock Delay      (SCD):    2.894ns = ( 202.894 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.460   202.894    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X17Y219        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDCE (Prop_fdce_C_Q)         0.223   203.117 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/Q
                         net (fo=48, routed)          0.598   203.715    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/trainning_words[0]
    SLICE_X17Y224        LUT6 (Prop_lut6_I5_O)        0.043   203.758 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_13/O
                         net (fo=1, routed)           0.000   203.758    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[2]_i_13_n_0
    SLICE_X17Y224        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259   204.017 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]_i_3/CO[3]
                         net (fo=4, routed)           0.724   204.741    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos19_out
    SLICE_X13Y221        LUT4 (Prop_lut4_I2_O)        0.043   204.784 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7/O
                         net (fo=3, routed)           0.393   205.177    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_7_n_0
    SLICE_X17Y222        LUT6 (Prop_lut6_I4_O)        0.043   205.220 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2/O
                         net (fo=4, routed)           0.203   205.423    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2_n_0
    SLICE_X14Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.286   198.287    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X14Y222        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[3]/C
                         clock pessimism              0.000   198.287    
                         clock uncertainty           -0.767   197.519    
    SLICE_X14Y222        FDRE (Setup_fdre_C_CE)      -0.178   197.341    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[3]
  -------------------------------------------------------------------
                         required time                        197.341    
                         arrival time                        -205.423    
  -------------------------------------------------------------------
                         slack                                 -8.081    

Slack (VIOLATED) :        -7.949ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        2.403ns  (logic 0.608ns (25.301%)  route 1.795ns (74.699%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 198.290 - 200.004 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 202.890 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.456   202.890    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X17Y222        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDCE (Prop_fdce_C_Q)         0.223   203.113 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/Q
                         net (fo=48, routed)          0.707   203.820    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/trainning_words[5]
    SLICE_X18Y220        LUT6 (Prop_lut6_I1_O)        0.043   203.863 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[2]_i_8/O
                         net (fo=1, routed)           0.000   203.863    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[2]_i_8_n_0
    SLICE_X18Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256   204.119 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]_i_2/CO[3]
                         net (fo=4, routed)           0.866   204.985    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos17_out
    SLICE_X20Y216        LUT4 (Prop_lut4_I3_O)        0.043   205.028 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_5/O
                         net (fo=3, routed)           0.112   205.140    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_5_n_0
    SLICE_X20Y216        LUT6 (Prop_lut6_I5_O)        0.043   205.183 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2/O
                         net (fo=4, routed)           0.110   205.293    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2_n_0
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.289   198.290    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[0]/C
                         clock pessimism              0.000   198.290    
                         clock uncertainty           -0.767   197.522    
    SLICE_X20Y216        FDRE (Setup_fdre_C_CE)      -0.178   197.344    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[0]
  -------------------------------------------------------------------
                         required time                        197.344    
                         arrival time                        -205.293    
  -------------------------------------------------------------------
                         slack                                 -7.949    

Slack (VIOLATED) :        -7.949ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        2.403ns  (logic 0.608ns (25.301%)  route 1.795ns (74.699%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 198.290 - 200.004 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 202.890 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.456   202.890    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X17Y222        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDCE (Prop_fdce_C_Q)         0.223   203.113 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/Q
                         net (fo=48, routed)          0.707   203.820    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/trainning_words[5]
    SLICE_X18Y220        LUT6 (Prop_lut6_I1_O)        0.043   203.863 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[2]_i_8/O
                         net (fo=1, routed)           0.000   203.863    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[2]_i_8_n_0
    SLICE_X18Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256   204.119 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]_i_2/CO[3]
                         net (fo=4, routed)           0.866   204.985    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos17_out
    SLICE_X20Y216        LUT4 (Prop_lut4_I3_O)        0.043   205.028 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_5/O
                         net (fo=3, routed)           0.112   205.140    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_5_n_0
    SLICE_X20Y216        LUT6 (Prop_lut6_I5_O)        0.043   205.183 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2/O
                         net (fo=4, routed)           0.110   205.293    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2_n_0
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.289   198.290    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[1]/C
                         clock pessimism              0.000   198.290    
                         clock uncertainty           -0.767   197.522    
    SLICE_X20Y216        FDRE (Setup_fdre_C_CE)      -0.178   197.344    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[1]
  -------------------------------------------------------------------
                         required time                        197.344    
                         arrival time                        -205.293    
  -------------------------------------------------------------------
                         slack                                 -7.949    

Slack (VIOLATED) :        -7.949ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        2.403ns  (logic 0.608ns (25.301%)  route 1.795ns (74.699%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 198.290 - 200.004 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 202.890 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.456   202.890    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X17Y222        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDCE (Prop_fdce_C_Q)         0.223   203.113 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/Q
                         net (fo=48, routed)          0.707   203.820    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/trainning_words[5]
    SLICE_X18Y220        LUT6 (Prop_lut6_I1_O)        0.043   203.863 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[2]_i_8/O
                         net (fo=1, routed)           0.000   203.863    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[2]_i_8_n_0
    SLICE_X18Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256   204.119 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]_i_2/CO[3]
                         net (fo=4, routed)           0.866   204.985    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos17_out
    SLICE_X20Y216        LUT4 (Prop_lut4_I3_O)        0.043   205.028 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_5/O
                         net (fo=3, routed)           0.112   205.140    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_5_n_0
    SLICE_X20Y216        LUT6 (Prop_lut6_I5_O)        0.043   205.183 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2/O
                         net (fo=4, routed)           0.110   205.293    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2_n_0
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.289   198.290    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/C
                         clock pessimism              0.000   198.290    
                         clock uncertainty           -0.767   197.522    
    SLICE_X20Y216        FDRE (Setup_fdre_C_CE)      -0.178   197.344    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]
  -------------------------------------------------------------------
                         required time                        197.344    
                         arrival time                        -205.293    
  -------------------------------------------------------------------
                         slack                                 -7.949    

Slack (VIOLATED) :        -7.949ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        2.403ns  (logic 0.608ns (25.301%)  route 1.795ns (74.699%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 198.290 - 200.004 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 202.890 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.456   202.890    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X17Y222        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDCE (Prop_fdce_C_Q)         0.223   203.113 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/Q
                         net (fo=48, routed)          0.707   203.820    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/trainning_words[5]
    SLICE_X18Y220        LUT6 (Prop_lut6_I1_O)        0.043   203.863 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[2]_i_8/O
                         net (fo=1, routed)           0.000   203.863    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[2]_i_8_n_0
    SLICE_X18Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256   204.119 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]_i_2/CO[3]
                         net (fo=4, routed)           0.866   204.985    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos17_out
    SLICE_X20Y216        LUT4 (Prop_lut4_I3_O)        0.043   205.028 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_5/O
                         net (fo=3, routed)           0.112   205.140    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_5_n_0
    SLICE_X20Y216        LUT6 (Prop_lut6_I5_O)        0.043   205.183 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2/O
                         net (fo=4, routed)           0.110   205.293    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2_n_0
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.289   198.290    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]/C
                         clock pessimism              0.000   198.290    
                         clock uncertainty           -0.767   197.522    
    SLICE_X20Y216        FDRE (Setup_fdre_C_CE)      -0.178   197.344    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]
  -------------------------------------------------------------------
                         required time                        197.344    
                         arrival time                        -205.293    
  -------------------------------------------------------------------
                         slack                                 -7.949    

Slack (VIOLATED) :        -7.944ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        2.592ns  (logic 0.598ns (23.067%)  route 1.994ns (76.933%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 198.290 - 200.004 ) 
    Source Clock Delay      (SCD):    2.892ns = ( 202.892 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.458   202.892    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X13Y221        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y221        FDCE (Prop_fdce_C_Q)         0.223   203.115 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/Q
                         net (fo=48, routed)          0.726   203.841    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/trainning_words[2]
    SLICE_X20Y218        LUT6 (Prop_lut6_I1_O)        0.043   203.884 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_29/O
                         net (fo=1, routed)           0.000   203.884    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_29_n_0
    SLICE_X20Y218        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246   204.130 f  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]_i_9/CO[3]
                         net (fo=3, routed)           0.594   204.724    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos117_out
    SLICE_X18Y216        LUT4 (Prop_lut4_I3_O)        0.043   204.767 f  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_3/O
                         net (fo=5, routed)           0.250   205.017    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_3_n_0
    SLICE_X19Y217        LUT5 (Prop_lut5_I4_O)        0.043   205.060 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[2]_i_1/O
                         net (fo=1, routed)           0.424   205.484    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[2]_i_1_n_0
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.289   198.290    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/clk
    SLICE_X20Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/C
                         clock pessimism              0.000   198.290    
                         clock uncertainty           -0.767   197.522    
    SLICE_X20Y216        FDRE (Setup_fdre_C_D)        0.018   197.540    BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]
  -------------------------------------------------------------------
                         required time                        197.540    
                         arrival time                        -205.484    
  -------------------------------------------------------------------
                         slack                                 -7.944    

Slack (VIOLATED) :        -7.926ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        2.384ns  (logic 0.608ns (25.505%)  route 1.776ns (74.495%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 198.293 - 200.004 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 202.890 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.456   202.890    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X23Y220        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y220        FDCE (Prop_fdce_C_Q)         0.223   203.113 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[3]/Q
                         net (fo=48, routed)          0.638   203.751    BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/trainning_words[3]
    SLICE_X12Y220        LUT6 (Prop_lut6_I5_O)        0.043   203.794 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos[3]_i_45/O
                         net (fo=1, routed)           0.000   203.794    BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos[3]_i_45_n_0
    SLICE_X12Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256   204.050 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[3]_i_22/CO[3]
                         net (fo=4, routed)           0.510   204.561    BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos13_out
    SLICE_X14Y218        LUT2 (Prop_lut2_I1_O)        0.043   204.604 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos[3]_i_6/O
                         net (fo=1, routed)           0.431   205.035    BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos[3]_i_6_n_0
    SLICE_X13Y217        LUT6 (Prop_lut6_I2_O)        0.043   205.078 r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos[3]_i_2/O
                         net (fo=4, routed)           0.196   205.274    BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos[3]_i_2_n_0
    SLICE_X14Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         1.292   198.293    BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/clk
    SLICE_X14Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[0]/C
                         clock pessimism              0.000   198.293    
                         clock uncertainty           -0.767   197.525    
    SLICE_X14Y216        FDRE (Setup_fdre_C_CE)      -0.178   197.347    BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[0]
  -------------------------------------------------------------------
                         required time                        197.347    
                         arrival time                        -205.274    
  -------------------------------------------------------------------
                         slack                                 -7.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/xhs_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/xhs_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (49.961%)  route 0.118ns (50.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.407ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.660     1.413    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aclk
    SLICE_X10Y228        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/xhs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y228        FDCE (Prop_fdce_C_Q)         0.118     1.531 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/xhs_out_reg/Q
                         net (fo=4, routed)           0.118     1.649    BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/xhs
    SLICE_X10Y229        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/xhs_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.883    -0.407    BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/clk
    SLICE_X10Y229        FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/xhs_d_reg/C
                         clock pessimism              0.000    -0.407    
                         clock uncertainty            0.767     0.360    
    SLICE_X10Y229        FDCE (Hold_fdce_C_D)         0.037     0.397    BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/xhs_d_reg
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.114%)  route 0.156ns (60.886%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.619     1.372    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X1Y160         FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.100     1.472 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[0]/Q
                         net (fo=4, routed)           0.156     1.628    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/in_delay_tap_in[0]
    IDELAY_X0Y160        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.827    -0.463    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/clk_div_in
    IDELAY_X0Y160        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.463    
                         clock uncertainty            0.767     0.304    
    IDELAY_X0Y160        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.066     0.370    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.797%)  route 0.158ns (61.203%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.462ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.620     1.373    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X1Y190         FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y190         FDRE (Prop_fdre_C_Q)         0.100     1.473 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[10]/Q
                         net (fo=4, routed)           0.158     1.631    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/in_delay_tap_in[10]
    IDELAY_X0Y190        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.828    -0.462    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/clk_div_in
    IDELAY_X0Y190        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000    -0.462    
                         clock uncertainty            0.767     0.305    
    IDELAY_X0Y190        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.066     0.371    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/xhs_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/xhs_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.118ns (48.455%)  route 0.126ns (51.545%))
  Logic Levels:           0  
  Clock Path Skew:        -1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.660     1.413    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aclk
    SLICE_X10Y228        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/xhs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y228        FDCE (Prop_fdce_C_Q)         0.118     1.531 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/xhs_out_reg/Q
                         net (fo=4, routed)           0.126     1.657    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/xhs
    SLICE_X8Y228         FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/xhs_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.882    -0.408    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/clk
    SLICE_X8Y228         FDCE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/xhs_d_reg/C
                         clock pessimism              0.000    -0.408    
                         clock uncertainty            0.767     0.359    
    SLICE_X8Y228         FDCE (Hold_fdce_C_D)         0.037     0.396    BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/xhs_d_reg
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.712%)  route 0.158ns (61.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.613     1.366    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X1Y180         FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.100     1.466 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[15]/Q
                         net (fo=4, routed)           0.158     1.624    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/in_delay_tap_in[15]
    IDELAY_X0Y180        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.819    -0.471    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/clk_div_in
    IDELAY_X0Y180        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000    -0.471    
                         clock uncertainty            0.767     0.296    
    IDELAY_X0Y180        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.066     0.362    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.119%)  route 0.156ns (56.881%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.619     1.372    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X0Y160         FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.118     1.490 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[2]/Q
                         net (fo=4, routed)           0.156     1.646    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/in_delay_tap_in[2]
    IDELAY_X0Y160        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.827    -0.463    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/clk_div_in
    IDELAY_X0Y160        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.463    
                         clock uncertainty            0.767     0.304    
    IDELAY_X0Y160        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.066     0.370    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.119%)  route 0.156ns (56.881%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.619     1.372    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X0Y160         FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.118     1.490 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[3]/Q
                         net (fo=4, routed)           0.156     1.646    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/in_delay_tap_in[3]
    IDELAY_X0Y160        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.827    -0.463    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/clk_div_in
    IDELAY_X0Y160        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.463    
                         clock uncertainty            0.767     0.304    
    IDELAY_X0Y160        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.066     0.370    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.016%)  route 0.156ns (56.984%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.619     1.372    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X0Y160         FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.118     1.490 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[4]/Q
                         net (fo=4, routed)           0.156     1.646    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/in_delay_tap_in[4]
    IDELAY_X0Y160        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.827    -0.463    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/clk_div_in
    IDELAY_X0Y160        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.463    
                         clock uncertainty            0.767     0.304    
    IDELAY_X0Y160        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.066     0.370    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.119%)  route 0.156ns (56.881%))
  Logic Levels:           0  
  Clock Path Skew:        -1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.612     1.365    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X0Y170         FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.118     1.483 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[6]/Q
                         net (fo=4, routed)           0.156     1.639    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/in_delay_tap_in[6]
    IDELAY_X0Y170        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.818    -0.472    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/clk_div_in
    IDELAY_X0Y170        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000    -0.472    
                         clock uncertainty            0.767     0.295    
    IDELAY_X0Y170        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.066     0.361    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.705%)  route 0.158ns (57.295%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.462ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.767ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.857ns
    Phase Error              (PE):    0.337ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.620     1.373    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X0Y190         FDRE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y190         FDRE (Prop_fdre_C_Q)         0.118     1.491 r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[13]/Q
                         net (fo=4, routed)           0.158     1.649    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/in_delay_tap_in[13]
    IDELAY_X0Y190        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=671, routed)         0.828    -0.462    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/clk_div_in
    IDELAY_X0Y190        IDELAYE2                                     r  BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000    -0.462    
                         clock uncertainty            0.767     0.305    
    IDELAY_X0Y190        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.066     0.371    BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  1.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_out_div_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.293ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.293ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.615ns  (logic 0.204ns (33.192%)  route 0.411ns (66.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y207                                     0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X21Y207        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.411     0.615    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X24Y207        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X24Y207        FDRE (Setup_fdre_C_D)       -0.092    24.908    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                 24.293    

Slack (MET) :             24.340ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.951%)  route 0.363ns (64.049%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y223                                     0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y223        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.363     0.567    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X28Y224        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X28Y224        FDRE (Setup_fdre_C_D)       -0.093    24.907    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                 24.340    

Slack (MET) :             24.344ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.564ns  (logic 0.204ns (36.185%)  route 0.360ns (63.815%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y216                                     0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X24Y216        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.360     0.564    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X25Y216        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X25Y216        FDRE (Setup_fdre_C_D)       -0.092    24.908    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                 24.344    

Slack (MET) :             24.359ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.632ns  (logic 0.223ns (35.311%)  route 0.409ns (64.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y206                                     0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X23Y206        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.409     0.632    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X24Y206        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X24Y206        FDRE (Setup_fdre_C_D)       -0.009    24.991    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.991    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 24.359    

Slack (MET) :             24.372ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.992%)  route 0.363ns (64.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y222                                     0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y222        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.363     0.567    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X30Y223        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X30Y223        FDRE (Setup_fdre_C_D)       -0.061    24.939    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.939    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                 24.372    

Slack (MET) :             24.376ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.034%)  route 0.362ns (63.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y210                                      0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y210         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.362     0.566    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X10Y210        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X10Y210        FDRE (Setup_fdre_C_D)       -0.058    24.942    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 24.376    

Slack (MET) :             24.378ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.533ns  (logic 0.204ns (38.301%)  route 0.329ns (61.699%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y207                                     0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X21Y207        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.329     0.533    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X24Y207        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X24Y207        FDRE (Setup_fdre_C_D)       -0.089    24.911    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.911    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                 24.378    

Slack (MET) :             24.379ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.563ns  (logic 0.204ns (36.261%)  route 0.359ns (63.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y222                                     0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y222        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.359     0.563    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X30Y224        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X30Y224        FDRE (Setup_fdre_C_D)       -0.058    24.942    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                 24.379    

Slack (MET) :             24.391ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.519ns  (logic 0.204ns (39.271%)  route 0.315ns (60.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y210                                      0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X9Y210         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.315     0.519    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X9Y211         FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y211         FDRE (Setup_fdre_C_D)       -0.090    24.910    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                 24.391    

Slack (MET) :             24.394ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.597ns  (logic 0.223ns (37.340%)  route 0.374ns (62.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y223                                     0.000     0.000 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y223        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.374     0.597    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X28Y224        FDRE                                         r  BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X28Y224        FDRE (Setup_fdre_C_D)       -0.009    24.991    BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.991    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                 24.394    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_main_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_main_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       39.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.820ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.057ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/read_counter_reg[5]/PRE
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.388ns  (logic 0.266ns (2.561%)  route 10.122ns (97.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.569     3.003    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.223     3.226 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.495     5.721    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.043     5.764 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        7.627    13.391    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X38Y269        FDPE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/read_counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.360    52.686    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X38Y269        FDPE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/read_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.947    
                         clock uncertainty           -0.315    52.632    
    SLICE_X38Y269        FDPE (Recov_fdpe_C_PRE)     -0.184    52.448    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/read_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         52.448    
                         arrival time                         -13.391    
  -------------------------------------------------------------------
                         slack                                 39.057    

Slack (MET) :             39.119ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[100]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.302ns  (logic 0.266ns (2.582%)  route 10.036ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.569     3.003    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.223     3.226 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.495     5.721    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.043     5.764 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        7.541    13.305    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X40Y269        FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X40Y269        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[100]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.946    
                         clock uncertainty           -0.315    52.631    
    SLICE_X40Y269        FDCE (Recov_fdce_C_CLR)     -0.208    52.423    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[100]
  -------------------------------------------------------------------
                         required time                         52.423    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                 39.119    

Slack (MET) :             39.119ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[131]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.302ns  (logic 0.266ns (2.582%)  route 10.036ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.569     3.003    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.223     3.226 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.495     5.721    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.043     5.764 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        7.541    13.305    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X40Y269        FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[131]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X40Y269        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[131]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.946    
                         clock uncertainty           -0.315    52.631    
    SLICE_X40Y269        FDCE (Recov_fdce_C_CLR)     -0.208    52.423    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[131]
  -------------------------------------------------------------------
                         required time                         52.423    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                 39.119    

Slack (MET) :             39.119ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[132]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.302ns  (logic 0.266ns (2.582%)  route 10.036ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.569     3.003    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.223     3.226 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.495     5.721    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.043     5.764 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        7.541    13.305    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X40Y269        FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[132]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X40Y269        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[132]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.946    
                         clock uncertainty           -0.315    52.631    
    SLICE_X40Y269        FDCE (Recov_fdce_C_CLR)     -0.208    52.423    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[132]
  -------------------------------------------------------------------
                         required time                         52.423    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                 39.119    

Slack (MET) :             39.119ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[133]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.302ns  (logic 0.266ns (2.582%)  route 10.036ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.569     3.003    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.223     3.226 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.495     5.721    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.043     5.764 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        7.541    13.305    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X40Y269        FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[133]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X40Y269        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[133]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.946    
                         clock uncertainty           -0.315    52.631    
    SLICE_X40Y269        FDCE (Recov_fdce_C_CLR)     -0.208    52.423    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[133]
  -------------------------------------------------------------------
                         required time                         52.423    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                 39.119    

Slack (MET) :             39.119ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[163]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.302ns  (logic 0.266ns (2.582%)  route 10.036ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.569     3.003    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.223     3.226 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.495     5.721    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.043     5.764 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        7.541    13.305    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X40Y269        FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[163]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X40Y269        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[163]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.946    
                         clock uncertainty           -0.315    52.631    
    SLICE_X40Y269        FDCE (Recov_fdce_C_CLR)     -0.208    52.423    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[163]
  -------------------------------------------------------------------
                         required time                         52.423    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                 39.119    

Slack (MET) :             39.119ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[164]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.302ns  (logic 0.266ns (2.582%)  route 10.036ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.569     3.003    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.223     3.226 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.495     5.721    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.043     5.764 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        7.541    13.305    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X40Y269        FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[164]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X40Y269        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[164]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.946    
                         clock uncertainty           -0.315    52.631    
    SLICE_X40Y269        FDCE (Recov_fdce_C_CLR)     -0.208    52.423    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[164]
  -------------------------------------------------------------------
                         required time                         52.423    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                 39.119    

Slack (MET) :             39.141ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[68]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 0.266ns (2.582%)  route 10.037ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.569     3.003    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.223     3.226 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.495     5.721    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.043     5.764 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        7.542    13.306    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X42Y268        FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X42Y268        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[68]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.946    
                         clock uncertainty           -0.315    52.631    
    SLICE_X42Y268        FDCE (Recov_fdce_C_CLR)     -0.184    52.447    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[68]
  -------------------------------------------------------------------
                         required time                         52.447    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                 39.141    

Slack (MET) :             39.141ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[69]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 0.266ns (2.582%)  route 10.037ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.569     3.003    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.223     3.226 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.495     5.721    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.043     5.764 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        7.542    13.306    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X42Y268        FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X42Y268        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[69]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.946    
                         clock uncertainty           -0.315    52.631    
    SLICE_X42Y268        FDCE (Recov_fdce_C_CLR)     -0.184    52.447    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[69]
  -------------------------------------------------------------------
                         required time                         52.447    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                 39.141    

Slack (MET) :             39.174ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[37]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 0.266ns (2.582%)  route 10.037ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.569     3.003    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.223     3.226 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.495     5.721    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.043     5.764 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        7.542    13.306    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X42Y268        FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.359    52.685    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aclk
    SLICE_X42Y268        FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[37]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.946    
                         clock uncertainty           -0.315    52.631    
    SLICE_X42Y268        FDCE (Recov_fdce_C_CLR)     -0.151    52.480    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data_reg[37]
  -------------------------------------------------------------------
                         required time                         52.480    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                 39.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.820ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[9]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.128ns (6.541%)  route 1.829ns (93.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.711     1.464    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.409     2.973    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.028     3.001 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        0.420     3.421    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aresetn_0
    SLICE_X4Y240         FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.926     1.727    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aclk
    SLICE_X4Y240         FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[9]/C
                         clock pessimism             -0.076     1.651    
    SLICE_X4Y240         FDCE (Remov_fdce_C_CLR)     -0.050     1.601    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[2]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.128ns (6.541%)  route 1.829ns (93.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.711     1.464    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.409     2.973    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.028     3.001 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        0.420     3.421    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aresetn_0
    SLICE_X5Y240         FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.926     1.727    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aclk
    SLICE_X5Y240         FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[2]/C
                         clock pessimism             -0.076     1.651    
    SLICE_X5Y240         FDCE (Remov_fdce_C_CLR)     -0.069     1.582    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[3]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.128ns (6.541%)  route 1.829ns (93.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.711     1.464    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.409     2.973    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.028     3.001 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        0.420     3.421    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aresetn_0
    SLICE_X5Y240         FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.926     1.727    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aclk
    SLICE_X5Y240         FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[3]/C
                         clock pessimism             -0.076     1.651    
    SLICE_X5Y240         FDCE (Remov_fdce_C_CLR)     -0.069     1.582    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[8]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.128ns (6.541%)  route 1.829ns (93.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.711     1.464    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.409     2.973    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.028     3.001 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        0.420     3.421    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aresetn_0
    SLICE_X5Y240         FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.926     1.727    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aclk
    SLICE_X5Y240         FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[8]/C
                         clock pessimism             -0.076     1.651    
    SLICE_X5Y240         FDCE (Remov_fdce_C_CLR)     -0.069     1.582    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[3]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.128ns (6.541%)  route 1.829ns (93.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.711     1.464    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.409     2.973    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.028     3.001 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        0.420     3.421    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aresetn_0
    SLICE_X5Y240         FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.926     1.727    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aclk
    SLICE_X5Y240         FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[3]/C
                         clock pessimism             -0.076     1.651    
    SLICE_X5Y240         FDCE (Remov_fdce_C_CLR)     -0.069     1.582    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.924ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[12]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.128ns (6.213%)  route 1.932ns (93.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.711     1.464    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.409     2.973    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.028     3.001 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        0.523     3.524    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aresetn_0
    SLICE_X4Y239         FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.925     1.726    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aclk
    SLICE_X4Y239         FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[12]/C
                         clock pessimism             -0.076     1.650    
    SLICE_X4Y239         FDCE (Remov_fdce_C_CLR)     -0.050     1.600    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.924ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[13]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.128ns (6.213%)  route 1.932ns (93.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.711     1.464    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.409     2.973    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.028     3.001 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        0.523     3.524    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aresetn_0
    SLICE_X4Y239         FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.925     1.726    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aclk
    SLICE_X4Y239         FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[13]/C
                         clock pessimism             -0.076     1.650    
    SLICE_X4Y239         FDCE (Remov_fdce_C_CLR)     -0.050     1.600    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.967ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/exposure_time_reg[11]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.128ns (6.088%)  route 1.975ns (93.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.711     1.464    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.409     2.973    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.028     3.001 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        0.565     3.567    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module_n_0
    SLICE_X6Y238         FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/exposure_time_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.925     1.726    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/s_axi_ctrl_aclk
    SLICE_X6Y238         FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/exposure_time_reg[11]/C
                         clock pessimism             -0.076     1.650    
    SLICE_X6Y238         FDCE (Remov_fdce_C_CLR)     -0.050     1.600    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/exposure_time_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.974ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[1]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.128ns (6.067%)  route 1.982ns (93.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.711     1.464    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.409     2.973    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.028     3.001 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        0.573     3.574    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aresetn_0
    SLICE_X2Y237         FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.925     1.726    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aclk
    SLICE_X2Y237         FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[1]/C
                         clock pessimism             -0.076     1.650    
    SLICE_X2Y237         FDCE (Remov_fdce_C_CLR)     -0.050     1.600    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/counter2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.974ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/fsm_de_reg[1]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.128ns (6.067%)  route 1.982ns (93.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.711     1.464    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X44Y299        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.409     2.973    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/s_axi_ctrl_aresetn
    SLICE_X6Y249         LUT1 (Prop_lut1_I0_O)        0.028     3.001 f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_en_i_2/O
                         net (fo=1072, routed)        0.573     3.574    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aresetn_0
    SLICE_X2Y237         FDCE                                         f  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/fsm_de_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.925     1.726    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/s_axi_ctrl_aclk
    SLICE_X2Y237         FDCE                                         r  BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/fsm_de_reg[1]/C
                         clock pessimism             -0.076     1.650    
    SLICE_X2Y237         FDCE (Remov_fdce_C_CLR)     -0.050     1.600    BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/fsm_de_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  1.974    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.046ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[11]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.302ns (11.923%)  route 2.231ns (88.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.405     2.839    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X42Y238        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y238        FDRE (Prop_fdre_C_Q)         0.259     3.098 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.391     4.489    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X22Y238        LUT1 (Prop_lut1_I0_O)        0.043     4.532 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=74, routed)          0.840     5.372    BRAM_SPI_i/StoreImg_0/inst/if_inst/clear
    SLICE_X28Y235        FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.288    27.614    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X28Y235        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[11]/C
                         clock pessimism              0.231    27.845    
                         clock uncertainty           -0.216    27.629    
    SLICE_X28Y235        FDCE (Recov_fdce_C_CLR)     -0.212    27.417    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         27.417    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 22.046    

Slack (MET) :             22.046ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.302ns (11.923%)  route 2.231ns (88.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.405     2.839    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X42Y238        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y238        FDRE (Prop_fdre_C_Q)         0.259     3.098 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.391     4.489    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X22Y238        LUT1 (Prop_lut1_I0_O)        0.043     4.532 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=74, routed)          0.840     5.372    BRAM_SPI_i/StoreImg_0/inst/if_inst/clear
    SLICE_X28Y235        FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.288    27.614    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X28Y235        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[12]/C
                         clock pessimism              0.231    27.845    
                         clock uncertainty           -0.216    27.629    
    SLICE_X28Y235        FDCE (Recov_fdce_C_CLR)     -0.212    27.417    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         27.417    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 22.046    

Slack (MET) :             22.046ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[13]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.302ns (11.923%)  route 2.231ns (88.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.405     2.839    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X42Y238        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y238        FDRE (Prop_fdre_C_Q)         0.259     3.098 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.391     4.489    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X22Y238        LUT1 (Prop_lut1_I0_O)        0.043     4.532 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=74, routed)          0.840     5.372    BRAM_SPI_i/StoreImg_0/inst/if_inst/clear
    SLICE_X28Y235        FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.288    27.614    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X28Y235        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[13]/C
                         clock pessimism              0.231    27.845    
                         clock uncertainty           -0.216    27.629    
    SLICE_X28Y235        FDCE (Recov_fdce_C_CLR)     -0.212    27.417    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         27.417    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 22.046    

Slack (MET) :             22.046ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.302ns (11.923%)  route 2.231ns (88.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.405     2.839    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X42Y238        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y238        FDRE (Prop_fdre_C_Q)         0.259     3.098 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.391     4.489    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X22Y238        LUT1 (Prop_lut1_I0_O)        0.043     4.532 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=74, routed)          0.840     5.372    BRAM_SPI_i/StoreImg_0/inst/if_inst/clear
    SLICE_X28Y235        FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.288    27.614    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X28Y235        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[14]/C
                         clock pessimism              0.231    27.845    
                         clock uncertainty           -0.216    27.629    
    SLICE_X28Y235        FDCE (Recov_fdce_C_CLR)     -0.212    27.417    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         27.417    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 22.046    

Slack (MET) :             22.046ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[15]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.302ns (11.923%)  route 2.231ns (88.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.405     2.839    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X42Y238        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y238        FDRE (Prop_fdre_C_Q)         0.259     3.098 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.391     4.489    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X22Y238        LUT1 (Prop_lut1_I0_O)        0.043     4.532 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=74, routed)          0.840     5.372    BRAM_SPI_i/StoreImg_0/inst/if_inst/clear
    SLICE_X28Y235        FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.288    27.614    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X28Y235        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[15]/C
                         clock pessimism              0.231    27.845    
                         clock uncertainty           -0.216    27.629    
    SLICE_X28Y235        FDCE (Recov_fdce_C_CLR)     -0.212    27.417    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         27.417    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 22.046    

Slack (MET) :             22.046ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[20]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.302ns (11.923%)  route 2.231ns (88.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.405     2.839    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X42Y238        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y238        FDRE (Prop_fdre_C_Q)         0.259     3.098 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.391     4.489    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X22Y238        LUT1 (Prop_lut1_I0_O)        0.043     4.532 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=74, routed)          0.840     5.372    BRAM_SPI_i/StoreImg_0/inst/if_inst/clear
    SLICE_X28Y235        FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.288    27.614    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X28Y235        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[20]/C
                         clock pessimism              0.231    27.845    
                         clock uncertainty           -0.216    27.629    
    SLICE_X28Y235        FDCE (Recov_fdce_C_CLR)     -0.212    27.417    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         27.417    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 22.046    

Slack (MET) :             22.207ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_wr_en_reg/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.302ns (12.444%)  route 2.125ns (87.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 27.611 - 25.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.405     2.839    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X42Y238        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y238        FDRE (Prop_fdre_C_Q)         0.259     3.098 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.391     4.489    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X22Y238        LUT1 (Prop_lut1_I0_O)        0.043     4.532 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=74, routed)          0.734     5.266    BRAM_SPI_i/StoreImg_0/inst/if_inst/clear
    SLICE_X26Y231        FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.285    27.611    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X26Y231        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_wr_en_reg/C
                         clock pessimism              0.231    27.842    
                         clock uncertainty           -0.216    27.626    
    SLICE_X26Y231        FDCE (Recov_fdce_C_CLR)     -0.154    27.472    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         27.472    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                 22.207    

Slack (MET) :             22.222ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/pkg_wr_areq_reg/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.302ns (12.812%)  route 2.055ns (87.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns = ( 27.615 - 25.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.405     2.839    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X42Y238        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y238        FDRE (Prop_fdre_C_Q)         0.259     3.098 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.391     4.489    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X22Y238        LUT1 (Prop_lut1_I0_O)        0.043     4.532 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=74, routed)          0.664     5.196    BRAM_SPI_i/StoreImg_0/inst/if_inst/clear
    SLICE_X25Y235        FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/pkg_wr_areq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.289    27.615    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X25Y235        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/pkg_wr_areq_reg/C
                         clock pessimism              0.231    27.846    
                         clock uncertainty           -0.216    27.630    
    SLICE_X25Y235        FDCE (Recov_fdce_C_CLR)     -0.212    27.418    BRAM_SPI_i/StoreImg_0/inst/if_inst/pkg_wr_areq_reg
  -------------------------------------------------------------------
                         required time                         27.418    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 22.222    

Slack (MET) :             22.255ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.302ns (12.968%)  route 2.027ns (87.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.405     2.839    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X42Y238        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y238        FDRE (Prop_fdre_C_Q)         0.259     3.098 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.391     4.489    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X22Y238        LUT1 (Prop_lut1_I0_O)        0.043     4.532 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=74, routed)          0.636     5.168    BRAM_SPI_i/StoreImg_0/inst/if_inst/clear
    SLICE_X21Y235        FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.293    27.619    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X21Y235        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[3]/C
                         clock pessimism              0.231    27.850    
                         clock uncertainty           -0.216    27.634    
    SLICE_X21Y235        FDCE (Recov_fdce_C_CLR)     -0.212    27.422    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         27.422    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                 22.255    

Slack (MET) :             22.255ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.302ns (12.968%)  route 2.027ns (87.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.405     2.839    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X42Y238        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y238        FDRE (Prop_fdre_C_Q)         0.259     3.098 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.391     4.489    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X22Y238        LUT1 (Prop_lut1_I0_O)        0.043     4.532 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=74, routed)          0.636     5.168    BRAM_SPI_i/StoreImg_0/inst/if_inst/clear
    SLICE_X21Y235        FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        1.293    27.619    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X21Y235        FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[8]/C
                         clock pessimism              0.231    27.850    
                         clock uncertainty           -0.216    27.634    
    SLICE_X21Y235        FDCE (Recov_fdce_C_CLR)     -0.212    27.422    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         27.422    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                 22.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (36.012%)  route 0.162ns (63.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.665     1.418    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y248        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDPE (Prop_fdpe_C_Q)         0.091     1.509 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.162     1.671    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y248        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.892     1.693    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y248        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.261     1.432    
    SLICE_X26Y248        FDPE (Remov_fdpe_C_PRE)     -0.090     1.342    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (36.012%)  route 0.162ns (63.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.665     1.418    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y248        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDPE (Prop_fdpe_C_Q)         0.091     1.509 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.162     1.671    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y248        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.892     1.693    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y248        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.261     1.432    
    SLICE_X26Y248        FDPE (Remov_fdpe_C_PRE)     -0.090     1.342    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (36.012%)  route 0.162ns (63.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.665     1.418    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y248        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDPE (Prop_fdpe_C_Q)         0.091     1.509 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.162     1.671    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y248        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.892     1.693    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y248        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.261     1.432    
    SLICE_X26Y248        FDPE (Remov_fdpe_C_PRE)     -0.090     1.342    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.107ns (31.724%)  route 0.230ns (68.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.712     1.465    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X32Y255        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y255        FDPE (Prop_fdpe_C_Q)         0.107     1.572 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.230     1.802    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X29Y254        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.980     1.781    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X29Y254        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.261     1.520    
    SLICE_X29Y254        FDPE (Remov_fdpe_C_PRE)     -0.108     1.412    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.107ns (31.724%)  route 0.230ns (68.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.712     1.465    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X32Y255        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y255        FDPE (Prop_fdpe_C_Q)         0.107     1.572 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.230     1.802    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X29Y254        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.980     1.781    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X29Y254        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.261     1.520    
    SLICE_X29Y254        FDPE (Remov_fdpe_C_PRE)     -0.108     1.412    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.107ns (35.749%)  route 0.192ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.665     1.418    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y248        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y248        FDPE (Prop_fdpe_C_Q)         0.107     1.525 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.717    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X27Y247        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.892     1.693    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X27Y247        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.261     1.432    
    SLICE_X27Y247        FDPE (Remov_fdpe_C_PRE)     -0.108     1.324    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.107ns (35.749%)  route 0.192ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.665     1.418    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y248        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y248        FDPE (Prop_fdpe_C_Q)         0.107     1.525 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.717    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X27Y247        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.892     1.693    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X27Y247        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.261     1.432    
    SLICE_X27Y247        FDPE (Remov_fdpe_C_PRE)     -0.108     1.324    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.107ns (31.587%)  route 0.232ns (68.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.712     1.465    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y255        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y255        FDPE (Prop_fdpe_C_Q)         0.107     1.572 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.232     1.804    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y255        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.958     1.759    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X32Y255        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.261     1.498    
    SLICE_X32Y255        FDPE (Remov_fdpe_C_PRE)     -0.088     1.410    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.107ns (31.587%)  route 0.232ns (68.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.712     1.465    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y255        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y255        FDPE (Prop_fdpe_C_Q)         0.107     1.572 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.232     1.804    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y255        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.958     1.759    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X32Y255        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.261     1.498    
    SLICE_X32Y255        FDPE (Remov_fdpe_C_PRE)     -0.088     1.410    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.107ns (31.587%)  route 0.232ns (68.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.712     1.465    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y255        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y255        FDPE (Prop_fdpe_C_Q)         0.107     1.572 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.232     1.804    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y255        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2035, routed)        0.958     1.759    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X32Y255        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.261     1.498    
    SLICE_X32Y255        FDPE (Remov_fdpe_C_PRE)     -0.088     1.410    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.394    





