/* verilator lint_off COMBDLY */
/*
* FIRE4 && FIRE5 EXPAND 1*1   IMPLEMENTATION
* INPUT SIZE: 32*32*32
* OUTPUT SIZE: 32*32*128
* STRIDE: 1
* PAD:	0
* WINDOW: 1*1
*/
module fire8_9_squeeze #(
	parameter WOUT = 8,
	parameter DSP_NO = 112,
	parameter W_IN8 = 16,
	parameter W_IN9 = 8,
	parameter WIDTH = 16 ,
	parameter CHIN9 = 512 , 
	parameter CHIN8 = 384, 
	parameter KERNEL_DIM9 = 1 ,
	parameter KERNEL_DIM8 = 3  
)
(
	input clk,
//	input rst,
	input fire8_squeeze_en,
	input fire9_squeeze_en,
	input [15:0] ifm_8,
	input [15:0] ifm_9,
	input ram_feedback_8,
	input ram_feedback_9,
	output fire8_squeeze_finish,
	output fire9_squeeze_finish,
	output reg fire8_squeeze_sample,
	output reg [WIDTH-1:0] ofm_8 [0:DSP_NO-1],
	output reg [WIDTH-1:0] ofm_9 [0:DSP_NO-1]
);
	reg fire8_squeeze_end;
	reg fire9_squeeze_end;
reg [WIDTH-1:0] ifm ; //MUX OUT
reg [2*WIDTH-1:0] biasing_wire [0:DSP_NO-1] ;//MUX OUT
reg [WIDTH-1:0] kernels [0:DSP_NO-1] ; //MUX OUT
wire [2*WIDTH-1:0] biasing_wire_8 [0:DSP_NO-1] ;
biasing_fire8_squeeze b7 (
	.bias_mem(biasing_wire_8)
);
wire [2*WIDTH-1:0] biasing_wire_9 [0:DSP_NO-1] ;
biasing_fire9_squeeze b8 (
	.bias_mem(biasing_wire_9)
);
///////////////////////////////////
//KERNELS INSTANTIATION
///////////////////////////////////
wire [WIDTH-1:0] kernels_8 [0:DSP_NO-1] ; 
wire [WIDTH-1:0] kernels_9 [0:DSP_NO-1] ; 
reg [WIDTH-1:0] kernel_regs [0:DSP_NO-1] ; 
reg [$clog2(KERNEL_DIM**2*CHIN)-1:0] weight_rom_address ; 
//////////////////////////////////
rom_fire8_squeeze u_2 (
	.address(weight_rom_address),
	.rom_out(kernels_8)
);
rom_fire9_squeeze u_3 (
	.address(weight_rom_address),
	.rom_out(kernels_9)
);
reg layer_en_reg ;
always @(posedge clk) begin
    layer_en_reg <= fire8_squeeze_en || fire9_squeeze_en ; 
end 
///////////////////////////////////
//this signal is very important to track
//represents a pulse to clr pin of mac 
///////////////////////////////////
reg clr_pulse ; 
reg rom_clr_pulse;
///////
always@(posedge clk) clr_pulse<=rom_clr_pulse;
///////
initial begin
	weight_rom_address<=0;
	rom_clr_pulse<=0;
	clr_counter<=0;
	ram_feedback_reg_8<=1'b0;
	ram_feedback_reg_9<=1'b0;
	fire8_squeeze_timer<=0;
	fire9_squeeze_timer<=0;
	fire8_squeeze_end<=1'b0;
	fire9_squeeze_end<=1'b0;

end
always @(posedge clk/* or negedge rst/*/) begin
	/*if(!rst)
		weight_rom_address<= 0 ; 
	else*/ if (rom_clr_pulse || rst_gen)
		weight_rom_address<= 0;
	else if (fire8_squeeze_en || fire9_squeeze_en)begin
		weight_rom_address<= weight_rom_address+1;
	end
end
wire rst_gen ; 
assign rst_gen = fire8_squeeze_end && fire8_squeeze_en ;
////////////////////////////
//ENABLE SIGNALS MULTIPLEX//
//ROM & INPUTS TO MAC///////
////////////////////////////
always @(*) begin
	if (fire8_squeeze_en) begin
		kernels <= kernels_8 ;
		biasing_wire <= biasing_wire_8 ; 	
		ifm<= ifm_8 ; 
	end
	else begin 
		kernels <= kernels_9 ;
		biasing_wire <= biasing_wire_9 ; 
		ifm<= ifm_9 ; 
	end
end
always @(posedge clk) begin
	kernel_regs<=kernels ;		
end
////////////////////////////
//GENERATION OF CLR PULSE///
////////////////////////////
reg [$clog2(KERNEL_DIM**2*CHIN):0] clr_counter ; 
always @(posedge clk /*or negedge rst*/) begin
	/*if(!rst) begin
		clr_pulse <= 1'b0 ; 
		rom_clr_pulse <= 1'b0 ; 
		clr_counter <= 0 ;
	end
	else*/ if (!(fire8_squeeze_end && fire9_squeeze_end) && (fire9_squeeze_en || fire8_squeeze_en) && !rst_gen) begin
		if(clr_counter == KERNEL_DIM**2*CHIN-1 ) begin
			rom_clr_pulse<= 1'b1 ; 
			clr_counter <= clr_counter+1 ;
		end
		else if(clr_counter == KERNEL_DIM**2*CHIN) begin
			clr_counter <= 0 ;
			
			rom_clr_pulse <= 1'b0 ; 
		end
		else begin
			
			clr_counter <= clr_counter +1;
			rom_clr_pulse <= 1'b0 ; 
		end
	end
	else if (rst_gen) begin
		rom_clr_pulse <= 1'b0 ; 
		clr_counter <= 0 ;
	end
end
//////////////////////////////
//CORE GENERATION/////////////
//////////////////////////////
wire [2*WIDTH-1:0] ofmw [0:DSP_NO-1];
reg [2*WIDTH-1:0] ofmw2 [0:DSP_NO-1];
genvar i ; 
generate for (i = 0 ; i< DSP_NO ; i++) begin
	mac mac_i (
		.clr(clr_pulse || rst_gen),
		.clk(clk),
	//	.rst(rst),
		.layer_en(layer_en_reg),
		.pix(ifm),
		.mul_out(ofmw[i]),
		.ker(kernel_regs[i])
	);
end
endgenerate
/////////////////////////////////
//OUTPUT IS READY TO BE SAMPLED//
/////////////////////////////////
always @(*) begin
	for (int i = 0 ; i < DSP_NO ; i++) begin
		ofmw2[i]  = ofmw[i] + biasing_wire[i]  ;
	end
end
always@(posedge clk) begin
	if(clr_pulse && (fire8_squeeze_en || fire9_squeeze_en) && !(fire8_squeeze_end && fire9_squeeze_end)) begin
		for (int i = 0 ; i< DSP_NO ; i++) begin
			if(ofmw2[i][31] == 1'b1 ) begin 
				if (fire8_squeeze_en)
					ofm_8[i] <= 16'b0 ;
				else
					ofm_9[i] <= 16'b0 ;
			end
			else begin
				if (fire8_squeeze_en)
					ofm_8[i] <= {ofmw2[i][31],ofmw2[i][28:14]};
				else

					ofm_9[i] <= {ofmw2[i][31],ofmw2[i][28:14]};
			end
		end
	end
end
///////////////////////////////
//CHECK FOR LAYER END//////////
///////////////////////////////
reg [$clog2(WOUT**2):0] fire8_squeeze_timer ;
reg [$clog2(WOUT**2):0] fire9_squeeze_timer ;
always @(posedge clk/* or negedge rst*/) begin
	/*if (!rst) begin
		fire8_squeeze_timer<= 0 ;
		fire9_squeeze_timer<= 0 ;
		fire8_squeeze_end <= 1'b0 ; 
		fire9_squeeze_end <= 1'b0 ; 
	end
	else*/ if (fire8_squeeze_en) begin
		if (fire8_squeeze_timer == WOUT**2+1)
			fire8_squeeze_end <= 1'b1 ;
		else if (clr_pulse)
			fire8_squeeze_timer<= fire8_squeeze_timer+1 ; 
		end
	else begin
		if (fire9_squeeze_timer == WOUT**2+1)
			fire9_squeeze_end <= 1'b1 ;
		else if (clr_pulse)
			fire9_squeeze_timer<= fire9_squeeze_timer+1 ; 
		end
end
always @(posedge clk) begin
	fire8_squeeze_sample <= clr_pulse ; 
end 

(*dont_touch="yes"*)reg ram_feedback_reg_8 ; 
(*dont_touch="yes"*)reg ram_feedback_reg_9 ; 
always @(posedge clk/* or negedge rst*/)begin
	/*if(!rst) begin
		ram_feedback_reg_8<=1'b0 ;
		ram_feedback_reg_9<=1'b0 ;
	end
	else*/ if (ram_feedback_8) 
		ram_feedback_reg_8<= 1'b1 ;
	else if (ram_feedback_9) 
		ram_feedback_reg_9<= 1'b1 ;
end

assign fire8_squeeze_finish = fire8_squeeze_end && !ram_feedback_reg_8 ;
assign fire9_squeeze_finish = fire9_squeeze_end && !ram_feedback_reg_9 ;

endmodule

