// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_gemm_kernel_gemm,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.145540,HLS_SYN_LAT=15721,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3739,HLS_SYN_LUT=4187,HLS_VERSION=2023_1_1}" *)

module kernel_gemm (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alpha,
        beta,
        C_address0,
        C_ce0,
        C_we0,
        C_d0,
        C_q0,
        C_address1,
        C_ce1,
        C_we1,
        C_d1,
        C_q1,
        A_address0,
        A_ce0,
        A_q0,
        B_address0,
        B_ce0,
        B_q0,
        B_address1,
        B_ce1,
        B_q1
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alpha;
input  [31:0] beta;
output  [8:0] C_address0;
output   C_ce0;
output   C_we0;
output  [31:0] C_d0;
input  [31:0] C_q0;
output  [8:0] C_address1;
output   C_ce1;
output   C_we1;
output  [31:0] C_d1;
input  [31:0] C_q1;
output  [9:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [9:0] B_address0;
output   B_ce0;
input  [31:0] B_q0;
output  [9:0] B_address1;
output   B_ce1;
input  [31:0] B_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] C_address0;
reg C_ce0;
reg C_we0;
reg[31:0] C_d0;
reg[8:0] C_address1;
reg C_ce1;
reg C_we1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] phi_mul2_load_reg_411;
wire    ap_CS_fsm_state2;
reg   [4:0] i_1_reg_441;
wire   [8:0] add_ln27_25_fu_218_p2;
reg   [8:0] add_ln27_25_reg_450;
wire    ap_CS_fsm_state4;
wire   [8:0] add_ln27_26_fu_224_p2;
reg   [8:0] add_ln27_26_reg_455;
wire   [8:0] add_ln27_27_fu_230_p2;
reg   [8:0] add_ln27_27_reg_460;
wire   [8:0] add_ln27_28_fu_236_p2;
reg   [8:0] add_ln27_28_reg_465;
wire   [8:0] add_ln27_29_fu_242_p2;
reg   [8:0] add_ln27_29_reg_470;
wire   [8:0] add_ln27_30_fu_248_p2;
reg   [8:0] add_ln27_30_reg_475;
wire   [8:0] add_ln27_31_fu_254_p2;
reg   [8:0] add_ln27_31_reg_480;
wire   [8:0] add_ln27_32_fu_260_p2;
reg   [8:0] add_ln27_32_reg_485;
wire   [8:0] add_ln27_33_fu_266_p2;
reg   [8:0] add_ln27_33_reg_490;
wire   [8:0] add_ln27_34_fu_272_p2;
reg   [8:0] add_ln27_34_reg_495;
wire   [8:0] add_ln27_35_fu_278_p2;
reg   [8:0] add_ln27_35_reg_500;
wire   [8:0] add_ln27_36_fu_284_p2;
reg   [8:0] add_ln27_36_reg_505;
wire   [8:0] add_ln27_37_fu_290_p2;
reg   [8:0] add_ln27_37_reg_510;
wire   [8:0] add_ln27_38_fu_296_p2;
reg   [8:0] add_ln27_38_reg_515;
wire   [8:0] add_ln27_39_fu_302_p2;
reg   [8:0] add_ln27_39_reg_520;
wire   [8:0] add_ln27_40_fu_308_p2;
reg   [8:0] add_ln27_40_reg_525;
wire   [8:0] add_ln27_41_fu_314_p2;
reg   [8:0] add_ln27_41_reg_530;
wire   [8:0] add_ln27_42_fu_320_p2;
reg   [8:0] add_ln27_42_reg_535;
wire   [8:0] add_ln27_43_fu_326_p2;
reg   [8:0] add_ln27_43_reg_540;
wire   [8:0] add_ln27_44_fu_332_p2;
reg   [8:0] add_ln27_44_reg_545;
wire   [8:0] add_ln27_45_fu_338_p2;
reg   [8:0] add_ln27_45_reg_550;
wire   [8:0] add_ln27_46_fu_344_p2;
reg   [8:0] add_ln27_46_reg_555;
wire   [8:0] add_ln27_47_fu_350_p2;
reg   [8:0] add_ln27_47_reg_560;
wire   [8:0] add_ln27_48_fu_356_p2;
reg   [8:0] add_ln27_48_reg_565;
wire   [9:0] empty_fu_380_p2;
reg   [9:0] empty_reg_570;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_start;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_done;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_idle;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_ready;
wire   [8:0] grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_address0;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_ce0;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_we0;
wire   [31:0] grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_d0;
wire   [8:0] grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_address1;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_ce1;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_start;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_done;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_idle;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_ready;
wire   [8:0] grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_address0;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_ce0;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_we0;
wire   [31:0] grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_d0;
wire   [8:0] grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_address1;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_ce1;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_we1;
wire   [31:0] grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_d1;
wire   [9:0] grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_A_address0;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_A_ce0;
wire   [9:0] grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_B_address0;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_B_ce0;
wire   [9:0] grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_B_address1;
wire    grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_B_ce1;
reg    grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_start_reg;
wire   [0:0] icmp_ln22_fu_196_p2;
wire    ap_CS_fsm_state3;
reg    grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [8:0] phi_mul2_fu_108;
wire   [8:0] add_ln22_1_fu_190_p2;
reg   [4:0] i_fu_112;
wire   [4:0] add_ln22_fu_202_p2;
wire   [5:0] tmp_1_fu_369_p3;
wire   [9:0] tmp_fu_362_p3;
wire   [9:0] tmp_1_cast_fu_376_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_start_reg = 1'b0;
#0 grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_start_reg = 1'b0;
end

kernel_gemm_kernel_gemm_Pipeline_VITIS_LOOP_23_2 grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_start),
    .ap_done(grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_done),
    .ap_idle(grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_idle),
    .ap_ready(grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_ready),
    .phi_mul2(phi_mul2_load_reg_411),
    .C_address0(grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_address0),
    .C_ce0(grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_ce0),
    .C_we0(grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_we0),
    .C_d0(grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_d0),
    .C_address1(grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_address1),
    .C_ce1(grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_ce1),
    .C_q1(C_q1),
    .beta_cast(beta)
);

kernel_gemm_kernel_gemm_Pipeline_VITIS_LOOP_25_3 grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_start),
    .ap_done(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_done),
    .ap_idle(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_idle),
    .ap_ready(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_ready),
    .C_address0(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_address0),
    .C_ce0(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_ce0),
    .C_we0(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_we0),
    .C_d0(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_d0),
    .C_q0(C_q0),
    .C_address1(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_address1),
    .C_ce1(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_ce1),
    .C_we1(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_we1),
    .C_d1(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_d1),
    .C_q1(C_q1),
    .add_ln27_48(add_ln27_48_reg_565),
    .add_ln27_47(add_ln27_47_reg_560),
    .add_ln27_46(add_ln27_46_reg_555),
    .add_ln27_45(add_ln27_45_reg_550),
    .add_ln27_44(add_ln27_44_reg_545),
    .add_ln27_43(add_ln27_43_reg_540),
    .add_ln27_42(add_ln27_42_reg_535),
    .add_ln27_41(add_ln27_41_reg_530),
    .add_ln27_40(add_ln27_40_reg_525),
    .add_ln27_39(add_ln27_39_reg_520),
    .add_ln27_38(add_ln27_38_reg_515),
    .add_ln27_37(add_ln27_37_reg_510),
    .add_ln27_36(add_ln27_36_reg_505),
    .add_ln27_35(add_ln27_35_reg_500),
    .add_ln27_34(add_ln27_34_reg_495),
    .add_ln27_33(add_ln27_33_reg_490),
    .add_ln27_32(add_ln27_32_reg_485),
    .add_ln27_31(add_ln27_31_reg_480),
    .add_ln27_30(add_ln27_30_reg_475),
    .add_ln27_29(add_ln27_29_reg_470),
    .add_ln27_28(add_ln27_28_reg_465),
    .add_ln27_27(add_ln27_27_reg_460),
    .add_ln27_26(add_ln27_26_reg_455),
    .add_ln27_25(add_ln27_25_reg_450),
    .phi_mul2(phi_mul2_load_reg_411),
    .empty(empty_reg_570),
    .A_address0(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_A_address0),
    .A_ce0(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_A_ce0),
    .A_q0(A_q0),
    .B_address0(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_B_address0),
    .B_ce0(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_B_ce0),
    .B_q0(B_q0),
    .B_address1(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_B_address1),
    .B_ce1(grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_B_ce1),
    .B_q1(B_q1),
    .conv_i70(alpha)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln22_fu_196_p2 == 1'd0))) begin
            grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_ready == 1'b1)) begin
            grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_ready == 1'b1)) begin
            grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_112 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln22_fu_196_p2 == 1'd0))) begin
        i_fu_112 <= add_ln22_fu_202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul2_fu_108 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln22_fu_196_p2 == 1'd0))) begin
        phi_mul2_fu_108 <= add_ln22_1_fu_190_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln27_25_reg_450 <= add_ln27_25_fu_218_p2;
        add_ln27_26_reg_455 <= add_ln27_26_fu_224_p2;
        add_ln27_27_reg_460 <= add_ln27_27_fu_230_p2;
        add_ln27_28_reg_465 <= add_ln27_28_fu_236_p2;
        add_ln27_29_reg_470 <= add_ln27_29_fu_242_p2;
        add_ln27_30_reg_475 <= add_ln27_30_fu_248_p2;
        add_ln27_31_reg_480 <= add_ln27_31_fu_254_p2;
        add_ln27_32_reg_485 <= add_ln27_32_fu_260_p2;
        add_ln27_33_reg_490 <= add_ln27_33_fu_266_p2;
        add_ln27_34_reg_495 <= add_ln27_34_fu_272_p2;
        add_ln27_35_reg_500 <= add_ln27_35_fu_278_p2;
        add_ln27_36_reg_505 <= add_ln27_36_fu_284_p2;
        add_ln27_37_reg_510 <= add_ln27_37_fu_290_p2;
        add_ln27_38_reg_515 <= add_ln27_38_fu_296_p2;
        add_ln27_39_reg_520 <= add_ln27_39_fu_302_p2;
        add_ln27_40_reg_525 <= add_ln27_40_fu_308_p2;
        add_ln27_41_reg_530 <= add_ln27_41_fu_314_p2;
        add_ln27_42_reg_535 <= add_ln27_42_fu_320_p2;
        add_ln27_43_reg_540 <= add_ln27_43_fu_326_p2;
        add_ln27_44_reg_545 <= add_ln27_44_fu_332_p2;
        add_ln27_45_reg_550 <= add_ln27_45_fu_338_p2;
        add_ln27_46_reg_555 <= add_ln27_46_fu_344_p2;
        add_ln27_47_reg_560 <= add_ln27_47_fu_350_p2;
        add_ln27_48_reg_565 <= add_ln27_48_fu_356_p2;
        empty_reg_570[9 : 1] <= empty_fu_380_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_1_reg_441 <= i_fu_112;
        phi_mul2_load_reg_411 <= phi_mul2_fu_108;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_address0 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        C_address0 = grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_address0;
    end else begin
        C_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_address1 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        C_address1 = grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_address1;
    end else begin
        C_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_ce0 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        C_ce0 = grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_ce0;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_ce1 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        C_ce1 = grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_ce1;
    end else begin
        C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_d0 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        C_d0 = grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_d0;
    end else begin
        C_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_we0 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        C_we0 = grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_C_we0;
    end else begin
        C_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_we1 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_we1;
    end else begin
        C_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln22_fu_196_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln22_fu_196_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln22_fu_196_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_A_address0;

assign A_ce0 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_A_ce0;

assign B_address0 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_B_address0;

assign B_address1 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_B_address1;

assign B_ce0 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_B_ce0;

assign B_ce1 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_B_ce1;

assign C_d1 = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_C_d1;

assign add_ln22_1_fu_190_p2 = (phi_mul2_fu_108 + 9'd25);

assign add_ln22_fu_202_p2 = (i_fu_112 + 5'd1);

assign add_ln27_25_fu_218_p2 = (phi_mul2_load_reg_411 + 9'd1);

assign add_ln27_26_fu_224_p2 = (phi_mul2_load_reg_411 + 9'd2);

assign add_ln27_27_fu_230_p2 = (phi_mul2_load_reg_411 + 9'd3);

assign add_ln27_28_fu_236_p2 = (phi_mul2_load_reg_411 + 9'd4);

assign add_ln27_29_fu_242_p2 = (phi_mul2_load_reg_411 + 9'd5);

assign add_ln27_30_fu_248_p2 = (phi_mul2_load_reg_411 + 9'd6);

assign add_ln27_31_fu_254_p2 = (phi_mul2_load_reg_411 + 9'd7);

assign add_ln27_32_fu_260_p2 = (phi_mul2_load_reg_411 + 9'd8);

assign add_ln27_33_fu_266_p2 = (phi_mul2_load_reg_411 + 9'd9);

assign add_ln27_34_fu_272_p2 = (phi_mul2_load_reg_411 + 9'd10);

assign add_ln27_35_fu_278_p2 = (phi_mul2_load_reg_411 + 9'd11);

assign add_ln27_36_fu_284_p2 = (phi_mul2_load_reg_411 + 9'd12);

assign add_ln27_37_fu_290_p2 = (phi_mul2_load_reg_411 + 9'd13);

assign add_ln27_38_fu_296_p2 = (phi_mul2_load_reg_411 + 9'd14);

assign add_ln27_39_fu_302_p2 = (phi_mul2_load_reg_411 + 9'd15);

assign add_ln27_40_fu_308_p2 = (phi_mul2_load_reg_411 + 9'd16);

assign add_ln27_41_fu_314_p2 = (phi_mul2_load_reg_411 + 9'd17);

assign add_ln27_42_fu_320_p2 = (phi_mul2_load_reg_411 + 9'd18);

assign add_ln27_43_fu_326_p2 = (phi_mul2_load_reg_411 + 9'd19);

assign add_ln27_44_fu_332_p2 = (phi_mul2_load_reg_411 + 9'd20);

assign add_ln27_45_fu_338_p2 = (phi_mul2_load_reg_411 + 9'd21);

assign add_ln27_46_fu_344_p2 = (phi_mul2_load_reg_411 + 9'd22);

assign add_ln27_47_fu_350_p2 = (phi_mul2_load_reg_411 + 9'd23);

assign add_ln27_48_fu_356_p2 = (phi_mul2_load_reg_411 + 9'd24);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign empty_fu_380_p2 = (tmp_fu_362_p3 - tmp_1_cast_fu_376_p1);

assign grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_start = grp_kernel_gemm_Pipeline_VITIS_LOOP_23_2_fu_128_ap_start_reg;

assign grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_start = grp_kernel_gemm_Pipeline_VITIS_LOOP_25_3_fu_136_ap_start_reg;

assign icmp_ln22_fu_196_p2 = ((i_fu_112 == 5'd20) ? 1'b1 : 1'b0);

assign tmp_1_cast_fu_376_p1 = tmp_1_fu_369_p3;

assign tmp_1_fu_369_p3 = {{i_1_reg_441}, {1'd0}};

assign tmp_fu_362_p3 = {{i_1_reg_441}, {5'd0}};

always @ (posedge ap_clk) begin
    empty_reg_570[0] <= 1'b0;
end

endmodule //kernel_gemm
