INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/_x/reports/sink_from_aie_hw
	Log files: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/_x/logs/sink_from_aie_hw
INFO: [v++ 60-1548] Creating build summary session with primary output /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie_hw.xo.compile_summary, at Sun Jun 30 17:17:17 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/_x/reports/sink_from_aie_hw/v++_compile_sink_from_aie_hw_guidance.html', at Sun Jun 30 17:17:17 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_vck5000_gen4x8_qdma_2_202220_1/xilinx_vck5000_gen4x8_qdma_2_202220_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_vck5000_gen4x8_qdma_2_202220_1/hw/xilinx_vck5000_gen4x8_qdma_2_202220_1.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_vck5000_gen4x8_qdma_2_202220_1
INFO: [v++ 60-242] Creating kernel: 'sink_from_aie'

===>The following messages were generated while  performing high-level synthesis for kernel: sink_from_aie Log file: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/_x/sink_from_aie_hw/sink_from_aie/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_78_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_110_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6_VITIS_LOOP_118_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_117_6_VITIS_LOOP_118_7'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/_x/reports/sink_from_aie_hw/system_estimate_sink_from_aie_hw.xtxt
INFO: [v++ 60-586] Created sink_from_aie_hw.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie_hw.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 51s
