#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x55ef3d091790 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ef3d091920 .scope module, "ALU_Decoder" "ALU_Decoder" 3 18;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "funct";
    .port_info 1 /INPUT 2 "ALU_Op";
    .port_info 2 /OUTPUT 4 "ALU_Control";
P_0x55ef3d091ab0 .param/l "l" 0 3 24, +C4<00000000000000000000000000000100>;
P_0x55ef3d091af0 .param/l "m" 0 3 23, +C4<00000000000000000000000000000010>;
P_0x55ef3d091b30 .param/l "n" 0 3 22, +C4<00000000000000000000000000000101>;
v0x55ef3d07fa10_0 .var "ALU_Control", 3 0;
o0x7fc75ead0048 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55ef3d08b0f0_0 .net "ALU_Op", 1 0, o0x7fc75ead0048;  0 drivers
o0x7fc75ead0078 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55ef3d08aeb0_0 .net "funct", 4 0, o0x7fc75ead0078;  0 drivers
E_0x55ef3d071600 .event anyedge, v0x55ef3d08b0f0_0, v0x55ef3d08aeb0_0;
S_0x55ef3d09b2d0 .scope module, "CPU_tb" "CPU_tb" 4 17;
 .timescale -9 -10;
v0x55ef3d0ccac0_0 .var "alu_ctrl", 3 0;
v0x55ef3d0ccba0_0 .net "alu_out", 31 0, v0x55ef3d0c60c0_0;  1 drivers
v0x55ef3d0ccc60_0 .var "alu_src", 0 0;
v0x55ef3d0ccd00_0 .var "mem_to_reg", 0 0;
v0x55ef3d0ccdf0_0 .var "mem_write", 0 0;
v0x55ef3d0ccf30_0 .var "pc_plus_4", 31 0;
v0x55ef3d0ccff0_0 .var "reg_dst", 0 0;
v0x55ef3d0cd0e0_0 .var "reg_write", 0 0;
v0x55ef3d0cd1d0_0 .net "result", 31 0, v0x55ef3d0c8a30_0;  1 drivers
S_0x55ef3d0c52c0 .scope begin, "apply_stimulus" "apply_stimulus" 4 58, 4 58 0, S_0x55ef3d09b2d0;
 .timescale -9 -10;
S_0x55ef3d0c5450 .scope module, "uut" "CPU" 4 85, 5 28 0, S_0x55ef3d09b2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_dst";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_to_reg";
    .port_info 5 /INPUT 4 "alu_ctrl";
    .port_info 6 /OUTPUT 32 "alu_out";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /INPUT 32 "pc_plus_4";
P_0x55ef3d0a87b0 .param/l "m" 0 5 52, +C4<00000000000000000000000000000101>;
P_0x55ef3d0a87f0 .param/l "n" 0 5 51, +C4<00000000000000000000000000100000>;
v0x55ef3d0cb6b0_0 .var "CLK", 0 0;
v0x55ef3d0cb770_0 .net "alu_ctrl", 3 0, v0x55ef3d0ccac0_0;  1 drivers
v0x55ef3d0cb830_0 .net "alu_out", 31 0, v0x55ef3d0c60c0_0;  alias, 1 drivers
v0x55ef3d0cb900_0 .net "alu_src", 0 0, v0x55ef3d0ccc60_0;  1 drivers
v0x55ef3d0cb9d0_0 .net "clock", 0 0, v0x55ef3d0c6df0_0;  1 drivers
v0x55ef3d0cbac0_0 .net "data_mem_out", 31 0, L_0x55ef3d0de0a0;  1 drivers
v0x55ef3d0cbb60_0 .net "hi", 31 0, v0x55ef3d0751b0_0;  1 drivers
v0x55ef3d0cbc00_0 .net "instr", 31 0, v0x55ef3d0c8260_0;  1 drivers
v0x55ef3d0cbca0_0 .net "lo", 31 0, v0x55ef3d09ef50_0;  1 drivers
v0x55ef3d0cbe00_0 .net "mem_to_reg", 0 0, v0x55ef3d0ccd00_0;  1 drivers
v0x55ef3d0cbed0_0 .net "mem_write", 0 0, v0x55ef3d0ccdf0_0;  1 drivers
v0x55ef3d0cbfa0_0 .net "pc", 31 0, v0x55ef3d0c95b0_0;  1 drivers
RS_0x7fc75ead0a98 .resolv tri, v0x55ef3d0c8ed0_0, v0x55ef3d0ccf30_0;
v0x55ef3d0cc040_0 .net8 "pc_plus_4", 31 0, RS_0x7fc75ead0a98;  2 drivers
v0x55ef3d0cc0e0_0 .net "read_data_2", 31 0, v0x55ef3d0ca7c0_0;  1 drivers
v0x55ef3d0cc180_0 .net "reg_dst", 0 0, v0x55ef3d0ccff0_0;  1 drivers
v0x55ef3d0cc220_0 .net "reg_write", 0 0, v0x55ef3d0cd0e0_0;  1 drivers
v0x55ef3d0cc2f0_0 .net "remain", 31 0, v0x55ef3d0c5fe0_0;  1 drivers
v0x55ef3d0cc3c0_0 .net "result", 31 0, v0x55ef3d0c8a30_0;  alias, 1 drivers
o0x7fc75ead0ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ef3d0cc4b0_0 .net "rst", 0 0, o0x7fc75ead0ac8;  0 drivers
v0x55ef3d0cc550_0 .net "signimm", 31 0, L_0x55ef3d0cd6a0;  1 drivers
v0x55ef3d0cc640_0 .net "srcA", 31 0, v0x55ef3d0ca6f0_0;  1 drivers
v0x55ef3d0cc730_0 .net "srcB", 31 0, v0x55ef3d0c6920_0;  1 drivers
v0x55ef3d0cc840_0 .net "write_reg", 4 0, v0x55ef3d0c9da0_0;  1 drivers
L_0x55ef3d0cd320 .part v0x55ef3d0c8260_0, 16, 5;
L_0x55ef3d0cd3c0 .part v0x55ef3d0c8260_0, 11, 5;
L_0x55ef3d0cd460 .part v0x55ef3d0c8260_0, 21, 5;
L_0x55ef3d0cd590 .part v0x55ef3d0c8260_0, 16, 5;
L_0x55ef3d0cdd70 .part v0x55ef3d0c8260_0, 0, 16;
S_0x55ef3d0c5820 .scope module, "alu" "alu" 5 102, 6 2 0, S_0x55ef3d0c5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_decode";
    .port_info 1 /INPUT 32 "rda";
    .port_info 2 /INPUT 32 "rdx";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "Hi";
    .port_info 5 /OUTPUT 32 "Lo";
    .port_info 6 /OUTPUT 32 "remain";
P_0x55ef3d0a9550 .param/l "m" 0 6 5, +C4<00000000000000000000000000000100>;
P_0x55ef3d0a9590 .param/l "n" 0 6 4, +C4<00000000000000000000000000100000>;
v0x55ef3d0751b0_0 .var "Hi", 31 0;
v0x55ef3d077c30_0 .var "Hilo", 63 0;
v0x55ef3d09ef50_0 .var "Lo", 31 0;
L_0x7fc75ea87060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ef3d09f490_0 .net/2u *"_ivl_0", 31 0, L_0x7fc75ea87060;  1 drivers
v0x55ef3d0c5cf0_0 .net "alu_decode", 3 0, v0x55ef3d0ccac0_0;  alias, 1 drivers
v0x55ef3d0c5e20_0 .net "rda", 31 0, v0x55ef3d0ca6f0_0;  alias, 1 drivers
v0x55ef3d0c5f00_0 .net "rdx", 31 0, v0x55ef3d0c6920_0;  alias, 1 drivers
v0x55ef3d0c5fe0_0 .var "remain", 31 0;
v0x55ef3d0c60c0_0 .var "result", 31 0;
v0x55ef3d0c61a0_0 .net "zero", 0 0, L_0x55ef3d0dde20;  1 drivers
E_0x55ef3d070f40 .event anyedge, v0x55ef3d0c5cf0_0, v0x55ef3d0c5f00_0, v0x55ef3d0c5e20_0;
L_0x55ef3d0dde20 .cmp/eq 32, v0x55ef3d0c60c0_0, L_0x7fc75ea87060;
S_0x55ef3d0c6340 .scope module, "alu_src_mux" "pcMux" 5 101, 7 1 0, S_0x55ef3d0c5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 32 "Y";
P_0x55ef3d0c64f0 .param/l "n" 0 7 2, +C4<00000000000000000000000000100000>;
v0x55ef3d0c6670_0 .net "A", 31 0, v0x55ef3d0ca7c0_0;  alias, 1 drivers
v0x55ef3d0c6770_0 .net "B", 31 0, L_0x55ef3d0cd6a0;  alias, 1 drivers
v0x55ef3d0c6850_0 .net "Sel", 0 0, v0x55ef3d0ccc60_0;  alias, 1 drivers
v0x55ef3d0c6920_0 .var "Y", 31 0;
E_0x55ef3d071290 .event anyedge, v0x55ef3d0c6850_0, v0x55ef3d0c6670_0, v0x55ef3d0c6770_0;
S_0x55ef3d0c6aa0 .scope module, "clk" "clock" 5 93, 8 14 0, S_0x55ef3d0c5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ENABLE";
    .port_info 1 /OUTPUT 1 "CLOCK";
P_0x55ef3d0c6c80 .param/l "ticks" 0 8 15, +C4<00000000000000000000000000001010>;
v0x55ef3d0c6df0_0 .var "CLOCK", 0 0;
L_0x7fc75ea87018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ef3d0c6ed0_0 .net "ENABLE", 0 0, L_0x7fc75ea87018;  1 drivers
v0x55ef3d0c6f90_0 .var/real "clock_off", 0 0;
v0x55ef3d0c7060_0 .var/real "clock_on", 0 0;
v0x55ef3d0c7120_0 .var "start_clock", 0 0;
E_0x55ef3d0ab3d0 .event anyedge, v0x55ef3d0c7120_0;
E_0x55ef3d0c6d90/0 .event negedge, v0x55ef3d0c6ed0_0;
E_0x55ef3d0c6d90/1 .event posedge, v0x55ef3d0c6ed0_0;
E_0x55ef3d0c6d90 .event/or E_0x55ef3d0c6d90/0, E_0x55ef3d0c6d90/1;
S_0x55ef3d0c7290 .scope module, "data_mem" "Data_Mem" 5 103, 9 18 0, S_0x55ef3d0c5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "writedata";
    .port_info 4 /OUTPUT 32 "readdata";
P_0x55ef3d0c6590 .param/l "m" 0 9 24, +C4<00000000000000000000000000000101>;
P_0x55ef3d0c65d0 .param/l "n" 0 9 23, +C4<00000000000000000000000000100000>;
L_0x55ef3d0de0a0 .functor BUFZ 32, L_0x55ef3d0ddf10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ef3d0c76e0 .array "RAM", 31 0, 31 0;
v0x55ef3d0c77c0_0 .net *"_ivl_0", 31 0, L_0x55ef3d0ddf10;  1 drivers
v0x55ef3d0c78a0_0 .net *"_ivl_3", 29 0, L_0x55ef3d0ddfb0;  1 drivers
v0x55ef3d0c7990_0 .net "addr", 31 0, v0x55ef3d0c60c0_0;  alias, 1 drivers
v0x55ef3d0c7a80_0 .net "clk", 0 0, v0x55ef3d0c6df0_0;  alias, 1 drivers
v0x55ef3d0c7b70_0 .net "readdata", 31 0, L_0x55ef3d0de0a0;  alias, 1 drivers
v0x55ef3d0c7c10_0 .net "write_enable", 0 0, v0x55ef3d0ccdf0_0;  alias, 1 drivers
v0x55ef3d0c7cd0_0 .net "writedata", 31 0, v0x55ef3d0ca7c0_0;  alias, 1 drivers
E_0x55ef3d0c7680 .event posedge, v0x55ef3d0c6df0_0;
L_0x55ef3d0ddf10 .array/port v0x55ef3d0c76e0, L_0x55ef3d0ddfb0;
L_0x55ef3d0ddfb0 .part v0x55ef3d0c60c0_0, 2, 30;
S_0x55ef3d0c7e70 .scope module, "instr_mem" "instrMem" 5 96, 10 2 0, S_0x55ef3d0c5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instr";
v0x55ef3d0c8180 .array "allInstr", 31 0, 31 0;
v0x55ef3d0c8260_0 .var "instr", 31 0;
v0x55ef3d0c8340_0 .net "pc", 31 0, v0x55ef3d0c95b0_0;  alias, 1 drivers
E_0x55ef3d0c8100 .event anyedge, v0x55ef3d0c8340_0;
S_0x55ef3d0c8460 .scope module, "memtoreg_mux" "pcMux" 5 104, 7 1 0, S_0x55ef3d0c5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 32 "Y";
P_0x55ef3d0c8640 .param/l "n" 0 7 2, +C4<00000000000000000000000000100000>;
v0x55ef3d0c8770_0 .net "A", 31 0, v0x55ef3d0c60c0_0;  alias, 1 drivers
v0x55ef3d0c88a0_0 .net "B", 31 0, L_0x55ef3d0de0a0;  alias, 1 drivers
v0x55ef3d0c8960_0 .net "Sel", 0 0, v0x55ef3d0ccd00_0;  alias, 1 drivers
v0x55ef3d0c8a30_0 .var "Y", 31 0;
E_0x55ef3d0c8710 .event anyedge, v0x55ef3d0c8960_0, v0x55ef3d0c60c0_0, v0x55ef3d0c7b70_0;
S_0x55ef3d0c8ba0 .scope module, "pc_plus4" "pcAdder" 5 95, 11 1 0, S_0x55ef3d0c5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pcAddr";
v0x55ef3d0c8df0_0 .net "pc", 31 0, v0x55ef3d0c95b0_0;  alias, 1 drivers
v0x55ef3d0c8ed0_0 .var "pcAddr", 31 0;
v0x55ef3d0c8f90_0 .net "rst", 0 0, o0x7fc75ead0ac8;  alias, 0 drivers
S_0x55ef3d0c90e0 .scope module, "program_count" "pc_Counter" 5 94, 12 15 0, S_0x55ef3d0c5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "pc_next";
P_0x55ef3d0c92c0 .param/l "n" 0 12 20, +C4<00000000000000000000000000100000>;
v0x55ef3d0c93e0_0 .net "clk", 0 0, v0x55ef3d0c6df0_0;  alias, 1 drivers
v0x55ef3d0c94f0_0 .net8 "pc", 31 0, RS_0x7fc75ead0a98;  alias, 2 drivers
v0x55ef3d0c95b0_0 .var "pc_next", 31 0;
S_0x55ef3d0c9730 .scope module, "reg_dst_mux" "pcMux" 5 97, 7 1 0, S_0x55ef3d0c5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 5 "Y";
P_0x55ef3d0c8050 .param/l "n" 0 7 2, +C4<00000000000000000000000000000101>;
v0x55ef3d0c9af0_0 .net "A", 4 0, L_0x55ef3d0cd320;  1 drivers
v0x55ef3d0c9bf0_0 .net "B", 4 0, L_0x55ef3d0cd3c0;  1 drivers
v0x55ef3d0c9cd0_0 .net "Sel", 0 0, v0x55ef3d0ccff0_0;  alias, 1 drivers
v0x55ef3d0c9da0_0 .var "Y", 4 0;
E_0x55ef3d0c9a90 .event anyedge, v0x55ef3d0c9cd0_0, v0x55ef3d0c9af0_0, v0x55ef3d0c9bf0_0;
S_0x55ef3d0c9f30 .scope module, "register_file" "Reg_File" 5 99, 13 15 0, S_0x55ef3d0c5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
P_0x55ef3d0c9960 .param/l "m" 0 13 21, +C4<00000000000000000000000000100000>;
P_0x55ef3d0c99a0 .param/l "n" 0 13 20, +C4<00000000000000000000000000000101>;
v0x55ef3d0ca410_0 .net "A1", 4 0, L_0x55ef3d0cd460;  1 drivers
v0x55ef3d0ca510_0 .net "A2", 4 0, L_0x55ef3d0cd590;  1 drivers
v0x55ef3d0ca5f0_0 .net "A3", 4 0, v0x55ef3d0c9da0_0;  alias, 1 drivers
v0x55ef3d0ca6f0_0 .var "RD1", 31 0;
v0x55ef3d0ca7c0_0 .var "RD2", 31 0;
v0x55ef3d0ca900_0 .net "WD", 31 0, v0x55ef3d0c8a30_0;  alias, 1 drivers
v0x55ef3d0ca9c0_0 .net "WE", 0 0, v0x55ef3d0cd0e0_0;  alias, 1 drivers
v0x55ef3d0caa60_0 .net "clk", 0 0, v0x55ef3d0c6df0_0;  alias, 1 drivers
v0x55ef3d0cab00 .array "register", 31 0, 32 0;
E_0x55ef3d0ca390 .event anyedge, v0x55ef3d0c6df0_0;
S_0x55ef3d0cacc0 .scope module, "sign_extend" "Sign_Extend" 5 100, 14 15 0, S_0x55ef3d0c5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /OUTPUT 32 "B";
P_0x55ef3d0cae50 .param/l "m" 0 14 22, +C4<00000000000000000000000000010000>;
P_0x55ef3d0cae90 .param/l "n" 0 14 21, +C4<00000000000000000000000000100000>;
L_0x55ef3d0cd630 .functor BUFZ 16, L_0x55ef3d0cdd70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55ef3d0cb0a0_0 .net "A", 15 0, L_0x55ef3d0cdd70;  1 drivers
v0x55ef3d0cb1a0_0 .net "B", 31 0, L_0x55ef3d0cd6a0;  alias, 1 drivers
v0x55ef3d0cb290_0 .net *"_ivl_11", 15 0, L_0x55ef3d0cdc50;  1 drivers
v0x55ef3d0cb360_0 .net *"_ivl_3", 15 0, L_0x55ef3d0cd630;  1 drivers
v0x55ef3d0cb440_0 .net *"_ivl_8", 0 0, L_0x55ef3d0cd740;  1 drivers
v0x55ef3d0cb570_0 .net *"_ivl_9", 15 0, L_0x55ef3d0cd830;  1 drivers
L_0x55ef3d0cd6a0 .concat8 [ 16 16 0 0], L_0x55ef3d0cd630, L_0x55ef3d0cdc50;
L_0x55ef3d0cd740 .part L_0x55ef3d0cdd70, 15, 1;
LS_0x55ef3d0cd830_0_0 .concat [ 1 1 1 1], L_0x55ef3d0cd740, L_0x55ef3d0cd740, L_0x55ef3d0cd740, L_0x55ef3d0cd740;
LS_0x55ef3d0cd830_0_4 .concat [ 1 1 1 1], L_0x55ef3d0cd740, L_0x55ef3d0cd740, L_0x55ef3d0cd740, L_0x55ef3d0cd740;
LS_0x55ef3d0cd830_0_8 .concat [ 1 1 1 1], L_0x55ef3d0cd740, L_0x55ef3d0cd740, L_0x55ef3d0cd740, L_0x55ef3d0cd740;
LS_0x55ef3d0cd830_0_12 .concat [ 1 1 1 1], L_0x55ef3d0cd740, L_0x55ef3d0cd740, L_0x55ef3d0cd740, L_0x55ef3d0cd740;
L_0x55ef3d0cd830 .concat [ 4 4 4 4], LS_0x55ef3d0cd830_0_0, LS_0x55ef3d0cd830_0_4, LS_0x55ef3d0cd830_0_8, LS_0x55ef3d0cd830_0_12;
L_0x55ef3d0cdc50 .concat [ 16 0 0 0], L_0x55ef3d0cd830;
    .scope S_0x55ef3d091920;
T_0 ;
    %wait E_0x55ef3d071600;
    %load/vec4 v0x55ef3d08b0f0_0;
    %load/vec4 v0x55ef3d08aeb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 31, 31, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 127, 95, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 96, 32, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 97, 32, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 98, 32, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 32, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 100, 32, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 101, 32, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 102, 32, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 103, 32, 7;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 104, 32, 7;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 105, 32, 7;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 127, 127, 7;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.10 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55ef3d07fa10_0, 0, 4;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55ef3d0c6aa0;
T_1 ;
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v0x55ef3d0c7060_0;
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v0x55ef3d0c6f90_0;
    %end;
    .thread T_1, $init;
    .scope S_0x55ef3d0c6aa0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef3d0c6df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef3d0c7120_0, 0;
    %end;
    .thread T_2;
    .scope S_0x55ef3d0c6aa0;
T_3 ;
    %wait E_0x55ef3d0c6d90;
    %load/vec4 v0x55ef3d0c6ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ef3d0c7120_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef3d0c7120_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ef3d0c6aa0;
T_4 ;
    %wait E_0x55ef3d0ab3d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef3d0c6df0_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x55ef3d0c7120_0;
    %flag_set/vec4 8;
    %jmp/0xz T_4.1, 8;
    %load/real v0x55ef3d0c6f90_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ef3d0c6df0_0, 0, 1;
    %load/real v0x55ef3d0c7060_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef3d0c6df0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef3d0c6df0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55ef3d0c90e0;
T_5 ;
    %wait E_0x55ef3d0c7680;
    %load/vec4 v0x55ef3d0c94f0_0;
    %assign/vec4 v0x55ef3d0c95b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ef3d0c8ba0;
T_6 ;
    %wait E_0x55ef3d0c8100;
    %load/vec4 v0x55ef3d0c8df0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ef3d0c8ed0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55ef3d0c7e70;
T_7 ;
    %vpi_call/w 10 9 "$readmemb", "addi_test.txt", v0x55ef3d0c8180, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55ef3d0c7e70;
T_8 ;
    %wait E_0x55ef3d0c8100;
    %load/vec4 v0x55ef3d0c8340_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55ef3d0c8180, 4;
    %store/vec4 v0x55ef3d0c8260_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55ef3d0c9730;
T_9 ;
    %wait E_0x55ef3d0c9a90;
    %load/vec4 v0x55ef3d0c9cd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55ef3d0c9af0_0;
    %store/vec4 v0x55ef3d0c9da0_0, 0, 5;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55ef3d0c9bf0_0;
    %store/vec4 v0x55ef3d0c9da0_0, 0, 5;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55ef3d0c9f30;
T_10 ;
    %wait E_0x55ef3d0ca390;
    %load/vec4 v0x55ef3d0ca410_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55ef3d0cab00, 4;
    %pad/u 32;
    %assign/vec4 v0x55ef3d0ca6f0_0, 0;
    %load/vec4 v0x55ef3d0ca510_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55ef3d0cab00, 4;
    %pad/u 32;
    %assign/vec4 v0x55ef3d0ca7c0_0, 0;
    %load/vec4 v0x55ef3d0ca9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55ef3d0ca900_0;
    %pad/u 33;
    %load/vec4 v0x55ef3d0ca5f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ef3d0cab00, 0, 4;
T_10.0 ;
    %pushi/vec4 0, 0, 33;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ef3d0cab00, 4, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55ef3d0c6340;
T_11 ;
    %wait E_0x55ef3d071290;
    %load/vec4 v0x55ef3d0c6850_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55ef3d0c6670_0;
    %store/vec4 v0x55ef3d0c6920_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55ef3d0c6770_0;
    %store/vec4 v0x55ef3d0c6920_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55ef3d0c5820;
T_12 ;
    %wait E_0x55ef3d070f40;
    %load/vec4 v0x55ef3d0c5cf0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55ef3d0c5e20_0;
    %load/vec4 v0x55ef3d0c5f00_0;
    %add;
    %store/vec4 v0x55ef3d0c60c0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55ef3d0c5cf0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x55ef3d0c5e20_0;
    %load/vec4 v0x55ef3d0c5f00_0;
    %sub;
    %store/vec4 v0x55ef3d0c60c0_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55ef3d0c5cf0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x55ef3d0c5e20_0;
    %load/vec4 v0x55ef3d0c5f00_0;
    %add;
    %store/vec4 v0x55ef3d0c60c0_0, 0, 32;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x55ef3d0c5cf0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x55ef3d0c5e20_0;
    %load/vec4 v0x55ef3d0c5f00_0;
    %sub;
    %store/vec4 v0x55ef3d0c60c0_0, 0, 32;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x55ef3d0c5cf0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x55ef3d0c5e20_0;
    %pad/u 64;
    %load/vec4 v0x55ef3d0c5f00_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55ef3d077c30_0, 0, 64;
    %load/vec4 v0x55ef3d077c30_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55ef3d0751b0_0, 0, 32;
    %load/vec4 v0x55ef3d077c30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55ef3d09ef50_0, 0, 32;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x55ef3d0c5cf0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x55ef3d0c5e20_0;
    %load/vec4 v0x55ef3d0c5f00_0;
    %div;
    %store/vec4 v0x55ef3d0c60c0_0, 0, 32;
    %load/vec4 v0x55ef3d0c5e20_0;
    %load/vec4 v0x55ef3d0c5f00_0;
    %mod;
    %store/vec4 v0x55ef3d0c5fe0_0, 0, 32;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x55ef3d0c5cf0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v0x55ef3d0c5e20_0;
    %load/vec4 v0x55ef3d0c5f00_0;
    %or;
    %store/vec4 v0x55ef3d0c60c0_0, 0, 32;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x55ef3d0c5cf0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_12.14, 4;
    %load/vec4 v0x55ef3d0c5e20_0;
    %load/vec4 v0x55ef3d0c5f00_0;
    %and;
    %store/vec4 v0x55ef3d0c60c0_0, 0, 32;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x55ef3d0c5cf0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_12.16, 4;
    %load/vec4 v0x55ef3d0c5e20_0;
    %load/vec4 v0x55ef3d0c5f00_0;
    %xor;
    %store/vec4 v0x55ef3d0c60c0_0, 0, 32;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v0x55ef3d0c5cf0_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_12.18, 4;
    %load/vec4 v0x55ef3d0c5e20_0;
    %load/vec4 v0x55ef3d0c5f00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55ef3d0c60c0_0, 0, 32;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0x55ef3d0c5cf0_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_12.20, 4;
    %load/vec4 v0x55ef3d0c5e20_0;
    %load/vec4 v0x55ef3d0c5f00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55ef3d0c60c0_0, 0, 32;
    %jmp T_12.21;
T_12.20 ;
    %load/vec4 v0x55ef3d0c5cf0_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_12.22, 4;
    %load/vec4 v0x55ef3d0c5e20_0;
    %load/vec4 v0x55ef3d0c5f00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.25, 8;
T_12.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.25, 8;
 ; End of false expr.
    %blend;
T_12.25;
    %store/vec4 v0x55ef3d0c60c0_0, 0, 32;
T_12.22 ;
T_12.21 ;
T_12.19 ;
T_12.17 ;
T_12.15 ;
T_12.13 ;
T_12.11 ;
T_12.9 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55ef3d0c7290;
T_13 ;
    %wait E_0x55ef3d0c7680;
    %load/vec4 v0x55ef3d0c7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55ef3d0c7cd0_0;
    %load/vec4 v0x55ef3d0c7990_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ef3d0c76e0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55ef3d0c8460;
T_14 ;
    %wait E_0x55ef3d0c8710;
    %load/vec4 v0x55ef3d0c8960_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x55ef3d0c8770_0;
    %store/vec4 v0x55ef3d0c8a30_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55ef3d0c88a0_0;
    %store/vec4 v0x55ef3d0c8a30_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55ef3d0c5450;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef3d0cb6b0_0, 0;
T_15.0 ;
    %delay 40000, 0;
    %load/vec4 v0x55ef3d0cb6b0_0;
    %inv;
    %store/vec4 v0x55ef3d0cb6b0_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x55ef3d09b2d0;
T_16 ;
    %vpi_call/w 4 43 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call/w 4 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ef3d0c5450 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x55ef3d09b2d0;
T_17 ;
    %fork t_1, S_0x55ef3d0c52c0;
    %jmp t_0;
    .scope S_0x55ef3d0c52c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ef3d0ccf30_0, 0, 32;
    %delay 10000, 0;
    %vpi_call/w 4 62 "$display", "%b", v0x55ef3d0ccf30_0 {0 0 0};
    %delay 40000, 0;
    %delay 60000, 0;
    %vpi_call/w 4 74 "$display", "%b", v0x55ef3d0ccf30_0 {0 0 0};
    %delay 10000000, 0;
    %vpi_call/w 4 79 "$finish" {0 0 0};
    %end;
    .scope S_0x55ef3d09b2d0;
t_0 %join;
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "./../ALU_Decoder/ALU_Decoder.sv";
    "CPU_testbench.sv";
    "CPU.sv";
    "./../theALU/alu.sv";
    "./../pcMux/pcMux.sv";
    "./../Clock/clock.sv";
    "./../dataMemory/Data_Mem.sv";
    "./../instructionMemory/instrMem.sv";
    "./../pcadder/pcAdder.sv";
    "./../Program_Counter/pc_Counter.sv";
    "./../Reg_File/Reg_File.sv";
    "./../Sign_Extender/Sign_Extend.sv";
