

================================================================
== Vivado HLS Report for 'Block_proc'
================================================================
* Date:           Tue Jun 23 00:54:42 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.070 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.07>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i5* %src_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %src_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (3.07ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i5P(i5* %src_rows_V_out, i5 10)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:656->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:636->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:637->Vivado_Sobel_v3/core.cpp:27->Vivado_Sobel_v3/core.cpp:10]   --->   Operation 4 'write' <Predicate = true> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (3.07ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i5P(i5* %src_cols_V_out, i5 10)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:657->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:636->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:637->Vivado_Sobel_v3/core.cpp:27->Vivado_Sobel_v3/core.cpp:10]   --->   Operation 5 'write' <Predicate = true> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "ret void" [Vivado_Sobel_v3/core.cpp:10]   --->   Operation 6 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.07ns
The critical path consists of the following:
	fifo write on port 'src_rows_V_out' (D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:656->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:636->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:637->Vivado_Sobel_v3/core.cpp:27->Vivado_Sobel_v3/core.cpp:10) [5]  (3.07 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
