{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770668216417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770668216417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 15:16:56 2026 " "Processing started: Mon Feb 09 15:16:56 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770668216417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770668216417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab1 -c CEG3156Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab1 -c CEG3156Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770668216417 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770668220514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-structural " "Found design unit 1: eightBitComparator-structural" {  } { { "eightBitComparator.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitComparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668221481 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitComparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668221481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668221481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223429 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668223429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitmux2to1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file eightbitmux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitMux2to1-structural " "Found design unit 1: oneBitMux2to1-structural" {  } { { "eightBitMux2to1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitMux2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 eightBitMux2to1-structural " "Found design unit 2: eightBitMux2to1-structural" {  } { { "eightBitMux2to1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitMux2to1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223612 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitMux2to1 " "Found entity 1: oneBitMux2to1" {  } { { "eightBitMux2to1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitMux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223612 ""} { "Info" "ISGN_ENTITY_NAME" "2 eightBitMux2to1 " "Found entity 2: eightBitMux2to1" {  } { { "eightBitMux2to1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitMux2to1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668223612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "oneBitAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/oneBitAdder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223673 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "oneBitAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/oneBitAdder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668223673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-structural " "Found design unit 1: eightBitAdder-structural" {  } { { "eightBitAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223729 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668223729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smallalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smallalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smallALU-structural " "Found design unit 1: smallALU-structural" {  } { { "smallALU.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/smallALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223761 ""} { "Info" "ISGN_ENTITY_NAME" "1 smallALU " "Found entity 1: smallALU" {  } { { "smallALU.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/smallALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668223761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bigalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bigalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigALU-structural " "Found design unit 1: bigALU-structural" {  } { { "bigALU.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/bigALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223807 ""} { "Info" "ISGN_ENTITY_NAME" "1 bigALU " "Found entity 1: bigALU" {  } { { "bigALU.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/bigALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668223807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223883 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668223883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitAdder-structural " "Found design unit 1: nineBitAdder-structural" {  } { { "nineBitAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/nineBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223955 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitAdder " "Found entity 1: nineBitAdder" {  } { { "nineBitAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/nineBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668223955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668223955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericComparator-structural " "Found design unit 1: genericComparator-structural" {  } { { "genericComparator.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericComparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224017 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericComparator " "Found entity 1: genericComparator" {  } { { "genericComparator.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericRegister-structural " "Found design unit 1: genericRegister-structural" {  } { { "genericRegister.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericRegister.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224061 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericRegister " "Found entity 1: genericRegister" {  } { { "genericRegister.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericAdder-structural " "Found design unit 1: genericAdder-structural" {  } { { "genericAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224089 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericAdder " "Found entity 1: genericAdder" {  } { { "genericAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericmux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericmux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericMux2to1-structural " "Found design unit 1: genericMux2to1-structural" {  } { { "genericMux2to1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericMux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224134 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericMux2to1 " "Found entity 1: genericMux2to1" {  } { { "genericMux2to1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericMux2to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRegister9-structural " "Found design unit 1: shiftRegister9-structural" {  } { { "shiftRegister9.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/shiftRegister9.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224181 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRegister9 " "Found entity 1: shiftRegister9" {  } { { "shiftRegister9.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/shiftRegister9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-structural " "Found design unit 1: Counter-structural" {  } { { "Counter.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/Counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224212 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpaddcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpaddcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpAddController-structural " "Found design unit 1: fpAddController-structural" {  } { { "fpAddController.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/fpAddController.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224246 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpAddController " "Found entity 1: fpAddController" {  } { { "fpAddController.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/fpAddController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "structuralshiftcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file structuralshiftcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 structuralShiftController-structural " "Found design unit 1: structuralShiftController-structural" {  } { { "structuralShiftController.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/structuralShiftController.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224277 ""} { "Info" "ISGN_ENTITY_NAME" "1 structuralShiftController " "Found entity 1: structuralShiftController" {  } { { "structuralShiftController.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/structuralShiftController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalizationcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file normalizationcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 normalizationController-structural " "Found design unit 1: normalizationController-structural" {  } { { "normalizationController.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/normalizationController.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224324 ""} { "Info" "ISGN_ENTITY_NAME" "1 normalizationController " "Found entity 1: normalizationController" {  } { { "normalizationController.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/normalizationController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelfpadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelfpadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevelfpadder " "Found entity 1: toplevelfpadder" {  } { { "toplevelfpadder.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/toplevelfpadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponentincrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exponentincrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exponentIncrementer-structural " "Found design unit 1: exponentIncrementer-structural" {  } { { "exponentIncrementer.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/exponentIncrementer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224402 ""} { "Info" "ISGN_ENTITY_NAME" "1 exponentIncrementer " "Found entity 1: exponentIncrementer" {  } { { "exponentIncrementer.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/exponentIncrementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complementReg-structural " "Found design unit 1: complementReg-structural" {  } { { "complementReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/complementReg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224461 ""} { "Info" "ISGN_ENTITY_NAME" "1 complementReg " "Found entity 1: complementReg" {  } { { "complementReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/complementReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topaddnew.bdf 1 1 " "Found 1 design units, including 1 entities, in source file topaddnew.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topaddnew " "Found entity 1: topaddnew" {  } { { "topaddnew.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "significandreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file significandreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignificandReg-structural " "Found design unit 1: SignificandReg-structural" {  } { { "significandReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/significandReg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224561 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignificandReg " "Found entity 1: SignificandReg" {  } { { "significandReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/significandReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file increg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IncReg-structural " "Found design unit 1: IncReg-structural" {  } { { "IncReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/IncReg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224651 ""} { "Info" "ISGN_ENTITY_NAME" "1 IncReg " "Found entity 1: IncReg" {  } { { "IncReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/IncReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpathadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlpathadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlPathAdder-structural " "Found design unit 1: ControlPathAdder-structural" {  } { { "ControlPathAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224747 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlPathAdder " "Found entity 1: ControlPathAdder" {  } { { "ControlPathAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enasdff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enasdff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enASdFF_2-rtl " "Found design unit 1: enASdFF_2-rtl" {  } { { "enASdFF_2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/enASdFF_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224764 ""} { "Info" "ISGN_ENTITY_NAME" "1 enASdFF_2 " "Found entity 1: enASdFF_2" {  } { { "enASdFF_2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/enASdFF_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "output_files/lpm_constant0.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224825 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "output_files/lpm_constant0.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "output_files/lpm_constant1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224878 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "output_files/lpm_constant1.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Found design unit 1: lpm_constant2-SYN" {  } { { "output_files/lpm_constant2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224909 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Found entity 1: lpm_constant2" {  } { { "output_files/lpm_constant2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant3-SYN " "Found design unit 1: lpm_constant3-SYN" {  } { { "output_files/lpm_constant3.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant3.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224931 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant3 " "Found entity 1: lpm_constant3" {  } { { "output_files/lpm_constant3.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant4-SYN " "Found design unit 1: lpm_constant4-SYN" {  } { { "output_files/lpm_constant4.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224979 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Found entity 1: lpm_constant4" {  } { { "output_files/lpm_constant4.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668224979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668224979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant5-SYN " "Found design unit 1: lpm_constant5-SYN" {  } { { "output_files/lpm_constant5.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant5.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668225010 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant5 " "Found entity 1: lpm_constant5" {  } { { "output_files/lpm_constant5.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668225010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668225010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant6-SYN " "Found design unit 1: lpm_constant6-SYN" {  } { { "output_files/lpm_constant6.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant6.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668225063 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant6 " "Found entity 1: lpm_constant6" {  } { { "output_files/lpm_constant6.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668225063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668225063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant7-SYN " "Found design unit 1: lpm_constant7-SYN" {  } { { "output_files/lpm_constant7.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant7.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668225106 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant7 " "Found entity 1: lpm_constant7" {  } { { "output_files/lpm_constant7.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668225106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668225106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant8-SYN " "Found design unit 1: lpm_constant8-SYN" {  } { { "output_files/lpm_constant8.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant8.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668225131 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant8 " "Found entity 1: lpm_constant8" {  } { { "output_files/lpm_constant8.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770668225131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770668225131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder " "Elaborating entity \"adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770668225379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlPathAdder ControlPathAdder:inst2 " "Elaborating entity \"ControlPathAdder\" for hierarchy \"ControlPathAdder:inst2\"" {  } { { "adder.bdf" "inst2" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 256 384 624 656 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668225410 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vcc ControlPathAdder.vhd(40) " "VHDL Signal Declaration warning at ControlPathAdder.vhd(40): used explicit default value for signal \"vcc\" because signal was never assigned a value" {  } { { "ControlPathAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1770668225410 "|adder|ControlPathAdder:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gnd ControlPathAdder.vhd(41) " "VHDL Signal Declaration warning at ControlPathAdder.vhd(41): used explicit default value for signal \"gnd\" because signal was never assigned a value" {  } { { "ControlPathAdder.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1770668225410 "|adder|ControlPathAdder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enASdFF_2 ControlPathAdder:inst2\|enASdFF_2:FF0 " "Elaborating entity \"enASdFF_2\" for hierarchy \"ControlPathAdder:inst2\|enASdFF_2:FF0\"" {  } { { "ControlPathAdder.vhd" "FF0" { Text "H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668225432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 ControlPathAdder:inst2\|enARdFF_2:FF1 " "Elaborating entity \"enARdFF_2\" for hierarchy \"ControlPathAdder:inst2\|enARdFF_2:FF1\"" {  } { { "ControlPathAdder.vhd" "FF1" { Text "H:/CEG3156 Labs/CEG3156Lab1/ControlPathAdder.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668225448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topaddnew topaddnew:inst " "Elaborating entity \"topaddnew\" for hierarchy \"topaddnew:inst\"" {  } { { "adder.bdf" "inst" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 216 976 1264 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668225510 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "genericComparator inst11 " "Block or symbol \"genericComparator\" of instance \"inst11\" overlaps another block or symbol" {  } { { "topaddnew.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 512 1320 1488 624 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1770668225526 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "two " "Pin \"two\" not connected" {  } { { "topaddnew.bdf" "" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 552 1152 1328 568 "two\[8..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1770668225526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallALU topaddnew:inst\|smallALU:inst2 " "Elaborating entity \"smallALU\" for hierarchy \"topaddnew:inst\|smallALU:inst2\"" {  } { { "topaddnew.bdf" "inst2" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 640 480 696 752 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668225532 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vcc smallALU.vhd(16) " "VHDL Signal Declaration warning at smallALU.vhd(16): used explicit default value for signal \"vcc\" because signal was never assigned a value" {  } { { "smallALU.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/smallALU.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1770668225548 "|adder|topaddnew:inst|smallALU:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericComparator topaddnew:inst\|smallALU:inst2\|genericComparator:comp_inst " "Elaborating entity \"genericComparator\" for hierarchy \"topaddnew:inst\|smallALU:inst2\|genericComparator:comp_inst\"" {  } { { "smallALU.vhd" "comp_inst" { Text "H:/CEG3156 Labs/CEG3156Lab1/smallALU.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668225564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator topaddnew:inst\|smallALU:inst2\|genericComparator:comp_inst\|oneBitComparator:comp_msb " "Elaborating entity \"oneBitComparator\" for hierarchy \"topaddnew:inst\|smallALU:inst2\|genericComparator:comp_inst\|oneBitComparator:comp_msb\"" {  } { { "genericComparator.vhd" "comp_msb" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericComparator.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668225576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericAdder topaddnew:inst\|smallALU:inst2\|genericAdder:sub_inst " "Elaborating entity \"genericAdder\" for hierarchy \"topaddnew:inst\|smallALU:inst2\|genericAdder:sub_inst\"" {  } { { "smallALU.vhd" "sub_inst" { Text "H:/CEG3156 Labs/CEG3156Lab1/smallALU.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668225648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder topaddnew:inst\|smallALU:inst2\|genericAdder:sub_inst\|oneBitAdder:add0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"topaddnew:inst\|smallALU:inst2\|genericAdder:sub_inst\|oneBitAdder:add0\"" {  } { { "genericAdder.vhd" "add0" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericAdder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668225680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericRegister topaddnew:inst\|genericRegister:inst " "Elaborating entity \"genericRegister\" for hierarchy \"topaddnew:inst\|genericRegister:inst\"" {  } { { "topaddnew.bdf" "inst" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 64 336 448 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668225749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_unusedQbar genericRegister.vhd(29) " "Verilog HDL or VHDL warning at genericRegister.vhd(29): object \"w_unusedQbar\" assigned a value but never read" {  } { { "genericRegister.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericRegister.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770668225764 "|adder|topaddnew:inst|genericRegister:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericComparator topaddnew:inst\|genericComparator:inst6 " "Elaborating entity \"genericComparator\" for hierarchy \"topaddnew:inst\|genericComparator:inst6\"" {  } { { "topaddnew.bdf" "inst6" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 744 896 1064 856 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668225881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericAdder topaddnew:inst\|genericAdder:inst9 " "Elaborating entity \"genericAdder\" for hierarchy \"topaddnew:inst\|genericAdder:inst9\"" {  } { { "topaddnew.bdf" "inst9" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 304 1024 1136 504 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668225980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignificandReg topaddnew:inst\|SignificandReg:inst8 " "Elaborating entity \"SignificandReg\" for hierarchy \"topaddnew:inst\|SignificandReg:inst8\"" {  } { { "topaddnew.bdf" "inst8" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 72 1160 1304 256 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668226123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericComparator topaddnew:inst\|genericComparator:inst11 " "Elaborating entity \"genericComparator\" for hierarchy \"topaddnew:inst\|genericComparator:inst11\"" {  } { { "topaddnew.bdf" "inst11" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 512 1320 1488 624 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668226296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter topaddnew:inst\|Counter:inst5 " "Elaborating entity \"Counter\" for hierarchy \"topaddnew:inst\|Counter:inst5\"" {  } { { "topaddnew.bdf" "inst5" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 840 488 688 984 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668226381 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_minusOne Counter.vhd(20) " "VHDL Signal Declaration warning at Counter.vhd(20): used explicit default value for signal \"w_minusOne\" because signal was never assigned a value" {  } { { "Counter.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/Counter.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1770668226381 "|Counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_unusedCarry Counter.vhd(21) " "Verilog HDL or VHDL warning at Counter.vhd(21): object \"w_unusedCarry\" assigned a value but never read" {  } { { "Counter.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/Counter.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770668226381 "|Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericMux2to1 topaddnew:inst\|Counter:inst5\|genericMux2to1:input_mux " "Elaborating entity \"genericMux2to1\" for hierarchy \"topaddnew:inst\|Counter:inst5\|genericMux2to1:input_mux\"" {  } { { "Counter.vhd" "input_mux" { Text "H:/CEG3156 Labs/CEG3156Lab1/Counter.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668226465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitMux2to1 topaddnew:inst\|Counter:inst5\|genericMux2to1:input_mux\|oneBitMux2to1:\\gen_mux:6:mux_inst " "Elaborating entity \"oneBitMux2to1\" for hierarchy \"topaddnew:inst\|Counter:inst5\|genericMux2to1:input_mux\|oneBitMux2to1:\\gen_mux:6:mux_inst\"" {  } { { "genericMux2to1.vhd" "\\gen_mux:6:mux_inst" { Text "H:/CEG3156 Labs/CEG3156Lab1/genericMux2to1.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668226481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncReg topaddnew:inst\|IncReg:inst13 " "Elaborating entity \"IncReg\" for hierarchy \"topaddnew:inst\|IncReg:inst13\"" {  } { { "topaddnew.bdf" "inst13" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 528 816 1008 672 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668226624 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inc_cout IncReg.vhd(35) " "Verilog HDL or VHDL warning at IncReg.vhd(35): object \"inc_cout\" assigned a value but never read" {  } { { "IncReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/IncReg.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770668226635 "|adder|topaddnew:inst|IncReg:inst13"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "doneOp IncReg.vhd(36) " "VHDL Signal Declaration warning at IncReg.vhd(36): used implicit default value for signal \"doneOp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IncReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/IncReg.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770668226635 "|adder|topaddnew:inst|IncReg:inst13"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "o_done IncReg.vhd(14) " "Using initial value X (don't care) for net \"o_done\" at IncReg.vhd(14)" {  } { { "IncReg.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/IncReg.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1770668226635 "|adder|topaddnew:inst|IncReg:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericMux2to1 topaddnew:inst\|genericMux2to1:inst4 " "Elaborating entity \"genericMux2to1\" for hierarchy \"topaddnew:inst\|genericMux2to1:inst4\"" {  } { { "topaddnew.bdf" "inst4" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 320 744 856 512 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668226697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister9 topaddnew:inst\|shiftRegister9:inst12 " "Elaborating entity \"shiftRegister9\" for hierarchy \"topaddnew:inst\|shiftRegister9:inst12\"" {  } { { "topaddnew.bdf" "inst12" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/topaddnew.bdf" { { 856 1480 1664 1000 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668226782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericMux2to1 topaddnew:inst\|shiftRegister9:inst12\|genericMux2to1:mux_inst " "Elaborating entity \"genericMux2to1\" for hierarchy \"topaddnew:inst\|shiftRegister9:inst12\|genericMux2to1:mux_inst\"" {  } { { "shiftRegister9.vhd" "mux_inst" { Text "H:/CEG3156 Labs/CEG3156Lab1/shiftRegister9.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668226797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant5 lpm_constant5:inst7 " "Elaborating entity \"lpm_constant5\" for hierarchy \"lpm_constant5:inst7\"" {  } { { "adder.bdf" "inst7" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { -136 640 752 -88 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668226951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant5:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant5:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant5.vhd" "LPM_CONSTANT_component" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant5.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant5:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant5:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant5.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant5.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770668227125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant5:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant5:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 63 " "Parameter \"lpm_cvalue\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227125 ""}  } { { "output_files/lpm_constant5.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant5.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770668227125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant7 lpm_constant7:inst9 " "Elaborating entity \"lpm_constant7\" for hierarchy \"lpm_constant7:inst9\"" {  } { { "adder.bdf" "inst9" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { -32 624 736 16 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant7:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant7:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant7.vhd" "LPM_CONSTANT_component" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant7.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant7:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant7:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant7.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant7.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770668227167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant7:inst9\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant7:inst9\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 64 " "Parameter \"lpm_cvalue\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227167 ""}  } { { "output_files/lpm_constant7.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant7.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770668227167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant6 lpm_constant6:inst8 " "Elaborating entity \"lpm_constant6\" for hierarchy \"lpm_constant6:inst8\"" {  } { { "adder.bdf" "inst8" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 40 592 704 88 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant6:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant6:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant6.vhd" "LPM_CONSTANT_component" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant6.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant6:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant6:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant6.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant6.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770668227214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant6:inst8\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant6:inst8\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 64 " "Parameter \"lpm_cvalue\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227214 ""}  } { { "output_files/lpm_constant6.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/output_files/lpm_constant6.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770668227214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant8 lpm_constant8:inst10 " "Elaborating entity \"lpm_constant8\" for hierarchy \"lpm_constant8:inst10\"" {  } { { "adder.bdf" "inst10" { Schematic "H:/CEG3156 Labs/CEG3156Lab1/adder.bdf" { { 704 688 800 752 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770668227236 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "enASdFF_2.vhd" "" { Text "H:/CEG3156 Labs/CEG3156Lab1/enASdFF_2.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1770668229113 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1770668229113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1770668229241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770668232743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770668232743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770668233530 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770668233530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770668233530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770668233530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770668233869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 15:17:13 2026 " "Processing ended: Mon Feb 09 15:17:13 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770668233869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770668233869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770668233869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770668233869 ""}
