# Generated by Yosys 0.9+932 (git sha1 823a08e0, gcc 8.3.0-6+rpi1 -fPIC -Os)

.model toplevel
.inputs i_ram_feedback_clk io_ram_data[0] io_ram_data[1] io_ram_data[2] io_ram_data[3] io_ram_data[4] io_ram_data[5] io_ram_data[6] io_ram_data[7] io_ram_data[8] io_ram_data[9] io_ram_data[10] io_ram_data[11] io_ram_data[12] io_ram_data[13] io_ram_data[14] io_ram_data[15] i_btn[0] i_btn[1] i_pp_dir i_pp_clk io_pp_data[0] io_pp_data[1] io_pp_data[2] io_pp_data[3] io_pp_data[4] io_pp_data[5] io_pp_data[6] io_pp_data[7] i_clk
.outputs o_ram_clk o_ram_cke o_ram_cs_n o_ram_ras_n o_ram_cas_n o_ram_we_n o_ram_bs[0] o_ram_bs[1] o_ram_addr[0] o_ram_addr[1] o_ram_addr[2] o_ram_addr[3] o_ram_addr[4] o_ram_addr[5] o_ram_addr[6] o_ram_addr[7] o_ram_addr[8] o_ram_addr[9] o_ram_addr[10] o_ram_addr[11] o_ram_addr[12] o_ram_udqm o_ram_ldqm io_ram_data[0] io_ram_data[1] io_ram_data[2] io_ram_data[3] io_ram_data[4] io_ram_data[5] io_ram_data[6] io_ram_data[7] io_ram_data[8] io_ram_data[9] io_ram_data[10] io_ram_data[11] io_ram_data[12] io_ram_data[13] io_ram_data[14] io_ram_data[15] o_ledg[0] o_ledg[1] o_ledr io_pp_data[0] io_pp_data[1] io_pp_data[2] io_pp_data[3] io_pp_data[4] io_pp_data[5] io_pp_data[6] io_pp_data[7] o_pp_clkfb o_dbgwires[0] o_dbgwires[1] o_dbgwires[2] o_dbgwires[3] o_dbgwires[4] o_dbgwires[5] o_dbgwires[6] o_dbgwires[7] o_dbgwires_scope[0] o_dbgwires_scope[1] o_dbgwires_scope[2] o_dbgwires_scope[3] o_dbgwires_scope[4] o_dbgwires_scope[5] o_dbgwires_scope[6] o_dbgwires_scope[7]
.names $false
.names $true
1
.names $undef
.gate SB_IO D_IN_0=hbi_io.o_data[0] D_OUT_0=thedesign.hbi_pp.o_pp_data[0] OUTPUT_ENABLE=i_pp_dir_SB_LUT4_I3_O PACKAGE_PIN=io_pp_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:221|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=hbi_io.o_data[1] D_OUT_0=thedesign.hbi_pp.o_pp_data[1] OUTPUT_ENABLE=i_pp_dir_SB_LUT4_I3_O PACKAGE_PIN=io_pp_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:221|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=hbi_io.o_data[2] D_OUT_0=thedesign.hbi_pp.o_pp_data[2] OUTPUT_ENABLE=i_pp_dir_SB_LUT4_I3_O PACKAGE_PIN=io_pp_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:221|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=hbi_io.o_data[3] D_OUT_0=thedesign.hbi_pp.o_pp_data[3] OUTPUT_ENABLE=i_pp_dir_SB_LUT4_I3_O PACKAGE_PIN=io_pp_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:221|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=hbi_io.o_data[4] D_OUT_0=thedesign.hbi_pp.o_pp_data[4] OUTPUT_ENABLE=i_pp_dir_SB_LUT4_I3_O PACKAGE_PIN=io_pp_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:221|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=hbi_io.o_data[5] D_OUT_0=thedesign.hbi_pp.o_pp_data[5] OUTPUT_ENABLE=i_pp_dir_SB_LUT4_I3_O PACKAGE_PIN=io_pp_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:221|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=hbi_io.o_data[6] D_OUT_0=thedesign.hbi_pp.o_pp_data[6] OUTPUT_ENABLE=i_pp_dir_SB_LUT4_I3_O PACKAGE_PIN=io_pp_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:221|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=hbi_io.o_data[7] D_OUT_0=thedesign.hbi_pp.o_pp_data[7] OUTPUT_ENABLE=i_pp_dir_SB_LUT4_I3_O PACKAGE_PIN=io_pp_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:221|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=i_pp_dir O=i_pp_dir_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=o_ledr_SB_DFFE_Q_D E=thedesign.gpioi.i_wb_stb Q=o_ledr
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=o_ledr I1=o_ledr_SB_LUT4_I0_I1 I2=thedesign.buspici.o_data[0] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O O=o_ledr_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[16] I2=thedesign.hb_dwbi_delay.o_dly_data[0] I3=o_ledr O=o_ledr_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=o_ram_ldqm_SB_LUT4_O_I3 O=o_ram_ldqm
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk_40mhz D=o_ram_ldqm_SB_LUT4_O_I3_SB_DFF_Q_D Q=o_ram_ldqm_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:568|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q I3=o_ram_ldqm_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I3 O=o_ram_ldqm_SB_LUT4_O_I3_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.sdrami.r_we I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_sel[0] I3=thedesign.sdrami.r_sel[2] O=o_ram_ldqm_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=o_ram_udqm_SB_LUT4_O_I3 O=o_ram_udqm
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk_40mhz D=o_ram_udqm_SB_LUT4_O_I3_SB_DFF_Q_D Q=o_ram_udqm_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:568|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q I3=o_ram_udqm_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I3 O=o_ram_udqm_SB_LUT4_O_I3_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.sdrami.r_we I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_sel[1] I3=thedesign.sdrami.r_sel[3] O=o_ram_udqm_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_PLL40_CORE BYPASS=$false LOCK=pll_locked PLLOUTCORE=clk_40mhz REFERENCECLK=i_clk RESETB=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:233"
.param DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
.param DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
.param DIVF 100
.param DIVQ 0011111
.param DIVR 0100
.param FDA_FEEDBACK 1111
.param FDA_RELATIVE 1111
.param FEEDBACK_PATH "SIMPLE"
.param FILTER_RANGE 010
.param PLLOUT_SELECT "GENCLK"
.gate SB_DFF C=clk_40mhz D=r_delay_in[15] Q=r_delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[14] Q=r_delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[5] Q=r_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[4] Q=r_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[3] Q=r_delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[2] Q=r_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[1] Q=r_delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[0] Q=r_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[13] Q=r_delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[12] Q=r_delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[11] Q=r_delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[10] Q=r_delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[9] Q=r_delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[8] Q=r_delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[7] Q=r_delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay_in[6] Q=r_delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:208|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[15] Q=r_ram_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[14] Q=r_ram_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[5] Q=r_ram_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[4] Q=r_ram_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[3] Q=r_ram_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[2] Q=r_ram_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[1] Q=r_ram_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[0] Q=r_ram_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[13] Q=r_ram_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[12] Q=r_ram_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[11] Q=r_ram_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[10] Q=r_ram_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[9] Q=r_ram_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[8] Q=r_ram_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[7] Q=r_ram_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_delay[6] Q=r_ram_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_IO D_IN_0=r_delay_in[0] D_OUT_0=thedesign.sdrami.o_ram_data[0] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[10] D_OUT_0=thedesign.sdrami.o_ram_data[10] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[11] D_OUT_0=thedesign.sdrami.o_ram_data[11] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[12] D_OUT_0=thedesign.sdrami.o_ram_data[12] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[13] D_OUT_0=thedesign.sdrami.o_ram_data[13] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[14] D_OUT_0=thedesign.sdrami.o_ram_data[14] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[15] D_OUT_0=thedesign.sdrami.o_ram_data[15] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[1] D_OUT_0=thedesign.sdrami.o_ram_data[1] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[2] D_OUT_0=thedesign.sdrami.o_ram_data[2] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[3] D_OUT_0=thedesign.sdrami.o_ram_data[3] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[4] D_OUT_0=thedesign.sdrami.o_ram_data[4] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[5] D_OUT_0=thedesign.sdrami.o_ram_data[5] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[6] D_OUT_0=thedesign.sdrami.o_ram_data[6] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[7] D_OUT_0=thedesign.sdrami.o_ram_data[7] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[8] D_OUT_0=thedesign.sdrami.o_ram_data[8] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=r_delay_in[9] D_OUT_0=thedesign.sdrami.o_ram_data[9] OUTPUT_ENABLE=thedesign.sdrami.o_ram_dmod PACKAGE_PIN=io_ram_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:202|../pport/ppio.v:51"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_LUT4 I0=$false I1=thedesign.bkrami.i_wb_stb I2=thedesign.r_wb_bus_select[1] I3=thedesign.hb_dwbi_delay.i_dly_err_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.r_wb_bus_select_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_we I3=thedesign.bkrami.i_wb_stb O=thedesign.bkrami.last_wstb_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[19] I2=thedesign.bkrami.i_wb_stb_SB_LUT4_O_I2 I3=thedesign.bkrami.i_wb_stb_SB_LUT4_O_I3 O=thedesign.bkrami.i_wb_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[21] I2=thedesign.sdram_sel I3=thedesign.hb_dwbi_delay.o_dly_addr[20] O=thedesign.bkrami.i_wb_stb_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[10] Q=thedesign.bkrami.last_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:105|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[9] Q=thedesign.bkrami.last_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:105|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[8] Q=thedesign.bkrami.last_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:105|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[7] Q=thedesign.bkrami.last_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:105|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[6] Q=thedesign.bkrami.last_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:105|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[5] Q=thedesign.bkrami.last_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:105|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[4] Q=thedesign.bkrami.last_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:105|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[3] Q=thedesign.bkrami.last_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:105|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[2] Q=thedesign.bkrami.last_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:105|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[1] Q=thedesign.bkrami.last_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:105|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[31] Q=thedesign.bkrami.last_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[30] Q=thedesign.bkrami.last_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[21] Q=thedesign.bkrami.last_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[20] Q=thedesign.bkrami.last_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[19] Q=thedesign.bkrami.last_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[18] Q=thedesign.bkrami.last_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[17] Q=thedesign.bkrami.last_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[16] Q=thedesign.bkrami.last_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[15] Q=thedesign.bkrami.last_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[14] Q=thedesign.bkrami.last_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[13] Q=thedesign.bkrami.last_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[12] Q=thedesign.bkrami.last_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[29] Q=thedesign.bkrami.last_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[11] Q=thedesign.bkrami.last_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[10] Q=thedesign.bkrami.last_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[9] Q=thedesign.bkrami.last_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[8] Q=thedesign.bkrami.last_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[7] Q=thedesign.bkrami.last_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[6] Q=thedesign.bkrami.last_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[5] Q=thedesign.bkrami.last_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[4] Q=thedesign.bkrami.last_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[3] Q=thedesign.bkrami.last_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[2] Q=thedesign.bkrami.last_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[28] Q=thedesign.bkrami.last_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[1] Q=thedesign.bkrami.last_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[0] Q=thedesign.bkrami.last_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[27] Q=thedesign.bkrami.last_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[26] Q=thedesign.bkrami.last_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[25] Q=thedesign.bkrami.last_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[24] Q=thedesign.bkrami.last_data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[23] Q=thedesign.bkrami.last_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[22] Q=thedesign.bkrami.last_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_sel[3] Q=thedesign.bkrami.last_sel[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_sel[2] Q=thedesign.bkrami.last_sel[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_sel[1] Q=thedesign.bkrami.last_sel[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_sel[0] Q=thedesign.bkrami.last_sel[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.bkrami.i_wb_stb Q=thedesign.bkrami.last_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.bkrami.last_stb I3=thedesign.hb_dwbi_delay.o_dly_cyc O=thedesign.bkrami.o_wb_ack_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.bkrami.last_wstb_SB_DFF_Q_D Q=thedesign.bkrami.last_wstb
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.bkrami.last_sel[3] I3=thedesign.bkrami.last_wstb O=thedesign.bkrami.mem.12.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.bkrami.last_sel[2] I3=thedesign.bkrami.last_wstb O=thedesign.bkrami.mem.8.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.bkrami.last_sel[1] I3=thedesign.bkrami.last_wstb O=thedesign.bkrami.mem.4.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.bkrami.last_sel[0] I3=thedesign.bkrami.last_wstb O=thedesign.bkrami.mem.0.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.0.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.0.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.0.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[0] RDATA[4]=thedesign.bkrami.mem.0.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.0.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.0.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.0.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.0.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.0.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.0.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[1] RDATA[12]=thedesign.bkrami.mem.0.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.0.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.0.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.0.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.0.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[0] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[1] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.1.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.1.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.1.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[2] RDATA[4]=thedesign.bkrami.mem.1.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.1.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.1.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.1.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.1.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.1.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.1.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[3] RDATA[12]=thedesign.bkrami.mem.1.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.1.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.1.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.1.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.0.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[2] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[3] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.10.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.10.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.10.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[20] RDATA[4]=thedesign.bkrami.mem.10.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.10.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.10.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.10.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.10.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.10.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.10.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[21] RDATA[12]=thedesign.bkrami.mem.10.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.10.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.10.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.10.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.8.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[20] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[21] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.11.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.11.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.11.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[22] RDATA[4]=thedesign.bkrami.mem.11.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.11.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.11.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.11.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.11.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.11.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.11.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[23] RDATA[12]=thedesign.bkrami.mem.11.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.11.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.11.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.11.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.8.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[22] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[23] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.12.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.12.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.12.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[24] RDATA[4]=thedesign.bkrami.mem.12.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.12.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.12.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.12.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.12.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.12.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.12.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[25] RDATA[12]=thedesign.bkrami.mem.12.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.12.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.12.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.12.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.12.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[24] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[25] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.13.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.13.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.13.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[26] RDATA[4]=thedesign.bkrami.mem.13.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.13.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.13.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.13.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.13.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.13.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.13.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[27] RDATA[12]=thedesign.bkrami.mem.13.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.13.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.13.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.13.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.12.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[26] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[27] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.14.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.14.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.14.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[28] RDATA[4]=thedesign.bkrami.mem.14.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.14.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.14.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.14.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.14.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.14.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.14.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[29] RDATA[12]=thedesign.bkrami.mem.14.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.14.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.14.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.14.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.12.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[28] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[29] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.15.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.15.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.15.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[30] RDATA[4]=thedesign.bkrami.mem.15.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.15.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.15.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.15.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.15.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.15.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.15.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[31] RDATA[12]=thedesign.bkrami.mem.15.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.15.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.15.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.15.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.12.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[30] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[31] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.2.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.2.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.2.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[4] RDATA[4]=thedesign.bkrami.mem.2.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.2.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.2.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.2.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.2.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.2.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.2.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[5] RDATA[12]=thedesign.bkrami.mem.2.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.2.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.2.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.2.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.0.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[4] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[5] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.3.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.3.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.3.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[6] RDATA[4]=thedesign.bkrami.mem.3.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.3.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.3.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.3.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.3.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.3.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.3.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[7] RDATA[12]=thedesign.bkrami.mem.3.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.3.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.3.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.3.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.0.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[6] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[7] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.4.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.4.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.4.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[8] RDATA[4]=thedesign.bkrami.mem.4.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.4.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.4.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.4.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.4.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.4.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.4.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[9] RDATA[12]=thedesign.bkrami.mem.4.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.4.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.4.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.4.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.4.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[8] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[9] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.5.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.5.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.5.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[10] RDATA[4]=thedesign.bkrami.mem.5.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.5.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.5.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.5.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.5.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.5.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.5.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[11] RDATA[12]=thedesign.bkrami.mem.5.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.5.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.5.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.5.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.4.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[10] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[11] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.6.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.6.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.6.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[12] RDATA[4]=thedesign.bkrami.mem.6.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.6.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.6.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.6.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.6.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.6.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.6.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[13] RDATA[12]=thedesign.bkrami.mem.6.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.6.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.6.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.6.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.4.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[12] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[13] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.7.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.7.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.7.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[14] RDATA[4]=thedesign.bkrami.mem.7.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.7.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.7.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.7.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.7.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.7.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.7.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[15] RDATA[12]=thedesign.bkrami.mem.7.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.7.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.7.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.7.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.4.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[14] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[15] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.8.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.8.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.8.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[16] RDATA[4]=thedesign.bkrami.mem.8.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.8.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.8.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.8.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.8.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.8.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.8.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[17] RDATA[12]=thedesign.bkrami.mem.8.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.8.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.8.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.8.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.8.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[16] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[17] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=thedesign.r_wb_dio_bus_select RADDR[1]=thedesign.bkrami.last_addr[1] RADDR[2]=thedesign.bkrami.last_addr[2] RADDR[3]=thedesign.bkrami.last_addr[3] RADDR[4]=thedesign.bkrami.last_addr[4] RADDR[5]=thedesign.bkrami.last_addr[5] RADDR[6]=thedesign.bkrami.last_addr[6] RADDR[7]=thedesign.bkrami.last_addr[7] RADDR[8]=thedesign.bkrami.last_addr[8] RADDR[9]=thedesign.bkrami.last_addr[9] RADDR[10]=thedesign.bkrami.last_addr[10] RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.bkrami.mem.9.0.0_RDATA[0] RDATA[1]=thedesign.bkrami.mem.9.0.0_RDATA[1] RDATA[2]=thedesign.bkrami.mem.9.0.0_RDATA[2] RDATA[3]=thedesign.bkrami.o_wb_data[18] RDATA[4]=thedesign.bkrami.mem.9.0.0_RDATA[4] RDATA[5]=thedesign.bkrami.mem.9.0.0_RDATA[5] RDATA[6]=thedesign.bkrami.mem.9.0.0_RDATA[6] RDATA[7]=thedesign.bkrami.mem.9.0.0_RDATA[7] RDATA[8]=thedesign.bkrami.mem.9.0.0_RDATA[8] RDATA[9]=thedesign.bkrami.mem.9.0.0_RDATA[9] RDATA[10]=thedesign.bkrami.mem.9.0.0_RDATA[10] RDATA[11]=thedesign.bkrami.o_wb_data[19] RDATA[12]=thedesign.bkrami.mem.9.0.0_RDATA[12] RDATA[13]=thedesign.bkrami.mem.9.0.0_RDATA[13] RDATA[14]=thedesign.bkrami.mem.9.0.0_RDATA[14] RDATA[15]=thedesign.bkrami.mem.9.0.0_RDATA[15] RE=$true WADDR[0]=thedesign.r_wb_dio_bus_select WADDR[1]=thedesign.bkrami.last_addr[1] WADDR[2]=thedesign.bkrami.last_addr[2] WADDR[3]=thedesign.bkrami.last_addr[3] WADDR[4]=thedesign.bkrami.last_addr[4] WADDR[5]=thedesign.bkrami.last_addr[5] WADDR[6]=thedesign.bkrami.last_addr[6] WADDR[7]=thedesign.bkrami.last_addr[7] WADDR[8]=thedesign.bkrami.last_addr[8] WADDR[9]=thedesign.bkrami.last_addr[9] WADDR[10]=thedesign.bkrami.last_addr[10] WCLK=clk_40mhz WCLKE=thedesign.bkrami.mem.8.0.0_WCLKE WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=thedesign.bkrami.last_data[18] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=thedesign.bkrami.last_data[19] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_DFF C=clk_40mhz D=thedesign.bkrami.o_wb_ack_SB_DFF_Q_D Q=thedesign.bkrami.o_wb_ack
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_ack I1=thedesign.sdram_ack I2=thedesign.consolei.o_wb_ack I3=thedesign.r_wb_sio_ack O=thedesign.bkrami.o_wb_ack_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.consolei.o_wb_ack I1=thedesign.r_wb_sio_ack I2=thedesign.bkrami.o_wb_ack I3=thedesign.sdram_ack O=thedesign.bkrami.o_wb_ack_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100011111
.gate SB_DFFE C=clk_40mhz D=thedesign.bus_arbiter.i_b_cyc E=thedesign.bus_arbiter.i_b_cyc_SB_LUT4_I1_O Q=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:892|cpu/wbpriarbiter.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc I2=thedesign.genbus.wbexec.o_wb_stb I3=thedesign.hb_dwbi_delay.o_wb_err_SB_DFFSR_Q_R_SB_LUT4_O_I2 O=thedesign.bus_arbiter.i_b_cyc_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_cyc I3=thedesign.zip_dbg_sel O=thedesign.bus_arbiter.i_b_cyc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I3=thedesign.r_wb_sio_ack_SB_DFF_Q_D O=thedesign.buspici.i_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_gie Q=thedesign.buspici.o_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[14] Q=thedesign.buspici.o_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[5] Q=thedesign.buspici.o_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[4] Q=thedesign.buspici.o_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[3] Q=thedesign.buspici.o_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[2] Q=thedesign.buspici.o_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[1] Q=thedesign.buspici.o_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[0] Q=thedesign.buspici.o_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.w_any Q=thedesign.buspici.o_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[14] Q=thedesign.buspici.o_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[13] Q=thedesign.buspici.o_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[12] Q=thedesign.buspici.o_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[13] Q=thedesign.buspici.o_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[11] Q=thedesign.buspici.o_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[10] Q=thedesign.buspici.o_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[9] Q=thedesign.buspici.o_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[8] Q=thedesign.buspici.o_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[7] Q=thedesign.buspici.o_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[6] Q=thedesign.buspici.o_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[5] Q=thedesign.buspici.o_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[4] Q=thedesign.buspici.o_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[3] Q=thedesign.buspici.o_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[2] Q=thedesign.buspici.o_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[12] Q=thedesign.buspici.o_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[1] Q=thedesign.buspici.o_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state[0] Q=thedesign.buspici.o_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[11] Q=thedesign.buspici.o_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[10] Q=thedesign.buspici.o_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[9] Q=thedesign.buspici.o_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[8] Q=thedesign.buspici.o_data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[7] Q=thedesign.buspici.o_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_enable[6] Q=thedesign.buspici.o_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[31] E=thedesign.buspici.i_wr Q=thedesign.buspici.r_gie
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:116|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_gie I3=thedesign.buspici.w_any O=thedesign.buspici.r_interrupt_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_1_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_10_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[20] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[4] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_11_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[19] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[3] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_12_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[18] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[2] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_13_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[17] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[1] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_14_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[16] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[0] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[29] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[13] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_2_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[28] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[12] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_3_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[27] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[11] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_4_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[26] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[10] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_5_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[25] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[9] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_6_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[24] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[8] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_7_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[23] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[7] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_8_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[22] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[6] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_enable_SB_DFFE_Q_9_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_enable[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[21] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[5] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[30] I2=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_int_enable[14] O=thedesign.buspici.r_int_enable_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_data[31] I3=thedesign.buspici.i_wr O=thedesign.buspici.r_int_enable_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFFE_Q_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_state[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFFE_Q_1_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_state[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFFE_Q_10_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_state[4] I3=thedesign.hb_dwbi_delay.o_dly_data[4] O=thedesign.buspici.r_int_state_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_state[13] I3=thedesign.hb_dwbi_delay.o_dly_data[13] O=thedesign.buspici.r_int_state_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFFE_Q_2_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_state[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_state[12] I3=thedesign.hb_dwbi_delay.o_dly_data[12] O=thedesign.buspici.r_int_state_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFFE_Q_3_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_state[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_state[11] I3=thedesign.hb_dwbi_delay.o_dly_data[11] O=thedesign.buspici.r_int_state_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFFE_Q_4_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_state[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_state[10] I3=thedesign.hb_dwbi_delay.o_dly_data[10] O=thedesign.buspici.r_int_state_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFFE_Q_5_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_state[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_state[9] I3=thedesign.hb_dwbi_delay.o_dly_data[9] O=thedesign.buspici.r_int_state_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFFE_Q_6_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_state[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_state[8] I3=thedesign.hb_dwbi_delay.o_dly_data[8] O=thedesign.buspici.r_int_state_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFFE_Q_7_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_state[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_state[7] I3=thedesign.hb_dwbi_delay.o_dly_data[7] O=thedesign.buspici.r_int_state_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFFE_Q_8_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_state[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_state[6] I3=thedesign.hb_dwbi_delay.o_dly_data[6] O=thedesign.buspici.r_int_state_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFFE_Q_9_D E=thedesign.buspici.i_wr Q=thedesign.buspici.r_int_state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_state[5] I3=thedesign.hb_dwbi_delay.o_dly_data[5] O=thedesign.buspici.r_int_state_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_state[14] I3=thedesign.hb_dwbi_delay.o_dly_data[14] O=thedesign.buspici.r_int_state_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFF_Q_D Q=thedesign.buspici.r_int_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFF_Q_1_D Q=thedesign.buspici.r_int_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.consolei.RX_NOFIFO.r_rx_fifo_full I1=thedesign.buspici.r_int_state[2] I2=thedesign.buspici.i_wr I3=thedesign.hb_dwbi_delay.o_dly_data[2] O=thedesign.buspici.r_int_state_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101110
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFF_Q_2_D Q=thedesign.buspici.r_int_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.consolei.TX_NOFIFO.r_txf_wb_write I1=thedesign.buspici.r_int_state[1] I2=thedesign.buspici.i_wr I3=thedesign.hb_dwbi_delay.o_dly_data[1] O=thedesign.buspici.r_int_state_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_int_state_SB_DFF_Q_3_D Q=thedesign.buspici.r_int_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.buspici.r_interrupt_SB_DFF_Q_D Q=thedesign.buspici.r_interrupt
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1029|cpu/icontrol.v:125|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.buspici.w_any_SB_LUT4_O_I0 I1=thedesign.buspici.w_any_SB_LUT4_O_I1 I2=thedesign.buspici.w_any_SB_LUT4_O_I2 I3=thedesign.buspici.w_any_SB_LUT4_O_I3 O=thedesign.buspici.w_any
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=thedesign.buspici.r_int_enable[4] I1=thedesign.buspici.r_int_state[4] I2=thedesign.buspici.r_int_enable[11] I3=thedesign.buspici.r_int_state[11] O=thedesign.buspici.w_any_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.buspici.r_int_enable[0] I1=thedesign.buspici.r_int_state[0] I2=thedesign.buspici.r_int_enable[2] I3=thedesign.buspici.r_int_state[2] O=thedesign.buspici.w_any_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.buspici.w_any_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.buspici.w_any_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.buspici.r_int_state[7] I3=thedesign.buspici.r_int_enable[7] O=thedesign.buspici.w_any_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.buspici.r_int_enable[8] I1=thedesign.buspici.r_int_state[8] I2=thedesign.buspici.r_int_enable[12] I3=thedesign.buspici.r_int_state[12] O=thedesign.buspici.w_any_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_enable[13] I3=thedesign.buspici.r_int_state[13] O=thedesign.buspici.w_any_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.buspici.w_any_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.buspici.w_any_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.buspici.r_int_state[3] I3=thedesign.buspici.r_int_enable[3] O=thedesign.buspici.w_any_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.buspici.r_int_enable[6] I1=thedesign.buspici.r_int_state[6] I2=thedesign.buspici.r_int_enable[10] I3=thedesign.buspici.r_int_state[10] O=thedesign.buspici.w_any_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.buspici.w_any_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.buspici.w_any_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.buspici.r_int_state[9] I3=thedesign.buspici.r_int_enable[9] O=thedesign.buspici.w_any_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.buspici.r_int_enable[1] I1=thedesign.buspici.r_int_state[1] I2=thedesign.buspici.r_int_enable[5] I3=thedesign.buspici.r_int_state[5] O=thedesign.buspici.w_any_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_int_enable[14] I3=thedesign.buspici.r_int_state[14] O=thedesign.buspici.w_any_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.bustimeri.o_int_SB_DFFSR_Q_D Q=thedesign.bustimeri.o_int R=thedesign.bustimeri.wb_write
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.bustimeri.r_running_SB_DFFESR_Q_D I3=thedesign.bustimeri.o_int_SB_DFFSR_Q_D O=thedesign.bustimeri.o_int_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=thedesign.bustimeri.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=thedesign.bustimeri.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I1 I2=thedesign.bustimeri.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=thedesign.bustimeri.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.bustimeri.o_int_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.bustimeri.r_value[12] I1=thedesign.bustimeri.r_value[11] I2=thedesign.bustimeri.r_value[10] I3=thedesign.bustimeri.r_value[9] O=thedesign.bustimeri.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.bustimeri.r_value[0] I1=thedesign.bustimeri.r_value[15] I2=thedesign.bustimeri.r_value[14] I3=thedesign.bustimeri.r_value[13] O=thedesign.bustimeri.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=thedesign.bustimeri.r_value[4] I1=thedesign.bustimeri.r_value[3] I2=thedesign.bustimeri.r_value[2] I3=thedesign.bustimeri.r_value[1] O=thedesign.bustimeri.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.bustimeri.r_value[8] I1=thedesign.bustimeri.r_value[7] I2=thedesign.bustimeri.r_value[6] I3=thedesign.bustimeri.r_value[5] O=thedesign.bustimeri.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.bustimeri.o_int I1=thedesign.buspici.r_int_state[3] I2=thedesign.buspici.i_wr I3=thedesign.hb_dwbi_delay.o_dly_data[3] O=thedesign.buspici.r_int_state_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_auto_reload_SB_DFFE_Q_D E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_auto_reload
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:115|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_data[31] I3=thedesign.bustimeri.r_running_SB_DFFESR_Q_D O=thedesign.bustimeri.r_auto_reload_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[15] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[14] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[5] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[4] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[3] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[2] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[1] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[0] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[13] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[12] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[11] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[10] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[9] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[8] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[7] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[6] E=thedesign.bustimeri.wb_write Q=thedesign.bustimeri.r_interval_count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:126|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.bustimeri.r_running_SB_DFFESR_Q_D E=thedesign.bustimeri.r_running_SB_DFFESR_Q_E Q=thedesign.bustimeri.r_running R=thedesign.bustimeri.r_running_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.bustimeri.r_running_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=thedesign.bustimeri.r_running_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=thedesign.bustimeri.r_running_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_running_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_running_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_dly_data[5] I1=thedesign.hb_dwbi_delay.o_dly_data[6] I2=thedesign.hb_dwbi_delay.o_dly_data[7] I3=thedesign.hb_dwbi_delay.o_dly_data[8] O=thedesign.bustimeri.r_running_SB_DFFESR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_dly_data[0] I1=thedesign.hb_dwbi_delay.o_dly_data[1] I2=thedesign.hb_dwbi_delay.o_dly_data[3] I3=thedesign.hb_dwbi_delay.o_dly_data[4] O=thedesign.bustimeri.r_running_SB_DFFESR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_dly_data[13] I1=thedesign.hb_dwbi_delay.o_dly_data[14] I2=thedesign.hb_dwbi_delay.o_dly_data[15] I3=thedesign.hb_dwbi_delay.o_dly_data[2] O=thedesign.bustimeri.r_running_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_dly_data[9] I1=thedesign.hb_dwbi_delay.o_dly_data[10] I2=thedesign.hb_dwbi_delay.o_dly_data[11] I3=thedesign.hb_dwbi_delay.o_dly_data[12] O=thedesign.bustimeri.r_running_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.bustimeri.r_auto_reload I3=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.bustimeri.r_running_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.bustimeri.wb_write O=thedesign.bustimeri.r_running_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.bustimeri.r_running I1=thedesign.bustimeri.o_int_SB_DFFSR_Q_D I2=thedesign.bustimeri.r_auto_reload I3=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.bustimeri.r_running_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.bustimeri.r_running_SB_LUT4_I0_O I3=thedesign.bustimeri.wb_write O=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.o_int_SB_DFFSR_Q_D_SB_LUT4_I3_O E=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O Q=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:152|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.bustimeri.wb_write I1=thedesign.bustimeri.r_running I2=thedesign.bustimeri.r_auto_reload I3=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.bustimeri.r_running_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_1_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_10_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[5] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_10_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[5] O=thedesign.bustimeri.r_value_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[5] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5] O=thedesign.bustimeri.r_value_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_11_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[4] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_11_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[4] O=thedesign.bustimeri.r_value_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[4] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4] O=thedesign.bustimeri.r_value_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_12_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[3] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_12_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[3] O=thedesign.bustimeri.r_value_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[3] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=thedesign.bustimeri.r_value_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_13_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[2] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_13_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[2] O=thedesign.bustimeri.r_value_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[2] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=thedesign.bustimeri.r_value_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_14_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[1] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_14_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[1] O=thedesign.bustimeri.r_value_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[1] I2=$true I3=thedesign.bustimeri.r_value[0] O=thedesign.bustimeri.r_value_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_15_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[0] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_15_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value[0] I3=thedesign.bustimeri.r_interval_count[0] O=thedesign.bustimeri.r_value_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[14] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[14] O=thedesign.bustimeri.r_value_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[14] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14] O=thedesign.bustimeri.r_value_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_2_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[13] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[13] O=thedesign.bustimeri.r_value_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[13] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13] O=thedesign.bustimeri.r_value_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_3_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[12] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_3_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[12] O=thedesign.bustimeri.r_value_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[12] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12] O=thedesign.bustimeri.r_value_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_4_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[11] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_4_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[11] O=thedesign.bustimeri.r_value_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[11] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11] O=thedesign.bustimeri.r_value_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_5_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[10] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_5_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[10] O=thedesign.bustimeri.r_value_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[10] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10] O=thedesign.bustimeri.r_value_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_6_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[9] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_6_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[9] O=thedesign.bustimeri.r_value_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[9] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9] O=thedesign.bustimeri.r_value_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_7_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[8] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_7_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[8] O=thedesign.bustimeri.r_value_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[8] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8] O=thedesign.bustimeri.r_value_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_8_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[7] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_8_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[7] O=thedesign.bustimeri.r_value_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[7] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7] O=thedesign.bustimeri.r_value_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.bustimeri.r_value_SB_DFFE_Q_9_D E=thedesign.bustimeri.r_running_SB_LUT4_I1_O Q=thedesign.bustimeri.r_value[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[6] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_9_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.bustimeri.r_value_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.bustimeri.r_interval_count[6] O=thedesign.bustimeri.r_value_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.r_value[6] I2=$true I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6] O=thedesign.bustimeri.r_value_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.bustimeri.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[15] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3 O=thedesign.bustimeri.r_value_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=thedesign.bustimeri.r_running_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFE_E_Q I1=thedesign.bustimeri.r_value[15] I2=thedesign.bustimeri.r_interval_count[15] I3=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15] O=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011110001101
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10] I0=thedesign.bustimeri.r_value[9] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9] I0=thedesign.bustimeri.r_value[8] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14] I0=thedesign.bustimeri.r_value[13] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13] I0=thedesign.bustimeri.r_value[12] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12] I0=thedesign.bustimeri.r_value[11] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11] I0=thedesign.bustimeri.r_value[10] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8] I0=thedesign.bustimeri.r_value[7] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7] I0=thedesign.bustimeri.r_value[6] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6] I0=thedesign.bustimeri.r_value[5] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5] I0=thedesign.bustimeri.r_value[4] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4] I0=thedesign.bustimeri.r_value[3] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3] I0=thedesign.bustimeri.r_value[2] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value[0] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] I0=thedesign.bustimeri.r_value[1] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14] CO=thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15] I0=thedesign.bustimeri.r_value[14] I1=$true
.attr src "toplevel.v:158|main.v:980|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_we I2=thedesign.consolei.i_wb_stb_SB_LUT4_O_I3_SB_LUT4_I2_O I3=thedesign.sdramscopei.i_wb_addr O=thedesign.bustimeri.wb_write
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.o_console_data[6] E=thedesign.genbus.o_console_stb Q=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:164|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.o_console_data[5] E=thedesign.genbus.o_console_stb Q=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:164|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.o_console_data[4] E=thedesign.genbus.o_console_stb Q=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:164|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.o_console_data[3] E=thedesign.genbus.o_console_stb Q=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:164|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.o_console_data[2] E=thedesign.genbus.o_console_stb Q=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:164|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.o_console_data[1] E=thedesign.genbus.o_console_stb Q=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:164|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.o_console_data[0] E=thedesign.genbus.o_console_stb Q=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:164|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.consolei.RX_NOFIFO.r_rx_fifo_err_SB_DFFE_Q_D E=thedesign.consolei.RX_NOFIFO.r_rx_fifo_err_SB_DFFE_Q_E Q=thedesign.consolei.RX_NOFIFO.r_rx_fifo_err
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.consolei.RX_NOFIFO.r_rx_fifo_full I3=thedesign.genbus.o_console_stb O=thedesign.consolei.RX_NOFIFO.r_rx_fifo_err_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.consolei.RX_NOFIFO.r_rx_fifo_err_SB_DFFE_Q_D I3=thedesign.consolei.RX_NOFIFO.r_rx_fifo_err_SB_DFFE_Q_E_SB_LUT4_O_I3 O=thedesign.consolei.RX_NOFIFO.r_rx_fifo_err_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=thedesign.consolei.i_wb_stb I2=thedesign.hb_dwbi_delay.o_dly_addr[1] I3=thedesign.sdramscopei.i_wb_addr O=thedesign.consolei.RX_NOFIFO.r_rx_fifo_err_SB_DFFE_Q_E_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.o_console_stb E=thedesign.consolei.RX_NOFIFO.r_rx_fifo_full_SB_DFFE_Q_E Q=thedesign.consolei.RX_NOFIFO.r_rx_fifo_full
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:157|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.o_console_stb I2=thedesign.consolei.RX_NOFIFO.r_rx_fifo_err_SB_DFFE_Q_E_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.o_dly_we O=thedesign.consolei.RX_NOFIFO.r_rx_fifo_full_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_DFFESR C=clk_40mhz D=thedesign.consolei.TX_NOFIFO.r_txf_err_SB_DFFESR_Q_D E=thedesign.consolei.TX_NOFIFO.r_txf_err_SB_DFFESR_Q_E Q=thedesign.consolei.TX_NOFIFO.r_txf_err R=thedesign.consolei.TX_NOFIFO.r_txf_err_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_data[12] I3=thedesign.consolei.TX_NOFIFO.r_txf_wb_write_SB_DFFE_Q_D O=thedesign.consolei.TX_NOFIFO.r_txf_err_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=thedesign.consolei.TX_NOFIFO.r_txf_err_SB_DFFESR_Q_R I1=thedesign.consolei.TX_NOFIFO.r_txf_wb_write_SB_DFFE_Q_D I2=thedesign.hb_dwbi_delay.o_dly_data[12] I3=thedesign.consolei.TX_NOFIFO.r_txf_err_SB_DFFESR_Q_E_SB_LUT4_O_I3 O=thedesign.consolei.TX_NOFIFO.r_txf_err_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_LUT4 I0=$false I1=thedesign.consolei.TX_NOFIFO.r_txf_wb_write I2=thedesign.genbus.ps_full I3=thedesign.genbus.addnl.o_nl_stb O=thedesign.consolei.TX_NOFIFO.r_txf_err_SB_DFFESR_Q_E_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_dly_we I1=thedesign.consolei.i_wb_stb I2=thedesign.sdramscopei.i_wb_addr I3=thedesign.hb_dwbi_delay.o_dly_addr[1] O=thedesign.consolei.TX_NOFIFO.r_txf_err_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.bkrami.last_addr[1] I1=thedesign.r_wb_dio_bus_select I2=thedesign.consolei.TX_NOFIFO.r_txf_err I3=thedesign.consolei.RX_NOFIFO.r_rx_fifo_err O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[6] E=thedesign.consolei.TX_NOFIFO.r_txf_wb_data_SB_DFFE_Q_E Q=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:273|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[5] E=thedesign.consolei.TX_NOFIFO.r_txf_wb_data_SB_DFFE_Q_E Q=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:273|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[4] E=thedesign.consolei.TX_NOFIFO.r_txf_wb_data_SB_DFFE_Q_E Q=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:273|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[3] E=thedesign.consolei.TX_NOFIFO.r_txf_wb_data_SB_DFFE_Q_E Q=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:273|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[2] E=thedesign.consolei.TX_NOFIFO.r_txf_wb_data_SB_DFFE_Q_E Q=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:273|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[1] E=thedesign.consolei.TX_NOFIFO.r_txf_wb_data_SB_DFFE_Q_E Q=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:273|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[0] E=thedesign.consolei.TX_NOFIFO.r_txf_wb_data_SB_DFFE_Q_E Q=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:273|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.consolei.TX_NOFIFO.r_txf_wb_write_SB_DFFE_Q_D E=thedesign.consolei.TX_NOFIFO.r_txf_wb_write_SB_DFFE_Q_E Q=thedesign.consolei.TX_NOFIFO.r_txf_wb_write
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:273|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.consolei.TX_NOFIFO.r_txf_wb_write_SB_DFFE_Q_D I2=thedesign.genbus.addnl.o_nl_stb I3=thedesign.genbus.ps_full O=thedesign.consolei.TX_NOFIFO.r_txf_wb_write_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=thedesign.consolei.TX_NOFIFO.r_txf_wb_write I2=thedesign.bkrami.last_addr[1] I3=thedesign.r_wb_dio_bus_select O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.consolei.TX_NOFIFO.r_txf_wb_write_SB_DFFE_Q_D I3=thedesign.consolei.TX_NOFIFO.r_txf_wb_write O=thedesign.consolei.TX_NOFIFO.r_txf_wb_data_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_dly_we I1=thedesign.sdramscopei.i_wb_addr I2=thedesign.hb_dwbi_delay.o_dly_addr[1] I3=thedesign.consolei.i_wb_stb O=thedesign.consolei.TX_NOFIFO.r_txf_wb_write_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[19] I2=thedesign.bkrami.i_wb_stb_SB_LUT4_O_I3 I3=thedesign.consolei.i_wb_stb_SB_LUT4_O_I3 O=thedesign.consolei.i_wb_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_stb I2=thedesign.consolei.i_wb_stb_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.o_dly_addr[19] O=thedesign.consolei.i_wb_stb_SB_LUT4_O_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[20] I2=thedesign.hb_dwbi_delay.o_dly_addr[21] I3=thedesign.sdram_sel O=thedesign.consolei.i_wb_stb_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_DFF C=clk_40mhz D=thedesign.consolei.o_wb_ack_SB_DFF_Q_D Q=thedesign.consolei.o_wb_ack
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:349|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.consolei.o_wb_data_SB_DFFSR_Q_D Q=thedesign.consolei.o_wb_data[18] R=thedesign.consolei.o_wb_data_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.consolei.o_wb_data_SB_DFFSR_Q_1_D Q=thedesign.consolei.o_wb_data[14] R=thedesign.consolei.o_wb_data_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.consolei.o_wb_data_SB_DFFSR_Q_10_D Q=thedesign.consolei.o_wb_data[0] R=thedesign.consolei.o_wb_data_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.consolei.o_wb_data_SB_DFFSR_Q_10_D_SB_LUT4_O_I1 I2=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[0] I3=thedesign.consolei.o_wb_data_SB_DFFSR_Q_1_D O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.bkrami.last_addr[1] I1=thedesign.r_wb_dio_bus_select I2=thedesign.consolei.RX_NOFIFO.r_rx_fifo_full I3=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[0] O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001110110111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.consolei.o_wb_data_SB_DFFSR_Q_2_D Q=thedesign.consolei.o_wb_data[12] R=thedesign.consolei.o_wb_data_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.consolei.o_wb_data_SB_DFFSR_Q_3_D Q=thedesign.consolei.o_wb_data[8] R=thedesign.consolei.o_wb_data_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.consolei.o_wb_data_SB_DFFSR_Q_1_D I2=thedesign.consolei.o_wb_data_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 I3=thedesign.consolei.RX_NOFIFO.r_rx_fifo_full O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_DFFSR C=clk_40mhz D=thedesign.consolei.o_wb_data_SB_DFFSR_Q_4_D Q=thedesign.consolei.o_wb_data[6] R=thedesign.consolei.o_wb_data_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[6] I1=thedesign.consolei.o_wb_data_SB_DFFSR_Q_1_D I2=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[6] I3=thedesign.consolei.o_wb_data_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clk_40mhz D=thedesign.consolei.o_wb_data_SB_DFFSR_Q_5_D Q=thedesign.consolei.o_wb_data[5] R=thedesign.consolei.o_wb_data_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[5] I1=thedesign.consolei.o_wb_data_SB_DFFSR_Q_1_D I2=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[5] I3=thedesign.consolei.o_wb_data_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clk_40mhz D=thedesign.consolei.o_wb_data_SB_DFFSR_Q_6_D Q=thedesign.consolei.o_wb_data[4] R=thedesign.consolei.o_wb_data_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[4] I1=thedesign.consolei.o_wb_data_SB_DFFSR_Q_1_D I2=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[4] I3=thedesign.consolei.o_wb_data_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clk_40mhz D=thedesign.consolei.o_wb_data_SB_DFFSR_Q_7_D Q=thedesign.consolei.o_wb_data[3] R=thedesign.consolei.o_wb_data_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[3] I1=thedesign.consolei.o_wb_data_SB_DFFSR_Q_1_D I2=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[3] I3=thedesign.consolei.o_wb_data_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.bkrami.last_addr[1] I3=thedesign.r_wb_dio_bus_select O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.consolei.o_wb_data_SB_DFFSR_Q_8_D Q=thedesign.consolei.o_wb_data[2] R=thedesign.consolei.o_wb_data_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.consolei.o_wb_data_SB_DFFSR_Q_8_D_SB_LUT4_O_I1 I2=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[2] I3=thedesign.consolei.o_wb_data_SB_DFFSR_Q_1_D O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.bkrami.last_addr[1] I1=thedesign.r_wb_dio_bus_select I2=thedesign.consolei.RX_NOFIFO.r_rx_fifo_full I3=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[2] O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001110110111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.consolei.o_wb_data_SB_DFFSR_Q_9_D Q=thedesign.consolei.o_wb_data[1] R=thedesign.consolei.o_wb_data_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.consolei.o_wb_data_SB_DFFSR_Q_9_D_SB_LUT4_O_I1 I2=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[1] I3=thedesign.consolei.o_wb_data_SB_DFFSR_Q_1_D O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.bkrami.last_addr[1] I1=thedesign.r_wb_dio_bus_select I2=thedesign.consolei.RX_NOFIFO.r_rx_fifo_full I3=thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[1] O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001110110111111
.gate SB_LUT4 I0=$false I1=thedesign.consolei.TX_NOFIFO.r_txf_wb_write I2=thedesign.r_wb_dio_bus_select I3=thedesign.bkrami.last_addr[1] O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.bkrami.last_addr[1] I3=thedesign.r_wb_dio_bus_select O=thedesign.consolei.o_wb_data_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk_40mhz D=thedesign.consolei.i_wb_stb Q=thedesign.consolei.r_wb_ack
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:956|../hexbus/console.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.consolei.r_wb_ack I3=thedesign.hb_dwbi_delay.o_dly_cyc O=thedesign.consolei.o_wb_ack_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.watchdogi.o_int Q=thedesign.cpu_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:822|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I3=thedesign.cpu_reset O=thedesign.cpu_reset_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.cpu_reset_SB_LUT4_I3_O I1=thedesign.swic.dbg_cmd_write I2=thedesign.genbus.wbexec.o_wb_data[8] I3=thedesign.genbus.wbexec.o_wb_data[10] O=thedesign.cpu_reset_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_counter[0] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[2] I0=$false I1=thedesign.genbus.addidles.idle_counter[1]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[9] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[10] I0=$false I1=thedesign.genbus.addidles.idle_counter[9]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[8] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[9] I0=$false I1=thedesign.genbus.addidles.idle_counter[8]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[27] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[28] I0=$false I1=thedesign.genbus.addidles.idle_counter[27]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[26] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[27] I0=$false I1=thedesign.genbus.addidles.idle_counter[26]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[25] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[26] I0=$false I1=thedesign.genbus.addidles.idle_counter[25]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[24] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[25] I0=$false I1=thedesign.genbus.addidles.idle_counter[24]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[23] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[24] I0=$false I1=thedesign.genbus.addidles.idle_counter[23]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[22] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[23] I0=$false I1=thedesign.genbus.addidles.idle_counter[22]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[21] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[22] I0=$false I1=thedesign.genbus.addidles.idle_counter[21]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[20] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[21] I0=$false I1=thedesign.genbus.addidles.idle_counter[20]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[19] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[20] I0=$false I1=thedesign.genbus.addidles.idle_counter[19]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[18] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[19] I0=$false I1=thedesign.genbus.addidles.idle_counter[18]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[7] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[8] I0=$false I1=thedesign.genbus.addidles.idle_counter[7]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[17] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[18] I0=$false I1=thedesign.genbus.addidles.idle_counter[17]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[16] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[17] I0=$false I1=thedesign.genbus.addidles.idle_counter[16]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[15] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[16] I0=$false I1=thedesign.genbus.addidles.idle_counter[15]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[14] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[15] I0=$false I1=thedesign.genbus.addidles.idle_counter[14]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[13] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[14] I0=$false I1=thedesign.genbus.addidles.idle_counter[13]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[12] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[13] I0=$false I1=thedesign.genbus.addidles.idle_counter[12]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[11] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[12] I0=$false I1=thedesign.genbus.addidles.idle_counter[11]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[10] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[11] I0=$false I1=thedesign.genbus.addidles.idle_counter[10]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[6] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[7] I0=$false I1=thedesign.genbus.addidles.idle_counter[6]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[5] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[6] I0=$false I1=thedesign.genbus.addidles.idle_counter[5]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[4] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[5] I0=$false I1=thedesign.genbus.addidles.idle_counter[4]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[3] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[4] I0=$false I1=thedesign.genbus.addidles.idle_counter[3]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[2] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[3] I0=$false I1=thedesign.genbus.addidles.idle_counter[2]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[29] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[30] I0=$false I1=thedesign.genbus.addidles.idle_counter[29]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[28] CO=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[29] I0=$false I1=thedesign.genbus.addidles.idle_counter[28]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[29] Q=thedesign.genbus.addidles.idle_counter[29] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[28] Q=thedesign.genbus.addidles.idle_counter[28] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[19] Q=thedesign.genbus.addidles.idle_counter[19] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[18] Q=thedesign.genbus.addidles.idle_counter[18] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[17] Q=thedesign.genbus.addidles.idle_counter[17] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[16] Q=thedesign.genbus.addidles.idle_counter[16] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[15] Q=thedesign.genbus.addidles.idle_counter[15] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[14] Q=thedesign.genbus.addidles.idle_counter[14] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[13] Q=thedesign.genbus.addidles.idle_counter[13] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[12] Q=thedesign.genbus.addidles.idle_counter[12] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[11] Q=thedesign.genbus.addidles.idle_counter[11] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[10] Q=thedesign.genbus.addidles.idle_counter[10] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[27] Q=thedesign.genbus.addidles.idle_counter[27] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[9] Q=thedesign.genbus.addidles.idle_counter[9] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[8] Q=thedesign.genbus.addidles.idle_counter[8] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[7] Q=thedesign.genbus.addidles.idle_counter[7] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[6] Q=thedesign.genbus.addidles.idle_counter[6] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[5] Q=thedesign.genbus.addidles.idle_counter[5] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[4] Q=thedesign.genbus.addidles.idle_counter[4] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[3] Q=thedesign.genbus.addidles.idle_counter[3] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[2] Q=thedesign.genbus.addidles.idle_counter[2] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[1] Q=thedesign.genbus.addidles.idle_counter[1] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_29_D Q=thedesign.genbus.addidles.idle_counter[0] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.genbus.addidles.idle_counter[0] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[26] Q=thedesign.genbus.addidles.idle_counter[26] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[25] Q=thedesign.genbus.addidles.idle_counter[25] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[24] Q=thedesign.genbus.addidles.idle_counter[24] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[23] Q=thedesign.genbus.addidles.idle_counter[23] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[22] Q=thedesign.genbus.addidles.idle_counter[22] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[21] Q=thedesign.genbus.addidles.idle_counter[21] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[20] Q=thedesign.genbus.addidles.idle_counter[20] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[9] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[9] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[8] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[8] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[27] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[27] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[26] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[26] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[25] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[25] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[24] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[24] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[23] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[23] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[22] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[22] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[21] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[21] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[20] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[20] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[1] I3=thedesign.genbus.addidles.idle_counter[0] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[19] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[19] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[7] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[7] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[18] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[18] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[17] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[17] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[16] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[16] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[15] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[15] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[14] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[14] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[13] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[13] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[12] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[12] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[11] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[11] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[10] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[10] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[6] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[6] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[5] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[5] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[4] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[4] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[3] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[3] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[2] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[2] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[29] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[29] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.idle_counter[28] I3=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[28] O=thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[30] Q=thedesign.genbus.addidles.idle_stb R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:71|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O I2=thedesign.genbus.addidles.idle_stb I3=thedesign.genbus.addidles.o_idl_stb O=thedesign.genbus.addidles.o_idl_stb_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addidles.o_idl_stb_SB_DFFESR_Q_D E=thedesign.genbus.addidles.o_idl_stb_SB_DFFESR_Q_E Q=thedesign.genbus.addidles.o_idl_stb R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.unpackx.o_dw_stb I2=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.genbus.addidles.o_idl_stb_SB_DFFESR_Q_D O=thedesign.genbus.addidles.o_idl_stb_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.o_idl_stb I3=thedesign.genbus.unpackx.o_dw_stb O=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[31] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[31] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[28] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[28] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[19] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[19] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[18] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[18] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[17] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[17] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[16] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[16] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[15] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[15] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[14] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[14] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[13] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[13] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[12] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[12] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[11] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[11] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[10] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[10] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[27] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[27] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[9] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[9] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[8] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[8] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[7] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[7] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[6] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[6] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[5] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[5] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[4] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[4] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[3] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[3] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[2] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[2] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[1] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[1] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[0] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[0] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[26] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[26] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[25] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[25] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[24] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[24] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[23] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[23] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[22] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[22] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[21] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[21] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_word[20] E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.addidles.o_idl_word[20] R=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.int_state_SB_LUT4_I3_O E=thedesign.genbus.addints.int_state_SB_DFFESR_Q_E Q=thedesign.genbus.addints.int_state R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I1=thedesign.buspici.r_interrupt I2=thedesign.genbus.addints.int_state I3=thedesign.genbus.addints.pending_interrupt O=thedesign.genbus.addints.int_state_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.buspici.r_interrupt I3=thedesign.genbus.addints.int_state O=thedesign.genbus.addints.int_state_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.loaded_SB_LUT4_I3_O E=thedesign.genbus.addints.loaded_SB_DFFESR_Q_E Q=thedesign.genbus.addints.loaded R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O I3=thedesign.genbus.addints.loaded_SB_LUT4_I3_O O=thedesign.genbus.addints.loaded_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=thedesign.genbus.unpackx.o_dw_stb I1=thedesign.genbus.addidles.o_idl_stb I2=thedesign.genbus.addints.loaded I3=thedesign.genbus.addints.pending_interrupt O=thedesign.genbus.addints.loaded_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addints.loaded_SB_LUT4_I3_I1 I2=thedesign.genbus.addints.o_int_stb I3=thedesign.genbus.addints.loaded O=thedesign.genbus.addints.loaded_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.newaddr_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.addints.loaded_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.genbus.addints.loaded_SB_LUT4_I3_O O=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.o_int_stb_SB_DFFESR_Q_D E=thedesign.genbus.addints.o_int_stb_SB_DFFESR_Q_E Q=thedesign.genbus.addints.o_int_stb R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addints.o_int_stb_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=thedesign.genbus.addints.loaded_SB_LUT4_I3_O O=thedesign.genbus.addints.o_int_stb_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.genbus.addints.loaded_SB_LUT4_I2_O I3=thedesign.genbus.addints.loaded_SB_LUT4_I3_O O=thedesign.genbus.addints.o_int_stb_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addints.o_int_stb I2=thedesign.genbus.unpackx.o_dw_stb I3=thedesign.genbus.addidles.o_idl_stb O=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.genbus.unpackx.o_dw_stb I1=thedesign.genbus.addidles.o_idl_stb I2=thedesign.genbus.addints.o_int_stb I3=thedesign.genbus.addints.loaded_SB_LUT4_I3_O O=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111101111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.genbus.addints.o_int_stb O=thedesign.genbus.addints.o_int_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[31] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[31] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[29] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[29] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[20] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[20] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[19] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[19] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[18] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[18] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[17] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[17] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[16] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[16] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[15] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[15] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[14] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[14] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[13] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[13] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[12] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[12] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[11] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[11] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[28] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[28] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[10] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[10] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[9] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[9] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[8] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[8] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[7] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[7] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[6] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[6] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[5] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[5] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[4] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[4] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[3] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[3] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[2] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[2] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[1] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[1] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[27] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[27] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[0] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[0] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[26] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[26] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[25] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[25] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[24] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[24] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[23] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[23] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[22] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[22] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word[21] E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.o_int_word[21] R=thedesign.genbus.addints.loaded_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addints.int_state_SB_LUT4_I3_O E=thedesign.genbus.addints.pending_interrupt_SB_DFFESR_Q_E Q=thedesign.genbus.addints.pending_interrupt R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:72|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I1=thedesign.genbus.addints.int_state_SB_LUT4_I3_O I2=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O I3=thedesign.genbus.addints.pending_interrupt_SB_DFFESR_Q_E_SB_LUT4_O_I3 O=thedesign.genbus.addints.pending_interrupt_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011111
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.addints.loaded_SB_LUT4_I3_O E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.addints.pending_interrupt_SB_DFFESR_Q_E_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addints.pending_interrupt I1=thedesign.genbus.addints.pending_interrupt_SB_DFFESR_Q_E_SB_LUT4_O_I3 I2=thedesign.genbus.unpackx.o_dw_stb I3=thedesign.genbus.addidles.o_idl_stb O=thedesign.genbus.addints.o_int_stb_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addnl.cr_state_SB_DFFESR_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0_SB_LUT4_I2_O Q=thedesign.genbus.addnl.cr_state R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:162|../hexbus/hbnewline.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addnl.cr_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_D_Q I3=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O O=thedesign.genbus.addnl.cr_state_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O I2=thedesign.genbus.addnl.cr_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.genbus.genhex.o_gx_char[1] O=thedesign.genbus.addnl.cr_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addnl.cr_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.genbus.genhex.o_gx_char[5] I3=thedesign.genbus.genhex.o_gx_char[4] O=thedesign.genbus.addnl.cr_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=thedesign.genbus.genhex.o_gx_char[3] I1=thedesign.genbus.genhex.o_gx_char[2] I2=thedesign.genbus.genhex.o_gx_char[0] I3=thedesign.genbus.genhex.o_gx_char[6] O=thedesign.genbus.addnl.cr_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O I2=thedesign.genbus.addnl.cr_state I3=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_D_Q O=thedesign.genbus.addnl.cr_state_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I1=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_D_Q I2=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O I3=thedesign.genbus.addnl.cr_state O=thedesign.genbus.addnl.cr_state_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addnl.cr_state_SB_LUT4_I3_O I2=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O I3=thedesign.genbus.genhex.o_gx_char[4] O=thedesign.genbus.ps_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addnl.cr_state_SB_LUT4_I3_O I2=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O I3=thedesign.genbus.genhex.o_gx_char[6] O=thedesign.genbus.ps_data_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addnl.cr_state_SB_LUT4_I3_O I2=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O I3=thedesign.genbus.genhex.o_gx_char[5] O=thedesign.genbus.ps_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addnl.cr_state_SB_LUT4_I2_O E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0_SB_LUT4_I2_O Q=thedesign.genbus.addnl.loaded R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:162|../hexbus/hbnewline.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0 I1=thedesign.genbus.addnl.cr_state I2=thedesign.genbus.addnl.loaded I3=thedesign.genbus.addnl.o_nl_stb O=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0 I3=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O O=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.o_tx_busy I3=thedesign.genbus.ps_full O=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.genbus.genhex.o_gx_stb I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O I3=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_D_Q O=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I2_O I3=thedesign.genbus.addnl.cr_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 O=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0_SB_LUT4_I2_O Q=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:162|../hexbus/hbnewline.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.genhex.o_gx_stb I3=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O O=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.genhex.o_gx_stb I3=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O O=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I3=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addnl.o_nl_stb_SB_DFFESR_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0_SB_LUT4_I2_O Q=thedesign.genbus.addnl.o_nl_stb R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:162|../hexbus/hbnewline.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addnl.cr_state_SB_LUT4_I2_O I2=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_D_Q I3=thedesign.genbus.genhex.o_gx_stb O=thedesign.genbus.addnl.o_nl_stb_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_DFFSS C=clk_40mhz D=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D Q=thedesign.genbus.dechxi.o_dh_bits[4] S=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:96|../hexbus/hbdechex.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_40mhz D=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D Q=thedesign.genbus.dechxi.o_dh_bits[3] S=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:96|../hexbus/hbdechex.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I0 I1=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I1 I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I2 I3=thedesign.hbi_pp.o_rx_data[1] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011111110
.gate SB_LUT4 I0=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.hbi_pp.o_rx_data[2] I2=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I0_I3 I3=thedesign.hbi_pp.o_rx_data[3] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000101000
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.o_rx_data[5] I2=thedesign.hbi_pp.o_rx_data[6] I3=thedesign.hbi_pp.o_rx_data[4] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.hbi_pp.o_rx_data[1] I3=thedesign.hbi_pp.o_rx_data[0] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010000000
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.o_rx_data[3] I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_I1_I2 I3=thedesign.hbi_pp.o_rx_data[2] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFSS C=clk_40mhz D=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_2_D Q=thedesign.genbus.dechxi.o_dh_bits[2] S=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:96|../hexbus/hbdechex.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I0 I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_I3 I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_2_D_SB_LUT4_O_I2 I3=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_I1_I2 O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.o_rx_data[2] I3=thedesign.hbi_pp.o_rx_data[3] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFSS C=clk_40mhz D=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_3_D Q=thedesign.genbus.dechxi.o_dh_bits[1] S=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:96|../hexbus/hbdechex.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I0 I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_3_D_SB_LUT4_O_I2 I3=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_3_D_SB_LUT4_O_I3 O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I1 I1=thedesign.hbi_pp.o_rx_data[1] I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_I1_I2 I3=thedesign.hbi_pp.o_rx_data[3] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.hbi_pp.o_rx_data[1] I1=thedesign.hbi_pp.o_rx_data[0] I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_4_D_SB_LUT4_O_I3 I3=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001011110011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_I3_SB_LUT4_O_I1 O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSS C=clk_40mhz D=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_4_D Q=thedesign.genbus.dechxi.o_dh_bits[0] S=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:96|../hexbus/hbdechex.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_4_D_SB_LUT4_O_I0 I1=thedesign.hbi_pp.o_rx_data[0] I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_4_D_SB_LUT4_O_I2 I3=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_4_D_SB_LUT4_O_I3 O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I3 I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I2 I3=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_I3_SB_LUT4_O_I1 O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_4_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I2 I1=thedesign.hbi_pp.o_rx_data[1] I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_I1_I2 I3=thedesign.hbi_pp.o_rx_data[3] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I3=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_2_D_SB_LUT4_O_I2 O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_1_D I1=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_I1_I2 I3=thedesign.hbi_pp.o_rx_data[3] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.o_rx_data[5] I2=thedesign.hbi_pp.o_rx_data[4] I3=thedesign.hbi_pp.o_rx_data[6] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I0 I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_I3_SB_LUT4_O_I1 I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I2 I3=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I3 O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_I3 I1=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.hbi_pp.o_rx_data[4] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.o_rx_data[3] I3=thedesign.hbi_pp.o_rx_data[2] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=thedesign.hbi_pp.o_rx_data[0] I1=thedesign.hbi_pp.o_rx_data[6] I2=thedesign.hbi_pp.o_rx_data[5] I3=thedesign.hbi_pp.o_rx_data[1] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I0_I3 I3=thedesign.hbi_pp.o_rx_data[3] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.o_rx_data[1] I2=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=thedesign.hbi_pp.o_rx_data[0] O=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.dechxi.o_dh_stb_SB_DFF_Q_D Q=thedesign.genbus.dechxi.o_dh_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:96|../hexbus/hbdechex.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.genbus.dechxi.o_dh_stb O=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q O=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.ck_pp_data[7] E=thedesign.hbi_pp.pp_stb Q=thedesign.genbus.dechxi.unused
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.consolei.TX_NOFIFO.r_txf_wb_write I3=thedesign.genbus.dechxi.unused O=thedesign.genbus.o_console_stb_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.genbus.genhex.o_gx_char[6] R=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:154|../hexbus/hbgenhex.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_1_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.genbus.genhex.o_gx_char[5] R=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:154|../hexbus/hbgenhex.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.genbus.unpackx.o_dw_bits[4] O=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_2_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.genbus.genhex.o_gx_char[4] R=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:154|../hexbus/hbgenhex.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_O_I3 I1=thedesign.genbus.unpackx.o_dw_bits[1] I2=thedesign.genbus.unpackx.o_dw_bits[0] I3=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111110000010
.gate SB_LUT4 I0=$false I1=thedesign.genbus.unpackx.o_dw_bits[4] I2=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_D_SB_LUT4_O_I2 I3=thedesign.genbus.unpackx.o_dw_bits[3] O=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_3_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.genbus.genhex.o_gx_char[1] R=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:154|../hexbus/hbgenhex.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 I3=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=thedesign.genbus.unpackx.o_dw_bits[1] I1=thedesign.genbus.unpackx.o_dw_bits[0] I2=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011101101111
.gate SB_LUT4 I0=thedesign.genbus.unpackx.o_dw_bits[4] I1=thedesign.genbus.unpackx.o_dw_bits[1] I2=thedesign.genbus.unpackx.o_dw_bits[3] I3=thedesign.genbus.unpackx.o_dw_bits[2] O=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010000000110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I3=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D O=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=thedesign.genbus.unpackx.o_dw_bits[3] I1=thedesign.genbus.unpackx.o_dw_bits[4] I2=thedesign.genbus.unpackx.o_dw_bits[2] I3=thedesign.genbus.unpackx.o_dw_bits[1] O=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.unpackx.o_dw_bits[4] I3=thedesign.genbus.unpackx.o_dw_bits[2] O=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESS C=clk_40mhz D=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.genbus.genhex.o_gx_char[3] S=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:154|../hexbus/hbgenhex.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_1_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.genbus.genhex.o_gx_char[2] S=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:154|../hexbus/hbgenhex.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.unpackx.o_dw_bits[4] I2=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_D_SB_LUT4_O_I2 I3=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_1_D_SB_LUT4_O_I3 O=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=thedesign.genbus.unpackx.o_dw_bits[2] I1=thedesign.genbus.unpackx.o_dw_bits[3] I2=thedesign.genbus.unpackx.o_dw_bits[1] I3=thedesign.genbus.unpackx.o_dw_bits[0] O=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_DFFESS C=clk_40mhz D=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_2_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.genbus.genhex.o_gx_char[0] S=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:154|../hexbus/hbgenhex.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.unpackx.o_dw_bits[2] I2=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_2_D_SB_LUT4_O_I2 I3=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_2_D_SB_LUT4_O_I3 O=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.genbus.unpackx.o_dw_bits[0] I2=thedesign.genbus.unpackx.o_dw_bits[3] I3=thedesign.genbus.unpackx.o_dw_bits[4] O=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=thedesign.genbus.unpackx.o_dw_bits[0] I1=thedesign.genbus.unpackx.o_dw_bits[3] I2=thedesign.genbus.unpackx.o_dw_bits[1] I3=thedesign.genbus.unpackx.o_dw_bits[4] O=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111101001101010
.gate SB_LUT4 I0=$false I1=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_D_SB_LUT4_O_I1 I2=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_D_SB_LUT4_O_I2 I3=thedesign.genbus.unpackx.o_dw_bits[4] O=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=thedesign.genbus.genhex.o_gx_char_SB_DFFESR_Q_D_SB_LUT4_O_I3 I1=thedesign.genbus.unpackx.o_dw_bits[1] I2=thedesign.genbus.unpackx.o_dw_bits[3] I3=thedesign.genbus.unpackx.o_dw_bits[0] O=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111110101111111
.gate SB_LUT4 I0=$false I1=thedesign.genbus.unpackx.o_dw_bits[3] I2=thedesign.genbus.unpackx.o_dw_bits[1] I3=thedesign.genbus.unpackx.o_dw_bits[2] O=thedesign.genbus.genhex.o_gx_char_SB_DFFESS_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.unpackx.o_dw_stb E=thedesign.genbus.genhex.o_gx_stb_SB_DFFESR_Q_E Q=thedesign.genbus.genhex.o_gx_stb R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:154|../hexbus/hbgenhex.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.genbus.genhex.o_gx_stb_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.o_rx_data[6] Q=thedesign.genbus.o_console_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.o_rx_data[5] Q=thedesign.genbus.o_console_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.o_rx_data[4] Q=thedesign.genbus.o_console_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.o_rx_data[3] Q=thedesign.genbus.o_console_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.o_rx_data[2] Q=thedesign.genbus.o_console_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.o_rx_data[1] Q=thedesign.genbus.o_console_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.o_rx_data[0] Q=thedesign.genbus.o_console_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.o_console_stb_SB_DFF_Q_D Q=thedesign.genbus.o_console_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.cmd_loaded_SB_DFFESR_Q_D E=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_E Q=thedesign.genbus.packxi.cmd_loaded R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.dechxi.o_dh_stb I1=thedesign.genbus.dechxi.o_dh_bits[4] I2=thedesign.genbus.dechxi.o_dh_bits[3] I3=thedesign.genbus.dechxi.o_dh_bits[2] O=thedesign.genbus.packxi.cmd_loaded_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.genbus.packxi.cmd_loaded I1=thedesign.genbus.dechxi.o_dh_stb I2=thedesign.genbus.dechxi.o_dh_bits[4] I3=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q O=thedesign.genbus.packxi.o_pck_stb_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.packxi.o_pck_stb_SB_DFF_Q_D Q=thedesign.genbus.packxi.o_pck_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_stb I1=thedesign.genbus.packxi.o_pck_word[33] I2=thedesign.genbus.wbexec.o_wb_cyc I3=thedesign.genbus.packxi.o_pck_word[32] O=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb I2=thedesign.genbus.wbexec.o_wb_cyc I3=thedesign.genbus.packxi.o_pck_word[33] O=thedesign.hb_ack_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[33] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[33] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[32] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[32] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[23] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[23] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[22] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[22] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[21] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[21] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[20] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[20] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[19] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[19] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[18] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[18] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[17] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[17] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[16] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[16] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[15] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[15] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[14] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[14] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[31] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[31] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[13] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[13] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[12] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[12] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[11] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[11] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[10] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[10] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[9] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[9] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[8] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[8] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[7] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[7] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[6] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[6] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[5] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[5] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[4] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[4] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[30] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[30] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[3] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[3] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[2] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[2] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[1] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[1] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[0] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[0] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[29] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[29] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[28] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[28] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[27] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[27] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[26] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[26] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[25] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[25] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word[24] E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.o_pck_word[24] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.dechxi.o_dh_bits[1] E=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_E Q=thedesign.genbus.packxi.r_word[33] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.dechxi.o_dh_bits[0] E=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_E Q=thedesign.genbus.packxi.r_word[32] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_10_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[23] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[19] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_11_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[22] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[18] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_12_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[21] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[17] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_13_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[20] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[16] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_14_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[19] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[15] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_15_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[18] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[14] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_16_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[17] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[13] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_17_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[16] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[12] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_18_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[15] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[11] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_19_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[14] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[10] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_2_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[31] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_20_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[13] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[9] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_21_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[12] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[8] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_22_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[11] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[7] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_23_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[10] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[6] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_24_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[9] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[5] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_25_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[8] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[4] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_26_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[7] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[3] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_27_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[6] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[2] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_28_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[5] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[1] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_29_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[4] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[0] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[27] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_3_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[30] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_30_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[3] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.dechxi.o_dh_bits[3] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_31_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[2] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.dechxi.o_dh_bits[2] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_32_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[1] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.dechxi.o_dh_bits[1] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_32_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_33_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[0] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.dechxi.o_dh_bits[0] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_33_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[26] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_4_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[29] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[25] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_5_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[28] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[24] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_6_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[27] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[23] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_7_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[26] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[22] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_8_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[25] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[21] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_9_D E=thedesign.genbus.dechxi.o_dh_stb_SB_LUT4_I3_O Q=thedesign.genbus.packxi.r_word[24] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:104|../hexbus/hbpack.v:88|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.packxi.r_word[20] I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.genbus.dechxi.o_dh_stb I3=thedesign.genbus.dechxi.o_dh_bits[4] O=thedesign.genbus.packxi.r_word_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_DFFESS C=clk_40mhz D=thedesign.genbus.addnl.o_nl_stb E=thedesign.genbus.ps_data_SB_DFFE_Q_E Q=thedesign.genbus.ps_data[7] S=thedesign.genbus.ps_full
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:171|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_D E=thedesign.genbus.ps_data_SB_DFFE_Q_E Q=thedesign.genbus.ps_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:171|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_1_D E=thedesign.genbus.ps_data_SB_DFFE_Q_E Q=thedesign.genbus.ps_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:171|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addnl.o_nl_stb I1=thedesign.genbus.ps_full I2=thedesign.genbus.ps_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2 I3=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[5] O=thedesign.genbus.ps_data_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001111100001110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0_SB_LUT4_I2_O Q=thedesign.genbus.ps_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:162|../hexbus/hbnewline.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_2_D E=thedesign.genbus.ps_data_SB_DFFE_Q_E Q=thedesign.genbus.ps_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:171|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addnl.o_nl_stb I1=thedesign.genbus.ps_full I2=thedesign.genbus.ps_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2 I3=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[4] O=thedesign.genbus.ps_data_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001111100001110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0_SB_LUT4_I2_O Q=thedesign.genbus.ps_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:162|../hexbus/hbnewline.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_3_D E=thedesign.genbus.ps_data_SB_DFFE_Q_E Q=thedesign.genbus.ps_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:171|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addnl.o_nl_stb I1=thedesign.genbus.ps_full I2=thedesign.genbus.ps_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2 I3=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[3] O=thedesign.genbus.ps_data_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001111100001110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0_SB_LUT4_I2_O Q=thedesign.genbus.ps_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:162|../hexbus/hbnewline.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O I2=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.genbus.genhex.o_gx_char[3] O=thedesign.genbus.ps_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_4_D E=thedesign.genbus.ps_data_SB_DFFE_Q_E Q=thedesign.genbus.ps_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:171|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addnl.o_nl_stb I1=thedesign.genbus.ps_full I2=thedesign.genbus.ps_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2 I3=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[2] O=thedesign.genbus.ps_data_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001111100001110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0_SB_LUT4_I2_O Q=thedesign.genbus.ps_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:162|../hexbus/hbnewline.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addnl.cr_state_SB_LUT4_I2_O I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O I3=thedesign.genbus.genhex.o_gx_char[2] O=thedesign.genbus.ps_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_5_D E=thedesign.genbus.ps_data_SB_DFFE_Q_E Q=thedesign.genbus.ps_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:171|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addnl.o_nl_stb I1=thedesign.genbus.ps_full I2=thedesign.genbus.ps_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2 I3=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[1] O=thedesign.genbus.ps_data_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001111100001110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0_SB_LUT4_I2_O Q=thedesign.genbus.ps_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:162|../hexbus/hbnewline.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I1=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O I2=thedesign.genbus.genhex.o_gx_char[1] I3=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_D_Q O=thedesign.genbus.ps_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_6_D E=thedesign.genbus.ps_data_SB_DFFE_Q_E Q=thedesign.genbus.ps_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:171|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addnl.o_nl_stb I1=thedesign.genbus.ps_full I2=thedesign.genbus.ps_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2 I3=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[0] O=thedesign.genbus.ps_data_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001111100001110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0_SB_LUT4_I2_O Q=thedesign.genbus.ps_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:162|../hexbus/hbnewline.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addnl.cr_state_SB_LUT4_I2_O I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_1_O I3=thedesign.genbus.genhex.o_gx_char[0] O=thedesign.genbus.ps_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.genbus.addnl.o_nl_stb I1=thedesign.genbus.ps_full I2=thedesign.genbus.ps_data_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.consolei.TX_NOFIFO.r_txf_wb_data[6] O=thedesign.genbus.ps_data_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001111100001110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.ps_data_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_I0_SB_LUT4_I2_O Q=thedesign.genbus.ps_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:162|../hexbus/hbnewline.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.ps_full_SB_DFF_Q_D Q=thedesign.genbus.ps_full
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:171|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.genbus.ps_full I1=thedesign.genbus.addnl.o_nl_stb I2=thedesign.consolei.TX_NOFIFO.r_txf_wb_write I3=thedesign.hbi_pp.o_tx_busy O=thedesign.genbus.ps_full_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011011100
.gate SB_DFFESR C=clk_40mhz D=$true E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.o_dw_bits[4] R=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.o_dw_bits[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_1_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.o_dw_bits[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addidles.o_idl_word[31] I1=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.genbus.unpackx.r_word[30] I3=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O O=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.o_dw_bits[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I1=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I1 I2=thedesign.genbus.unpackx.r_word[29] I3=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$false I1=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_1_D_SB_LUT4_O_I3 I2=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2 I3=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O O=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O O=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.genbus.addints.loaded_SB_LUT4_I3_O O=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D Q=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.wbexec.o_wb_cyc I2=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.hb_many_ack_SB_LUT4_I1_O O=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.o_dw_bits[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I1=thedesign.genbus.unpackx.r_word[28] I2=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2 I3=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I3 O=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O O=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.genbus.addints.loaded_SB_LUT4_I3_O O=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D Q=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I1=thedesign.hb_many_ack_SB_LUT4_I1_O I2=thedesign.genbus.wbexec.o_wb_cyc I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_2_D_SB_LUT4_O_I3 I3=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.genbus.unpackx.r_word[31] I3=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O O=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.unpackx.o_dw_stb_SB_DFFESR_Q_D E=thedesign.genbus.unpackx.o_dw_stb_SB_DFFESR_Q_E Q=thedesign.genbus.unpackx.o_dw_stb R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O I3=thedesign.genbus.unpackx.o_dw_stb_SB_DFFESR_Q_D O=thedesign.genbus.unpackx.o_dw_stb_SB_DFFESR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_3_D I1=thedesign.genbus.unpackx.r_len[3] I2=thedesign.genbus.unpackx.r_len[2] I3=thedesign.genbus.unpackx.r_len[1] O=thedesign.genbus.unpackx.o_dw_stb_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I3=thedesign.genbus.genhex.o_gx_stb_SB_DFFESR_Q_E O=thedesign.genbus.unpackx.o_dw_stb_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.unpackx.o_dw_stb I3=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O O=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D E=thedesign.genbus.unpackx.o_dw_stb_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_len[3] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_1_D E=thedesign.genbus.unpackx.o_dw_stb_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_len[2] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I1=thedesign.genbus.unpackx.r_len[2] I2=$true I3=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001000101000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_2_D E=thedesign.genbus.unpackx.o_dw_stb_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_len[1] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I1=thedesign.genbus.unpackx.r_len[1] I2=$true I3=thedesign.genbus.unpackx.r_len[0] O=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001000101000
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_3_D E=thedesign.genbus.unpackx.o_dw_stb_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_len[0] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I3=thedesign.genbus.unpackx.r_len[0] O=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=thedesign.genbus.unpackx.r_len[3] I2=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I3=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010100010101
.gate SB_LUT4 I0=$false I1=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_3_D_SB_LUT4_O_I2 I2=thedesign.genbus.unpackx.o_dw_bits_SB_DFFE_Q_2_D_SB_LUT4_O_I3 I3=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O O=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_CARRY CI=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] CO=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=thedesign.genbus.unpackx.r_len[2] I1=$true
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.unpackx.r_len[0] CO=thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=thedesign.genbus.unpackx.r_len[1] I1=$true
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addidles.o_idl_word[3] E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[3] R=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addidles.o_idl_word[2] E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[2] R=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addidles.o_idl_word[1] E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[1] R=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.addidles.o_idl_word[0] E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[0] R=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_1_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_10_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[17] I3=thedesign.genbus.addidles.o_idl_word[21] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_11_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[16] I3=thedesign.genbus.addidles.o_idl_word[20] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_12_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[15] I3=thedesign.genbus.addidles.o_idl_word[19] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_13_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[14] I3=thedesign.genbus.addidles.o_idl_word[18] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_14_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[13] I3=thedesign.genbus.addidles.o_idl_word[17] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_15_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[12] I3=thedesign.genbus.addidles.o_idl_word[16] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_16_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[11] I3=thedesign.genbus.addidles.o_idl_word[15] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_17_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[10] I3=thedesign.genbus.addidles.o_idl_word[14] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_18_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[9] I3=thedesign.genbus.addidles.o_idl_word[13] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_19_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[8] I3=thedesign.genbus.addidles.o_idl_word[12] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[26] I3=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_DFFE_Q_D E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.genbus.addints.o_int_stb_SB_LUT4_I2_O Q=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:130|../hexbus/hbints.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addints.loaded_SB_LUT4_I3_O I3=thedesign.genbus.wbexec.o_rsp_word[30] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_2_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_20_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[7] I3=thedesign.genbus.addidles.o_idl_word[11] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_21_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[6] I3=thedesign.genbus.addidles.o_idl_word[10] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_22_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[5] I3=thedesign.genbus.addidles.o_idl_word[9] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_23_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[4] I3=thedesign.genbus.addidles.o_idl_word[8] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_24_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[3] I3=thedesign.genbus.addidles.o_idl_word[7] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_25_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[2] I3=thedesign.genbus.addidles.o_idl_word[6] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_26_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[1] I3=thedesign.genbus.addidles.o_idl_word[5] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_27_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[0] I3=thedesign.genbus.addidles.o_idl_word[4] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[25] I3=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D E=thedesign.genbus.unpackx.o_dw_stb_SB_LUT4_I2_O Q=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:139|../hexbus/hbidle.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.addints.o_int_word[29] I3=thedesign.genbus.addints.o_int_stb_SB_LUT4_I1_O O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_3_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[24] I3=thedesign.genbus.addidles.o_idl_word[28] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_4_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[23] I3=thedesign.genbus.addidles.o_idl_word[27] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_5_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[22] I3=thedesign.genbus.addidles.o_idl_word[26] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_6_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[21] I3=thedesign.genbus.addidles.o_idl_word[25] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_7_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[20] I3=thedesign.genbus.addidles.o_idl_word[24] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_8_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[19] I3=thedesign.genbus.addidles.o_idl_word[23] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_9_D E=thedesign.genbus.addnl.loaded_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.genbus.unpackx.r_word[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:147|../hexbus/hbdeword.v:83|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[18] I3=thedesign.genbus.addidles.o_idl_word[22] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.genbus.addidles.o_idl_stb_SB_LUT4_I2_O I2=thedesign.genbus.unpackx.r_word[27] I3=thedesign.genbus.addidles.o_idl_word[31] O=thedesign.genbus.unpackx.r_word_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb I2=thedesign.genbus.packxi.o_pck_word[32] I3=thedesign.genbus.packxi.o_pck_word[33] O=thedesign.genbus.wbexec.i_cmd_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_CARRY CI=$false CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[1] I0=thedesign.genbus.wbexec.inc I1=thedesign.swic.dbg_addr
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[9] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[10] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[9]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[8] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[9] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[8]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[26] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[27] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[26]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[25] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[26] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[25]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[24] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[25] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[24]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[23] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[24] I0=$false I1=thedesign.zip_dbg_sel
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[22] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[23] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[22]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[21] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[22] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[21]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[20] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[21] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[20]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[1] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[2] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[1]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[19] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[20] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[19]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[18] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[19] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[18]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[7] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[8] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[7]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[17] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[18] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[17]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[16] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[17] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[16]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[15] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[16] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[15]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[14] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[15] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[14]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[13] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[14] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[13]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[12] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[13] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[12]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[11] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[12] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[11]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[10] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[11] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[10]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[6] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[7] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[6]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[5] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[6] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[5]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[4] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[5] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[4]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[3] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[4] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[3]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[2] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[3] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[2]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[28] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[29] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[28]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[27] CO=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[28] I0=$false I1=thedesign.genbus.wbexec.o_wb_addr[27]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.inc_SB_DFFE_Q_D E=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O Q=thedesign.genbus.wbexec.inc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.genbus.packxi.o_pck_word[0] O=thedesign.genbus.wbexec.inc_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.genbus.wbexec.inc I2=thedesign.swic.dbg_addr I3=$false O=thedesign.swic.dbg_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.inc I2=thedesign.hb_idata[0] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_31_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.newaddr_SB_DFF_Q_D Q=thedesign.genbus.wbexec.newaddr
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O O=thedesign.genbus.wbexec.newaddr_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.genbus.wbexec.o_wb_cyc I2=thedesign.hb_ack I3=thedesign.genbus.wbexec.newaddr O=thedesign.genbus.wbexec.newaddr_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.newaddr_SB_LUT4_I3_O O=thedesign.genbus.wbexec.newaddr_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_D Q=thedesign.genbus.wbexec.o_rsp_word[31] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_1_D Q=thedesign.genbus.wbexec.o_rsp_word[30] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_10_D Q=thedesign.genbus.wbexec.o_rsp_word[21] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[19] I2=thedesign.hb_idata[21] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_11_D Q=thedesign.genbus.wbexec.o_rsp_word[20] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[18] I2=thedesign.hb_idata[20] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_12_D Q=thedesign.genbus.wbexec.o_rsp_word[19] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[17] I2=thedesign.hb_idata[19] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_13_D Q=thedesign.genbus.wbexec.o_rsp_word[18] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[16] I2=thedesign.hb_idata[18] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_14_D Q=thedesign.genbus.wbexec.o_rsp_word[17] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[15] I2=thedesign.hb_idata[17] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_15_D Q=thedesign.genbus.wbexec.o_rsp_word[16] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[14] I2=thedesign.hb_idata[16] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_16_D Q=thedesign.genbus.wbexec.o_rsp_word[15] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[13] I2=thedesign.hb_idata[15] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_17_D Q=thedesign.genbus.wbexec.o_rsp_word[14] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[12] I2=thedesign.hb_idata[14] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_18_D Q=thedesign.genbus.wbexec.o_rsp_word[13] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[11] I2=thedesign.hb_idata[13] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_19_D Q=thedesign.genbus.wbexec.o_rsp_word[12] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[10] I2=thedesign.hb_idata[12] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[28] I2=thedesign.hb_idata[30] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_2_D Q=thedesign.genbus.wbexec.o_rsp_word[29] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_20_D Q=thedesign.genbus.wbexec.o_rsp_word[11] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[9] I2=thedesign.hb_idata[11] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_21_D Q=thedesign.genbus.wbexec.o_rsp_word[10] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[8] I2=thedesign.hb_idata[10] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_22_D Q=thedesign.genbus.wbexec.o_rsp_word[9] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[7] I2=thedesign.hb_idata[9] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_23_D Q=thedesign.genbus.wbexec.o_rsp_word[8] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[6] I2=thedesign.hb_idata[8] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_24_D Q=thedesign.genbus.wbexec.o_rsp_word[7] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_24_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[5] I2=thedesign.hb_idata[7] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_25_D Q=thedesign.genbus.wbexec.o_rsp_word[6] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[4] I2=thedesign.hb_idata[6] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_26_D Q=thedesign.genbus.wbexec.o_rsp_word[5] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_26_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[3] I2=thedesign.hb_idata[5] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_27_D Q=thedesign.genbus.wbexec.o_rsp_word[4] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[2] I2=thedesign.hb_idata[4] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_27_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_28_D Q=thedesign.genbus.wbexec.o_rsp_word[3] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_28_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[1] I2=thedesign.hb_idata[3] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_29_D Q=thedesign.genbus.wbexec.o_rsp_word[2] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.swic.dbg_addr I2=thedesign.hb_idata[2] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$false I1=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_2_D_SB_LUT4_O_I1 I2=thedesign.genbus.wbexec.o_wb_addr[27] I3=thedesign.genbus.wbexec.o_wb_cyc O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=thedesign.hb_many_ack_SB_LUT4_I1_O I1=thedesign.hb_idata[29] I2=thedesign.genbus.wbexec.o_wb_cyc I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_3_D Q=thedesign.genbus.wbexec.o_rsp_word[28] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_30_D Q=thedesign.genbus.wbexec.o_rsp_word[1] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_idata[1] I1=thedesign.hb_many_ack_SB_LUT4_I1_O I2=thedesign.genbus.wbexec.o_wb_cyc I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_31_D Q=thedesign.genbus.wbexec.o_rsp_word[0] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_31_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[26] I2=thedesign.hb_idata[28] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_4_D Q=thedesign.genbus.wbexec.o_rsp_word[27] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[25] I2=thedesign.hb_idata[27] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_5_D Q=thedesign.genbus.wbexec.o_rsp_word[26] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[24] I2=thedesign.hb_idata[26] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_6_D Q=thedesign.genbus.wbexec.o_rsp_word[25] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.zip_dbg_sel I2=thedesign.hb_idata[25] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_7_D Q=thedesign.genbus.wbexec.o_rsp_word[24] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[22] I2=thedesign.hb_idata[24] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_8_D Q=thedesign.genbus.wbexec.o_rsp_word[23] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[21] I2=thedesign.hb_idata[23] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_9_D Q=thedesign.genbus.wbexec.o_rsp_word[22] R=thedesign.genbus.dechxi.o_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:278|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[20] I2=thedesign.hb_idata[22] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_many_ack_SB_LUT4_I1_O I3=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_cyc I1=thedesign.genbus.wbexec.o_wb_addr[29] I2=thedesign.hb_idata[31] I3=thedesign.genbus.wbexec.o_wb_we O=thedesign.genbus.wbexec.o_rsp_word_SB_DFFSR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_1_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_10_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[18] I2=thedesign.genbus.packxi.o_pck_word[20] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[18] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[18] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[18] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_11_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[17] I2=thedesign.genbus.packxi.o_pck_word[19] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[17] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[17] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[17] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_12_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[16] I2=thedesign.genbus.packxi.o_pck_word[18] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[16] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[16] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[16] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_13_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[15] I2=thedesign.genbus.packxi.o_pck_word[17] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[15] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[15] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[15] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_14_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[14] I2=thedesign.genbus.packxi.o_pck_word[16] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[14] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[14] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[14] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_15_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[13] I2=thedesign.genbus.packxi.o_pck_word[15] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[13] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[13] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[13] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_16_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[12] I2=thedesign.genbus.packxi.o_pck_word[14] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[12] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[12] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[12] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_17_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[11] I2=thedesign.genbus.packxi.o_pck_word[13] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[11] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[11] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[11] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_18_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[10] I2=thedesign.genbus.packxi.o_pck_word[12] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[10] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[10] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[10] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_19_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[9] I2=thedesign.genbus.packxi.o_pck_word[11] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[9] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[9] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[9] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[28] I2=thedesign.genbus.packxi.o_pck_word[30] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[28] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[28] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[28] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_2_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_20_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[8] I2=thedesign.genbus.packxi.o_pck_word[10] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[8] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[8] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[8] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_21_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[7] I2=thedesign.genbus.packxi.o_pck_word[9] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[7] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[7] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[7] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_22_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[6] I2=thedesign.genbus.packxi.o_pck_word[8] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[6] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[6] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[6] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_23_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[5] I2=thedesign.genbus.packxi.o_pck_word[7] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[5] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[5] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[5] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_24_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[4] I2=thedesign.genbus.packxi.o_pck_word[6] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[4] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[4] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[4] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_25_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[3] I2=thedesign.genbus.packxi.o_pck_word[5] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[3] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[3] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[3] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_26_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[2] I2=thedesign.genbus.packxi.o_pck_word[4] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[2] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[2] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[2] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_27_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[1] I2=thedesign.genbus.packxi.o_pck_word[3] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[1] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[1] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[1] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[27] I2=thedesign.genbus.packxi.o_pck_word[29] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[27] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[27] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[27] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_3_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[26] I2=thedesign.genbus.packxi.o_pck_word[28] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[26] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[26] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[26] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_4_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[25] I2=thedesign.genbus.packxi.o_pck_word[27] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[25] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[25] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[25] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_5_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[24] I2=thedesign.genbus.packxi.o_pck_word[26] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[24] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[24] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[24] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_6_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[22] I2=thedesign.genbus.packxi.o_pck_word[24] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[22] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[22] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[22] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_7_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[21] I2=thedesign.genbus.packxi.o_pck_word[23] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[21] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[21] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[21] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_8_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[20] I2=thedesign.genbus.packxi.o_pck_word[22] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[20] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[20] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[20] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_9_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.genbus.wbexec.o_wb_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3 O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[19] I2=thedesign.genbus.packxi.o_pck_word[21] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[19] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_addr[19] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[19] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I1=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_D_SB_LUT4_O_I1 I2=thedesign.genbus.wbexec.o_wb_addr[29] I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[29] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011101110010
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.genbus.wbexec.o_wb_addr[29] I2=thedesign.genbus.packxi.o_pck_word[31] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[29] O=thedesign.genbus.wbexec.o_wb_addr_SB_DFFE_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_DFFESR C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_cyc_SB_DFFESR_Q_D E=thedesign.genbus.wbexec.o_wb_cyc_SB_DFFESR_Q_E Q=thedesign.genbus.wbexec.o_wb_cyc R=thedesign.hb_ack_SB_LUT4_I3_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:121|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[31] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[30] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[21] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[20] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[19] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[18] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[17] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[16] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[15] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[14] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[13] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[12] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[29] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[11] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[10] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[9] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[8] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[7] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[6] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[5] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[4] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[3] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[2] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[28] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[1] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[0] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[27] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[26] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[25] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[24] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[23] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.packxi.o_pck_word[22] E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.genbus.wbexec.o_wb_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:241|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_stb_SB_DFFSR_Q_D Q=thedesign.genbus.wbexec.o_wb_stb R=thedesign.hb_ack_SB_LUT4_I3_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:121|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.wbexec.o_wb_stb I2=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O I3=thedesign.hb_ack_SB_LUT4_I3_I1 O=thedesign.genbus.wbexec.o_wb_stb_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.i_cmd_wr E=thedesign.genbus.wbexec.o_wb_we_SB_DFFE_Q_E Q=thedesign.genbus.wbexec.o_wb_we
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.genbus.wbexec.o_wb_cyc O=thedesign.genbus.wbexec.o_wb_we_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=o_ledr_SB_LUT4_I0_I1 I3=thedesign.r_wb_sio_ack_SB_DFF_Q_D O=thedesign.gpioi.i_wb_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.gpioi.o_gpio_SB_DFFE_Q_D E=thedesign.gpioi.i_wb_stb Q=thedesign.gpioi.o_gpio[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.gpioi.o_gpio_SB_DFFE_Q_1_D E=thedesign.gpioi.i_wb_stb Q=thedesign.gpioi.o_gpio[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[25] I2=thedesign.hb_dwbi_delay.o_dly_data[9] I3=thedesign.gpioi.o_gpio[9] O=thedesign.gpioi.o_gpio_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.gpioi.o_gpio_SB_DFFE_Q_2_D E=thedesign.gpioi.i_wb_stb Q=thedesign.gpioi.o_gpio[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[24] I2=thedesign.hb_dwbi_delay.o_dly_data[8] I3=thedesign.gpioi.o_gpio[8] O=thedesign.gpioi.o_gpio_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.gpioi.o_gpio_SB_DFFE_Q_3_D E=thedesign.gpioi.i_wb_stb Q=thedesign.gpioi.o_gpio[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[23] I2=thedesign.hb_dwbi_delay.o_dly_data[7] I3=thedesign.gpioi.o_gpio[7] O=thedesign.gpioi.o_gpio_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.gpioi.o_gpio_SB_DFFE_Q_4_D E=thedesign.gpioi.i_wb_stb Q=thedesign.gpioi.o_gpio[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[22] I2=thedesign.hb_dwbi_delay.o_dly_data[6] I3=thedesign.gpioi.o_gpio[6] O=thedesign.gpioi.o_gpio_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.gpioi.o_gpio_SB_DFFE_Q_5_D E=thedesign.gpioi.i_wb_stb Q=thedesign.gpioi.o_gpio[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[21] I2=thedesign.hb_dwbi_delay.o_dly_data[5] I3=thedesign.gpioi.o_gpio[5] O=thedesign.gpioi.o_gpio_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.gpioi.o_gpio_SB_DFFE_Q_6_D E=thedesign.gpioi.i_wb_stb Q=thedesign.gpioi.o_gpio[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[20] I2=thedesign.hb_dwbi_delay.o_dly_data[4] I3=thedesign.gpioi.o_gpio[4] O=thedesign.gpioi.o_gpio_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.gpioi.o_gpio_SB_DFFE_Q_7_D E=thedesign.gpioi.i_wb_stb Q=thedesign.gpioi.o_gpio[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[19] I2=thedesign.hb_dwbi_delay.o_dly_data[3] I3=thedesign.gpioi.o_gpio[3] O=thedesign.gpioi.o_gpio_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.gpioi.o_gpio_SB_DFFE_Q_8_D E=thedesign.gpioi.i_wb_stb Q=thedesign.gpioi.o_gpio[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[18] I2=thedesign.hb_dwbi_delay.o_dly_data[2] I3=thedesign.gpioi.o_gpio[2] O=thedesign.gpioi.o_gpio_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.gpioi.o_gpio_SB_DFFE_Q_9_D E=thedesign.gpioi.i_wb_stb Q=thedesign.gpioi.o_gpio[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[17] I2=thedesign.hb_dwbi_delay.o_dly_data[1] I3=thedesign.gpioi.o_gpio[1] O=thedesign.gpioi.o_gpio_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_data[26] I2=thedesign.hb_dwbi_delay.o_dly_data[10] I3=thedesign.gpioi.o_gpio[10] O=thedesign.gpioi.o_gpio_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.gpioi.o_int_SB_DFF_Q_D Q=thedesign.gpioi.o_int
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.gpioi.q_gpio[1] I1=thedesign.gpioi.x_gpio[1] I2=thedesign.gpioi.q_gpio[0] I3=thedesign.gpioi.x_gpio[0] O=thedesign.gpioi.o_int_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110111111110110
.gate SB_LUT4 I0=thedesign.gpioi.o_int I1=thedesign.buspici.r_int_state[0] I2=thedesign.buspici.i_wr I3=thedesign.hb_dwbi_delay.o_dly_data[0] O=thedesign.buspici.r_int_state_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101110
.gate SB_DFF C=clk_40mhz D=thedesign.gpioi.x_gpio[1] Q=thedesign.gpioi.q_gpio[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.gpioi.x_gpio[0] Q=thedesign.gpioi.q_gpio[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.gpioi.q_gpio[1] Q=thedesign.gpioi.r_gpio[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.gpioi.q_gpio[0] Q=thedesign.gpioi.r_gpio[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.gpioi.r_gpio[0] I1=o_ledr_SB_LUT4_I0_I1 I2=thedesign.r_buserr_addr[14] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O O=thedesign.gpioi.r_gpio_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.gpioi.r_gpio[1] I3=o_ledr_SB_LUT4_I0_I1 O=thedesign.gpioi.r_gpio_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=i_btn[1] Q=thedesign.gpioi.x_gpio[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=i_btn[0] Q=thedesign.gpioi.x_gpio[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:833|wbgpio.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_ack_SB_DFF_Q_D Q=thedesign.hb_ack
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:629|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_stb I1=thedesign.hb_ack_SB_LUT4_I3_I1 I2=thedesign.genbus.wbexec.o_wb_cyc I3=thedesign.hb_ack O=thedesign.genbus.wbexec.o_wb_cyc_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_stb I1=thedesign.hb_ack_SB_LUT4_I3_1_I1 I2=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O I3=thedesign.hb_ack O=thedesign.genbus.wbexec.o_wb_cyc_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.genbus.wbexec.o_wb_cyc I3=thedesign.hb_many_ack_SB_LUT4_I1_O O=thedesign.hb_ack_SB_LUT4_I3_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=thedesign.wb_many_ack I1=thedesign.bkrami.i_wb_stb_SB_LUT4_O_I3 I2=thedesign.hb_dwbi_delay.i_dly_err_SB_LUT4_O_I2 I3=thedesign.sdram_sel O=thedesign.hb_dwbi_delay.i_dly_err
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101011101010
.gate SB_LUT4 I0=$false I1=thedesign.bkrami.i_wb_stb_SB_LUT4_O_I3 I2=thedesign.hb_dwbi_delay.i_dly_err_SB_LUT4_O_I2 I3=thedesign.sdram_sel O=thedesign.hb_dwbi_delay.i_dly_err_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[21] I2=thedesign.hb_dwbi_delay.o_dly_addr[20] I3=thedesign.hb_dwbi_delay.o_dly_addr[19] O=thedesign.hb_dwbi_delay.i_dly_err_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_1_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_10_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_11_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[11] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_11_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_12_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[10] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_12_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_13_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[9] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_13_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_14_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[8] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_14_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_15_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[7] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_15_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_16_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[6] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_16_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_17_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[5] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_17_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_18_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[4] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_18_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_19_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[3] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_19_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_20_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[2] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_2_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[20] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_2_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_20_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_21_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[1] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_3_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[19] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_3_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_4_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[18] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_4_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_5_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[17] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_5_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_6_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[16] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_6_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_7_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[15] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_7_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_8_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[14] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_8_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_9_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[13] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_9_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_10_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[12] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_1_D_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.r_addr[21] O=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_cyc_SB_DFF_Q_D Q=thedesign.hb_dwbi_delay.o_dly_cyc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_1_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_10_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_10_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[21] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_11_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_11_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[20] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_12_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_12_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[19] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_13_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_13_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[18] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_14_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_14_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[17] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_15_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_15_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[16] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_16_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_16_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[15] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_17_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_17_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[14] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_18_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_18_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[13] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_19_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_19_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[12] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_1_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[30] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_2_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_20_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_20_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[11] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_21_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_21_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[10] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_22_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_22_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[9] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_23_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_23_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[8] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_24_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_24_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[7] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_25_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_25_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[6] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_26_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_26_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[5] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_27_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_27_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[4] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_28_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_28_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[3] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_29_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_29_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[2] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_2_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[29] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_3_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_30_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_30_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[1] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_31_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_31_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[0] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_3_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[28] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_4_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_4_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[27] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_5_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_5_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[26] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_6_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_6_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[25] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_7_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_7_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[24] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_8_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_8_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[23] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_9_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_9_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[22] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_data[31] O=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_sel_SB_DFFE_Q_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_sel[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_sel_SB_DFFE_Q_1_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_sel[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.r_stb I1=thedesign.hb_dwbi_delay.r_sel[2] I2=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[2] O=thedesign.hb_dwbi_delay.o_dly_sel_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_sel_SB_DFFE_Q_2_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_sel[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.r_stb I1=thedesign.hb_dwbi_delay.r_sel[1] I2=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[1] O=thedesign.hb_dwbi_delay.o_dly_sel_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_sel_SB_DFFE_Q_3_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_sel[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.r_stb I1=thedesign.hb_dwbi_delay.r_sel[0] I2=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[0] O=thedesign.hb_dwbi_delay.o_dly_sel_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.r_stb I1=thedesign.hb_dwbi_delay.r_sel[3] I2=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[3] O=thedesign.hb_dwbi_delay.o_dly_sel_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_DFFESR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_stb_SB_DFFESR_Q_D E=thedesign.hb_dwbi_delay.o_dly_stb_SB_DFFESR_Q_E Q=thedesign.hb_dwbi_delay.o_dly_stb R=thedesign.hb_dwbi_delay.r_stb_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_O I3=thedesign.hb_dwbi_delay.o_dly_stb_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.o_dly_stb_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.genbus.wbexec.o_wb_stb I3=thedesign.zip_dbg_sel O=thedesign.hb_dwbi_delay.o_dly_stb_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_cyc_SB_DFF_Q_D I3=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O O=thedesign.hb_dwbi_delay.o_dly_stb_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_stb I2=thedesign.hb_dwbi_delay.o_dly_addr[21] I3=thedesign.sdram_sel O=thedesign.hb_dwbi_delay.o_dly_stb_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_stb I2=thedesign.sdrami.r_pending_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q I3=thedesign.sdram_sel O=thedesign.bkrami.i_wb_stb_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_we_SB_DFFE_Q_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.hb_dwbi_delay.o_dly_we
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_ack_SB_DFFSR_Q_D Q=thedesign.hb_dwbi_delay.o_wb_ack R=thedesign.hb_dwbi_delay.o_wb_ack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_wb_ack_SB_DFFSR_Q_R I3=thedesign.hb_dwbi_delay.o_wb_err_SB_DFFSR_Q_D O=thedesign.hb_dwbi_delay.o_dly_cyc_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_wb_err I3=thedesign.hb_dwbi_delay.o_wb_err_SB_DFFSR_Q_R O=thedesign.hb_dwbi_delay.o_wb_ack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_wb_ack I3=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q O=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_wb_ack I3=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q O=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_cyc I3=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O O=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[31] Q=thedesign.hb_dwbi_delay.o_wb_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[30] Q=thedesign.hb_dwbi_delay.o_wb_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[21] Q=thedesign.hb_dwbi_delay.o_wb_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[20] Q=thedesign.hb_dwbi_delay.o_wb_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[19] Q=thedesign.hb_dwbi_delay.o_wb_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[18] Q=thedesign.hb_dwbi_delay.o_wb_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[17] Q=thedesign.hb_dwbi_delay.o_wb_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[16] Q=thedesign.hb_dwbi_delay.o_wb_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[15] Q=thedesign.hb_dwbi_delay.o_wb_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[14] Q=thedesign.hb_dwbi_delay.o_wb_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[13] Q=thedesign.hb_dwbi_delay.o_wb_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[12] Q=thedesign.hb_dwbi_delay.o_wb_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[29] Q=thedesign.hb_dwbi_delay.o_wb_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[11] Q=thedesign.hb_dwbi_delay.o_wb_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[10] Q=thedesign.hb_dwbi_delay.o_wb_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[9] Q=thedesign.hb_dwbi_delay.o_wb_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[8] Q=thedesign.hb_dwbi_delay.o_wb_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[7] Q=thedesign.hb_dwbi_delay.o_wb_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[6] Q=thedesign.hb_dwbi_delay.o_wb_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[5] Q=thedesign.hb_dwbi_delay.o_wb_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[4] Q=thedesign.hb_dwbi_delay.o_wb_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[3] Q=thedesign.hb_dwbi_delay.o_wb_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[2] Q=thedesign.hb_dwbi_delay.o_wb_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[28] Q=thedesign.hb_dwbi_delay.o_wb_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[1] Q=thedesign.hb_dwbi_delay.o_wb_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[0] Q=thedesign.hb_dwbi_delay.o_wb_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[27] Q=thedesign.hb_dwbi_delay.o_wb_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[26] Q=thedesign.hb_dwbi_delay.o_wb_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[25] Q=thedesign.hb_dwbi_delay.o_wb_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[24] Q=thedesign.hb_dwbi_delay.o_wb_data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[23] Q=thedesign.hb_dwbi_delay.o_wb_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata[22] Q=thedesign.hb_dwbi_delay.o_wb_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_err_SB_DFFSR_Q_D Q=thedesign.hb_dwbi_delay.o_wb_err R=thedesign.hb_dwbi_delay.o_wb_err_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_cyc I3=thedesign.hb_dwbi_delay.i_dly_err O=thedesign.hb_dwbi_delay.o_wb_err_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.hb_dwbi_delay.o_wb_err_SB_DFFSR_Q_R_SB_LUT4_O_I2 I3=thedesign.bus_arbiter.i_b_cyc O=thedesign.hb_dwbi_delay.o_wb_err_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_cyc I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_gbl O=thedesign.hb_dwbi_delay.o_wb_err_SB_DFFSR_Q_R_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I1=thedesign.swic.thecpu.pf.o_wb_cyc I2=thedesign.hb_dwbi_delay.o_wb_err I3=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q O=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_R_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_D Q=thedesign.hb_dwbi_delay.r_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_1_D Q=thedesign.hb_dwbi_delay.r_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_10_D Q=thedesign.hb_dwbi_delay.r_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_9_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_10_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_12_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[12] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_11_D Q=thedesign.hb_dwbi_delay.r_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_10_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_11_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_13_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[11] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_12_D Q=thedesign.hb_dwbi_delay.r_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_11_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_12_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_14_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[10] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_13_D Q=thedesign.hb_dwbi_delay.r_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_12_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_13_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_15_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[9] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_14_D Q=thedesign.hb_dwbi_delay.r_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_13_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_14_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_16_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[8] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_15_D Q=thedesign.hb_dwbi_delay.r_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_14_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_15_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_17_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[7] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_16_D Q=thedesign.hb_dwbi_delay.r_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_15_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_16_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_18_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[6] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_17_D Q=thedesign.hb_dwbi_delay.r_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_16_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_17_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_19_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[5] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_18_D Q=thedesign.hb_dwbi_delay.r_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_17_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_18_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_1_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[4] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_19_D Q=thedesign.hb_dwbi_delay.r_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_18_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_19_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_2_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[3] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_1_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_3_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[21] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_2_D Q=thedesign.hb_dwbi_delay.r_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_20_D Q=thedesign.hb_dwbi_delay.r_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_19_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_20_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_20_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[2] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_21_D Q=thedesign.hb_dwbi_delay.r_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_20_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_21_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_21_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[1] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_22_D Q=thedesign.hb_dwbi_delay.r_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.sdramscopei.i_wb_addr_SB_DFFE_Q_D I3=thedesign.sdramscopei.i_wb_addr_SB_DFFE_Q_D_SB_LUT4_O_I2 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_1_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_2_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_4_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[20] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_3_D Q=thedesign.hb_dwbi_delay.r_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_2_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_3_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_5_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[19] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_4_D Q=thedesign.hb_dwbi_delay.r_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_3_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_4_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_6_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[18] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_5_D Q=thedesign.hb_dwbi_delay.r_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_4_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_5_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_7_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[17] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_6_D Q=thedesign.hb_dwbi_delay.r_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_5_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_6_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_8_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[16] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_7_D Q=thedesign.hb_dwbi_delay.r_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_6_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_7_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_9_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[15] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_8_D Q=thedesign.hb_dwbi_delay.r_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_7_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_8_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_10_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[14] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_9_D Q=thedesign.hb_dwbi_delay.r_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.o_dly_addr_SB_DFFE_Q_8_D I3=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_9_D_SB_LUT4_O_I3 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_11_I3_SB_LUT4_I2_O I3=thedesign.genbus.wbexec.o_wb_addr[13] O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.sdram_sel_SB_DFFE_Q_D I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2 O=thedesign.hb_dwbi_delay.r_addr_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_D Q=thedesign.hb_dwbi_delay.r_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_1_D Q=thedesign.hb_dwbi_delay.r_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_10_D Q=thedesign.hb_dwbi_delay.r_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_10_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_10_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[21] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[21] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_11_D Q=thedesign.hb_dwbi_delay.r_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_11_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_11_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[20] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[20] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_12_D Q=thedesign.hb_dwbi_delay.r_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_12_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_12_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[19] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[19] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_13_D Q=thedesign.hb_dwbi_delay.r_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_13_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_13_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[18] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[18] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_14_D Q=thedesign.hb_dwbi_delay.r_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_14_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_14_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[17] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[17] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_15_D Q=thedesign.hb_dwbi_delay.r_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_15_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_15_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[16] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[16] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_16_D Q=thedesign.hb_dwbi_delay.r_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_16_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_16_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[15] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[15] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_17_D Q=thedesign.hb_dwbi_delay.r_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_17_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_17_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[14] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[14] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_18_D Q=thedesign.hb_dwbi_delay.r_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_18_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_18_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[13] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[13] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_19_D Q=thedesign.hb_dwbi_delay.r_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_19_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_19_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[12] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[12] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_1_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_1_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[30] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[30] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_2_D Q=thedesign.hb_dwbi_delay.r_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_20_D Q=thedesign.hb_dwbi_delay.r_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_20_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_20_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[11] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[11] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_21_D Q=thedesign.hb_dwbi_delay.r_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_21_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_21_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[10] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[10] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_22_D Q=thedesign.hb_dwbi_delay.r_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_22_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_22_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[9] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[9] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_23_D Q=thedesign.hb_dwbi_delay.r_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_23_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_23_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[8] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[8] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_24_D Q=thedesign.hb_dwbi_delay.r_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_24_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_24_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[7] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[7] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_25_D Q=thedesign.hb_dwbi_delay.r_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_25_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_25_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[6] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[6] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_26_D Q=thedesign.hb_dwbi_delay.r_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_26_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_26_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[5] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[5] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_27_D Q=thedesign.hb_dwbi_delay.r_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_27_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_27_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[4] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[4] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_28_D Q=thedesign.hb_dwbi_delay.r_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_28_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_28_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[3] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[3] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_28_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_29_D Q=thedesign.hb_dwbi_delay.r_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_29_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_29_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[2] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[2] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_2_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_2_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[29] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[29] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_3_D Q=thedesign.hb_dwbi_delay.r_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_30_D Q=thedesign.hb_dwbi_delay.r_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_30_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_30_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[1] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[1] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_30_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_31_D Q=thedesign.hb_dwbi_delay.r_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_31_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_31_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[0] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[0] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_31_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_3_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_3_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[28] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[28] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_4_D Q=thedesign.hb_dwbi_delay.r_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_4_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_4_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[27] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[27] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_5_D Q=thedesign.hb_dwbi_delay.r_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_5_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_5_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[26] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[26] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_6_D Q=thedesign.hb_dwbi_delay.r_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_6_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_6_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[25] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[25] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_7_D Q=thedesign.hb_dwbi_delay.r_data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_7_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_7_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[24] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[24] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_8_D Q=thedesign.hb_dwbi_delay.r_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_8_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_8_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[23] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[23] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_9_D Q=thedesign.hb_dwbi_delay.r_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_9_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_9_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[22] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[22] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_data_SB_DFFE_Q_D O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.genbus.wbexec.o_wb_data[31] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[31] O=thedesign.hb_dwbi_delay.r_data_SB_DFF_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_sel_SB_DFF_Q_D Q=thedesign.hb_dwbi_delay.r_sel[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_sel_SB_DFF_Q_1_D Q=thedesign.hb_dwbi_delay.r_sel[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I1=thedesign.hb_dwbi_delay.o_dly_sel_SB_DFFE_Q_1_D I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[2] I3=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q O=thedesign.hb_dwbi_delay.r_sel_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_sel_SB_DFF_Q_2_D Q=thedesign.hb_dwbi_delay.r_sel[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I1=thedesign.hb_dwbi_delay.o_dly_sel_SB_DFFE_Q_2_D I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[1] I3=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q O=thedesign.hb_dwbi_delay.r_sel_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_sel_SB_DFF_Q_3_D Q=thedesign.hb_dwbi_delay.r_sel[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I1=thedesign.hb_dwbi_delay.o_dly_sel_SB_DFFE_Q_3_D I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[0] I3=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q O=thedesign.hb_dwbi_delay.r_sel_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I1=thedesign.hb_dwbi_delay.o_dly_sel_SB_DFFE_Q_D I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[3] I3=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q O=thedesign.hb_dwbi_delay.r_sel_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.r_stb_SB_DFFSR_Q_D Q=thedesign.hb_dwbi_delay.r_stb R=thedesign.hb_dwbi_delay.r_stb_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_stb_SB_DFFESR_Q_D I3=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O O=thedesign.hb_dwbi_delay.r_stb_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hb_dwbi_delay.o_dly_cyc_SB_DFF_Q_D O=thedesign.hb_dwbi_delay.r_stb_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.r_we_SB_DFF_Q_D Q=thedesign.hb_dwbi_delay.r_we
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we_SB_LUT4_I2_O I3=thedesign.hb_dwbi_delay.o_dly_we_SB_DFFE_Q_D O=thedesign.hb_dwbi_delay.r_we_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we_SB_LUT4_I2_O I3=thedesign.hb_dwbi_delay.r_we O=thedesign.hb_dwbi_delay.o_dly_we_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_D Q=thedesign.hb_idata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_1_D Q=thedesign.hb_idata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_10_D Q=thedesign.hb_idata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[21] I2=thedesign.swic.thecpu.o_dbg_reg[21] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_11_D Q=thedesign.hb_idata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[20] I2=thedesign.swic.thecpu.o_dbg_reg[20] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_12_D Q=thedesign.hb_idata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[19] I2=thedesign.swic.thecpu.o_dbg_reg[19] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_13_D Q=thedesign.hb_idata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[18] I2=thedesign.swic.thecpu.o_dbg_reg[18] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_14_D Q=thedesign.hb_idata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[17] I2=thedesign.swic.thecpu.o_dbg_reg[17] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_15_D Q=thedesign.hb_idata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[16] I3=thedesign.hb_idata_SB_DFF_Q_15_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.buspici.r_interrupt I3=thedesign.swic.thecpu.o_dbg_reg[16] O=thedesign.hb_idata_SB_DFF_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_16_D Q=thedesign.hb_idata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[15] I3=thedesign.hb_idata_SB_DFF_Q_16_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.swic.thecpu.o_dbg_reg[15] I3=thedesign.swic.thecpu.o_dbg_cc[3] O=thedesign.hb_idata_SB_DFF_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_17_D Q=thedesign.hb_idata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[14] I3=thedesign.hb_idata_SB_DFF_Q_17_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.swic.thecpu.o_dbg_reg[14] I3=thedesign.swic.thecpu.o_dbg_cc[2] O=thedesign.hb_idata_SB_DFF_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_18_D Q=thedesign.hb_idata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[13] I3=thedesign.hb_idata_SB_DFF_Q_18_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.swic.thecpu.o_dbg_reg[13] I3=thedesign.swic.thecpu.o_dbg_cc[1] O=thedesign.hb_idata_SB_DFF_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_19_D Q=thedesign.hb_idata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[12] I3=thedesign.hb_idata_SB_DFF_Q_19_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.swic.thecpu.o_dbg_reg[12] I3=thedesign.swic.thecpu.o_dbg_cc[0] O=thedesign.hb_idata_SB_DFF_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[30] I2=thedesign.swic.thecpu.o_dbg_reg[30] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_2_D Q=thedesign.hb_idata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_20_D Q=thedesign.hb_idata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[11] I2=thedesign.swic.thecpu.o_dbg_reg[11] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_21_D Q=thedesign.hb_idata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[10] I3=thedesign.hb_idata_SB_DFF_Q_21_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.swic.cmd_step_SB_LUT4_I1_O_SB_DFFE_E_Q I3=thedesign.swic.thecpu.o_dbg_reg[10] O=thedesign.hb_idata_SB_DFF_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_22_D Q=thedesign.hb_idata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[9] I3=thedesign.hb_idata_SB_DFF_Q_22_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.swic.thecpu.r_halted I3=thedesign.swic.thecpu.o_dbg_reg[9] O=thedesign.hb_idata_SB_DFF_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_23_D Q=thedesign.hb_idata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[8] I2=thedesign.swic.thecpu.o_dbg_reg[8] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_24_D Q=thedesign.hb_idata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[7] I3=thedesign.hb_idata_SB_DFF_Q_24_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.buspici.r_interrupt I3=thedesign.swic.thecpu.o_dbg_reg[7] O=thedesign.hb_idata_SB_DFF_Q_24_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_25_D Q=thedesign.hb_idata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[6] I3=thedesign.hb_idata_SB_DFF_Q_25_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.o_dbg_reg[6] O=thedesign.hb_idata_SB_DFF_Q_25_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_26_D Q=thedesign.hb_idata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[5] I2=thedesign.swic.thecpu.o_dbg_reg[5] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_27_D Q=thedesign.hb_idata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[4] I3=thedesign.hb_idata_SB_DFF_Q_27_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.swic.thecpu.o_dbg_reg[4] I3=thedesign.swic.cmd_addr[4] O=thedesign.hb_idata_SB_DFF_Q_27_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_28_D Q=thedesign.hb_idata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[3] I3=thedesign.hb_idata_SB_DFF_Q_28_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.swic.thecpu.o_dbg_reg[3] I3=thedesign.swic.cmd_addr[3] O=thedesign.hb_idata_SB_DFF_Q_28_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_29_D Q=thedesign.hb_idata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[2] I3=thedesign.hb_idata_SB_DFF_Q_29_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.swic.thecpu.o_dbg_reg[2] I3=thedesign.swic.cmd_addr[2] O=thedesign.hb_idata_SB_DFF_Q_29_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[29] I2=thedesign.swic.thecpu.o_dbg_reg[29] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_3_D Q=thedesign.hb_idata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_30_D Q=thedesign.hb_idata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[1] I3=thedesign.hb_idata_SB_DFF_Q_30_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.swic.thecpu.o_dbg_reg[1] I3=thedesign.swic.cmd_addr[1] O=thedesign.hb_idata_SB_DFF_Q_30_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_31_D Q=thedesign.hb_idata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I2=thedesign.hb_dwbi_delay.o_wb_data[0] I3=thedesign.hb_idata_SB_DFF_Q_31_D_SB_LUT4_O_I3 O=thedesign.hb_idata_SB_DFF_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_addr I2=thedesign.swic.cmd_addr[0] I3=thedesign.swic.thecpu.o_dbg_reg[0] O=thedesign.hb_idata_SB_DFF_Q_31_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[28] I2=thedesign.swic.thecpu.o_dbg_reg[28] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_4_D Q=thedesign.hb_idata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[27] I2=thedesign.swic.thecpu.o_dbg_reg[27] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_5_D Q=thedesign.hb_idata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[26] I2=thedesign.swic.thecpu.o_dbg_reg[26] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_6_D Q=thedesign.hb_idata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[25] I2=thedesign.swic.thecpu.o_dbg_reg[25] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_7_D Q=thedesign.hb_idata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[24] I2=thedesign.swic.thecpu.o_dbg_reg[24] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_8_D Q=thedesign.hb_idata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[23] I2=thedesign.swic.thecpu.o_dbg_reg[23] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.hb_idata_SB_DFF_Q_9_D Q=thedesign.hb_idata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:650|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[22] I2=thedesign.swic.thecpu.o_dbg_reg[22] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I1=thedesign.hb_dwbi_delay.o_wb_data[31] I2=thedesign.swic.thecpu.o_dbg_reg[31] I3=thedesign.swic.dbg_addr O=thedesign.hb_idata_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFFSR C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_cyc Q=thedesign.hb_many_ack R=thedesign.hb_many_ack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:601|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_many_ack I2=thedesign.hb_dwbi_delay.o_wb_err I3=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q O=thedesign.hb_many_ack_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_DFFE C=clk_40mhz D=hbi_io.o_data[7] E=thedesign.hbi_pp.o_pp_clkfb_SB_LUT4_I3_O Q=thedesign.hbi_pp.ck_pp_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=hbi_io.o_data[6] E=thedesign.hbi_pp.o_pp_clkfb_SB_LUT4_I3_O Q=thedesign.hbi_pp.ck_pp_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=hbi_io.o_data[5] E=thedesign.hbi_pp.o_pp_clkfb_SB_LUT4_I3_O Q=thedesign.hbi_pp.ck_pp_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=hbi_io.o_data[4] E=thedesign.hbi_pp.o_pp_clkfb_SB_LUT4_I3_O Q=thedesign.hbi_pp.ck_pp_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=hbi_io.o_data[3] E=thedesign.hbi_pp.o_pp_clkfb_SB_LUT4_I3_O Q=thedesign.hbi_pp.ck_pp_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=hbi_io.o_data[2] E=thedesign.hbi_pp.o_pp_clkfb_SB_LUT4_I3_O Q=thedesign.hbi_pp.ck_pp_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=hbi_io.o_data[1] E=thedesign.hbi_pp.o_pp_clkfb_SB_LUT4_I3_O Q=thedesign.hbi_pp.ck_pp_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=hbi_io.o_data[0] E=thedesign.hbi_pp.o_pp_clkfb_SB_LUT4_I3_O Q=thedesign.hbi_pp.ck_pp_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.stb_pp_dir Q=thedesign.hbi_pp.ck_pp_dir
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:105|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.r_dbg_SB_DFF_Q_D E=thedesign.hbi_pp.loaded_SB_DFFE_Q_E Q=thedesign.hbi_pp.loaded
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:123|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.r_dbg_SB_DFF_Q_D I2=thedesign.hbi_pp.pp_stb I3=thedesign.hbi_pp.stb_pp_dir O=thedesign.hbi_pp.loaded_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=thedesign.hbi_pp.loaded I1=thedesign.hbi_pp.ck_pp_dir I2=thedesign.hbi_pp.loaded_SB_LUT4_I0_I2 I3=thedesign.hbi_pp.o_pp_clkfb O=thedesign.hbi_pp.loaded_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.loaded_SB_LUT4_I0_I2_SB_LUT4_O_I1 I2=thedesign.hbi_pp.pp_clk_transfer[4] I3=thedesign.hbi_pp.pp_clk_transfer[5] O=thedesign.hbi_pp.loaded_SB_LUT4_I0_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.pp_clk_transfer[1] I2=thedesign.hbi_pp.pp_clk_transfer[2] I3=thedesign.hbi_pp.pp_clk_transfer[3] O=thedesign.hbi_pp.loaded_SB_LUT4_I0_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.o_pp_clkfb_SB_DFFE_Q_D E=thedesign.hbi_pp.o_pp_clkfb_SB_DFFE_Q_E Q=thedesign.hbi_pp.o_pp_clkfb
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:89|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.pp_clk_transfer[4] I2=thedesign.hbi_pp.pp_clk_transfer[5] I3=thedesign.hbi_pp.o_pp_clkfb_SB_DFFE_Q_D_SB_LUT4_O_I3 O=thedesign.hbi_pp.o_pp_clkfb_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.pp_clk_transfer[1] I2=thedesign.hbi_pp.pp_clk_transfer[2] I3=thedesign.hbi_pp.pp_clk_transfer[3] O=thedesign.hbi_pp.o_pp_clkfb_SB_DFFE_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.loaded_SB_LUT4_I0_I2 I3=thedesign.hbi_pp.o_pp_clkfb_SB_DFFE_Q_D O=thedesign.hbi_pp.o_pp_clkfb_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hbi_pp.o_pp_clkfb O=thedesign.hbi_pp.o_pp_clkfb_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3 O=thedesign.hbi_pp.o_pp_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_1_I3 O=thedesign.hbi_pp.o_pp_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_1_I3_SB_DFFE_Q_D E=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3_SB_DFFE_Q_E Q=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:144|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.ps_full I3=thedesign.genbus.ps_data[7] O=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_2_I3 O=thedesign.hbi_pp.o_pp_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_2_I3_SB_DFFE_Q_D E=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3_SB_DFFE_Q_E Q=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:144|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.ps_full I3=thedesign.genbus.ps_data[6] O=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_2_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_3_I3 O=thedesign.hbi_pp.o_pp_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_3_I3_SB_DFFE_Q_D E=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3_SB_DFFE_Q_E Q=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:144|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.ps_full I3=thedesign.genbus.ps_data[5] O=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_4_I3 O=thedesign.hbi_pp.o_pp_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_4_I3_SB_DFFE_Q_D E=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3_SB_DFFE_Q_E Q=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_4_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:144|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.ps_full I3=thedesign.genbus.ps_data[4] O=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_5_I3 O=thedesign.hbi_pp.o_pp_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_5_I3_SB_DFFE_Q_D E=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3_SB_DFFE_Q_E Q=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_5_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:144|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.ps_full I3=thedesign.genbus.ps_data[3] O=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_6_I3 O=thedesign.hbi_pp.o_pp_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_6_I3_SB_DFFE_Q_D E=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3_SB_DFFE_Q_E Q=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_6_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:144|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.ps_full I3=thedesign.genbus.ps_data[2] O=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_7_I3 O=thedesign.hbi_pp.o_pp_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_7_I3_SB_DFFE_Q_D E=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3_SB_DFFE_Q_E Q=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_7_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:144|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.ps_full I3=thedesign.genbus.ps_data[1] O=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_7_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3_SB_DFFE_Q_D E=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3_SB_DFFE_Q_E Q=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:144|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.ps_full I3=thedesign.genbus.ps_data[0] O=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.ck_pp_data[6] E=thedesign.hbi_pp.pp_stb Q=thedesign.hbi_pp.o_rx_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.ck_pp_data[5] E=thedesign.hbi_pp.pp_stb Q=thedesign.hbi_pp.o_rx_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.ck_pp_data[4] E=thedesign.hbi_pp.pp_stb Q=thedesign.hbi_pp.o_rx_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.ck_pp_data[3] E=thedesign.hbi_pp.pp_stb Q=thedesign.hbi_pp.o_rx_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.ck_pp_data[2] E=thedesign.hbi_pp.pp_stb Q=thedesign.hbi_pp.o_rx_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.ck_pp_data[1] E=thedesign.hbi_pp.pp_stb Q=thedesign.hbi_pp.o_rx_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hbi_pp.ck_pp_data[0] E=thedesign.hbi_pp.pp_stb Q=thedesign.hbi_pp.o_rx_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.o_rx_stb_SB_DFF_Q_D Q=thedesign.hbi_pp.o_rx_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:114|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.pp_stb I3=thedesign.hbi_pp.stb_pp_dir O=thedesign.hbi_pp.o_rx_stb_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.hbi_pp.o_rx_stb I1=thedesign.hbi_pp.o_rx_data[6] I2=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I0_I2 I3=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I0_I3 O=thedesign.genbus.dechxi.o_dh_stb_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=thedesign.hbi_pp.o_rx_data[3] I1=thedesign.hbi_pp.o_rx_data[5] I2=thedesign.hbi_pp.o_rx_data[4] I3=thedesign.hbi_pp.o_rx_data[2] O=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I0_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.o_rx_data[1] I3=thedesign.hbi_pp.o_rx_data[0] O=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I0_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.o_rx_stb I3=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_I3 O=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=thedesign.genbus.dechxi.o_dh_bits_SB_DFFSS_Q_2_D_SB_LUT4_O_I2 I1=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_I3_SB_LUT4_O_I1 I2=thedesign.hbi_pp.o_rx_data[1] I3=thedesign.hbi_pp.o_rx_data[0] O=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=thedesign.hbi_pp.o_rx_data[6] I2=thedesign.hbi_pp.o_rx_data[4] I3=thedesign.hbi_pp.o_rx_data[5] O=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O Q=thedesign.hbi_pp.o_rx_stb_SB_LUT4_I2_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:96|../hexbus/hbdechex.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.o_tx_busy_SB_DFF_Q_D Q=thedesign.hbi_pp.o_tx_busy
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:130|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.loaded_SB_LUT4_I0_O I3=thedesign.hbi_pp.r_dbg_SB_DFF_Q_D O=thedesign.hbi_pp.o_tx_busy_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=thedesign.genbus.ps_full I1=thedesign.hbi_pp.o_tx_busy I2=thedesign.consolei.TX_NOFIFO.r_txf_wb_write I3=thedesign.genbus.addnl.o_nl_stb O=thedesign.genbus.ps_data_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hbi_pp.o_tx_busy O=thedesign.hbi_pp.o_pp_data_SB_LUT4_O_I3_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.ps_full I3=thedesign.hbi_pp.o_tx_busy O=thedesign.hbi_pp.r_dbg_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.pp_clk_transfer[4] Q=thedesign.hbi_pp.pp_clk_transfer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.pp_clk_transfer[3] Q=thedesign.hbi_pp.pp_clk_transfer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.pp_clk_transfer[2] Q=thedesign.hbi_pp.pp_clk_transfer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.pp_clk_transfer[1] Q=thedesign.hbi_pp.pp_clk_transfer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.pp_clk_transfer[0] Q=thedesign.hbi_pp.pp_clk_transfer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=i_pp_clk Q=thedesign.hbi_pp.pp_clk_transfer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.pp_stb_SB_DFF_Q_D Q=thedesign.hbi_pp.pp_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hbi_pp.o_pp_clkfb_SB_DFFE_Q_D I3=thedesign.hbi_pp.o_pp_clkfb O=thedesign.hbi_pp.pp_stb_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFF C=clk_40mhz D=thedesign.hbi_pp.r_dbg_SB_DFF_Q_D Q=thedesign.hbi_pp.r_dbg
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:154|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_40mhz D=i_pp_dir E=thedesign.hbi_pp.o_pp_clkfb_SB_LUT4_I3_O Q=thedesign.hbi_pp.stb_pp_dir
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:849|../pport/pport.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[21] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[12] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[11] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[10] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[9] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[8] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[7] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[6] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[5] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[4] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[3] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[20] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[2] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[1] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdramscopei.i_wb_addr E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[19] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[18] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[17] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[16] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[15] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[14] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[13] E=thedesign.hb_dwbi_delay.i_dly_err Q=thedesign.r_buserr_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:995|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFFSS_Q_D[31] Q=thedesign.r_pwrcount_data[31] S=thedesign.r_pwrcount_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[31] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[31] O=thedesign.r_pwrcount_data_SB_DFFSS_Q_D[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[9] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[10] I0=$false I1=thedesign.r_pwrcount_data[9]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[8] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[9] I0=$false I1=thedesign.r_pwrcount_data[8]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[28] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[29] I0=$false I1=thedesign.r_pwrcount_data[28]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[27] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[28] I0=$false I1=thedesign.r_pwrcount_data[27]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[26] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[27] I0=$false I1=thedesign.r_pwrcount_data[26]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[25] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[26] I0=$false I1=thedesign.r_pwrcount_data[25]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[24] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[25] I0=$false I1=thedesign.r_pwrcount_data[24]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[23] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[24] I0=$false I1=thedesign.r_pwrcount_data[23]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[22] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[23] I0=$false I1=thedesign.r_pwrcount_data[22]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[21] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[22] I0=$false I1=thedesign.r_pwrcount_data[21]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[20] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[21] I0=$false I1=thedesign.r_pwrcount_data[20]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data[0] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[2] I0=$false I1=thedesign.r_pwrcount_data[1]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[7] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[8] I0=$false I1=thedesign.r_pwrcount_data[7]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[19] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[20] I0=$false I1=thedesign.r_pwrcount_data[19]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[18] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[19] I0=$false I1=thedesign.r_pwrcount_data[18]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[17] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[18] I0=$false I1=thedesign.r_pwrcount_data[17]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[16] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[17] I0=$false I1=thedesign.r_pwrcount_data[16]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[15] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[16] I0=$false I1=thedesign.r_pwrcount_data[15]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[14] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[15] I0=$false I1=thedesign.r_pwrcount_data[14]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[13] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[14] I0=$false I1=thedesign.r_pwrcount_data[13]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[12] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[13] I0=$false I1=thedesign.r_pwrcount_data[12]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[11] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[12] I0=$false I1=thedesign.r_pwrcount_data[11]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[10] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[11] I0=$false I1=thedesign.r_pwrcount_data[10]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[6] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[7] I0=$false I1=thedesign.r_pwrcount_data[6]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[5] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[6] I0=$false I1=thedesign.r_pwrcount_data[5]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[4] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[5] I0=$false I1=thedesign.r_pwrcount_data[4]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[3] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[4] I0=$false I1=thedesign.r_pwrcount_data[3]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[30] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[31] I0=$false I1=thedesign.r_pwrcount_data[30]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[2] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[3] I0=$false I1=thedesign.r_pwrcount_data[2]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[29] CO=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[30] I0=$false I1=thedesign.r_pwrcount_data[29]
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_D Q=thedesign.r_pwrcount_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_1_D Q=thedesign.r_pwrcount_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_10_D Q=thedesign.r_pwrcount_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_10_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_10_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[20] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[20] O=thedesign.r_pwrcount_data_SB_DFF_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[20] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[20] O=thedesign.r_pwrcount_data_SB_DFF_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_11_D Q=thedesign.r_pwrcount_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_11_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_11_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[19] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[19] O=thedesign.r_pwrcount_data_SB_DFF_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[19] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[19] O=thedesign.r_pwrcount_data_SB_DFF_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_12_D Q=thedesign.r_pwrcount_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_12_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_12_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[18] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[18] O=thedesign.r_pwrcount_data_SB_DFF_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[18] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[18] O=thedesign.r_pwrcount_data_SB_DFF_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_13_D Q=thedesign.r_pwrcount_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_13_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_13_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[17] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[17] O=thedesign.r_pwrcount_data_SB_DFF_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[17] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[17] O=thedesign.r_pwrcount_data_SB_DFF_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_14_D Q=thedesign.r_pwrcount_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_14_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_14_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[16] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[16] O=thedesign.r_pwrcount_data_SB_DFF_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[16] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[16] O=thedesign.r_pwrcount_data_SB_DFF_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_15_D Q=thedesign.r_pwrcount_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_15_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_15_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[15] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[15] O=thedesign.r_pwrcount_data_SB_DFF_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[15] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[15] O=thedesign.r_pwrcount_data_SB_DFF_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_16_D Q=thedesign.r_pwrcount_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_16_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_16_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[14] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[14] O=thedesign.r_pwrcount_data_SB_DFF_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[14] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[14] O=thedesign.r_pwrcount_data_SB_DFF_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_17_D Q=thedesign.r_pwrcount_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_17_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_17_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[13] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[13] O=thedesign.r_pwrcount_data_SB_DFF_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[13] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[13] O=thedesign.r_pwrcount_data_SB_DFF_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_18_D Q=thedesign.r_pwrcount_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_18_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_18_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[12] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[12] O=thedesign.r_pwrcount_data_SB_DFF_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[12] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[12] O=thedesign.r_pwrcount_data_SB_DFF_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_19_D Q=thedesign.r_pwrcount_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_19_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_19_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[11] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[11] O=thedesign.r_pwrcount_data_SB_DFF_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[11] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[11] O=thedesign.r_pwrcount_data_SB_DFF_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_1_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_1_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[29] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[29] O=thedesign.r_pwrcount_data_SB_DFF_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[29] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[29] O=thedesign.r_pwrcount_data_SB_DFF_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_2_D Q=thedesign.r_pwrcount_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_20_D Q=thedesign.r_pwrcount_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_20_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_20_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[10] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[10] O=thedesign.r_pwrcount_data_SB_DFF_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[10] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[10] O=thedesign.r_pwrcount_data_SB_DFF_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_21_D Q=thedesign.r_pwrcount_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_21_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_21_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[9] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[9] O=thedesign.r_pwrcount_data_SB_DFF_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[9] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[9] O=thedesign.r_pwrcount_data_SB_DFF_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_22_D Q=thedesign.r_pwrcount_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_22_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_22_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[8] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[8] O=thedesign.r_pwrcount_data_SB_DFF_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[8] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[8] O=thedesign.r_pwrcount_data_SB_DFF_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_23_D Q=thedesign.r_pwrcount_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_23_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_23_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[7] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[7] O=thedesign.r_pwrcount_data_SB_DFF_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[7] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[7] O=thedesign.r_pwrcount_data_SB_DFF_Q_23_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_24_D Q=thedesign.r_pwrcount_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_24_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_24_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[6] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[6] O=thedesign.r_pwrcount_data_SB_DFF_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[6] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[6] O=thedesign.r_pwrcount_data_SB_DFF_Q_24_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_25_D Q=thedesign.r_pwrcount_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_25_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_25_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[5] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[5] O=thedesign.r_pwrcount_data_SB_DFF_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[5] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[5] O=thedesign.r_pwrcount_data_SB_DFF_Q_25_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_26_D Q=thedesign.r_pwrcount_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_26_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_26_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[4] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[4] O=thedesign.r_pwrcount_data_SB_DFF_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[4] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[4] O=thedesign.r_pwrcount_data_SB_DFF_Q_26_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_27_D Q=thedesign.r_pwrcount_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_27_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_27_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[3] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[3] O=thedesign.r_pwrcount_data_SB_DFF_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[3] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[3] O=thedesign.r_pwrcount_data_SB_DFF_Q_27_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_28_D Q=thedesign.r_pwrcount_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_28_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_28_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[2] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=thedesign.r_pwrcount_data_SB_DFF_Q_28_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[2] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[2] O=thedesign.r_pwrcount_data_SB_DFF_Q_28_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_29_D Q=thedesign.r_pwrcount_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_29_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_29_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[1] I3=thedesign.r_pwrcount_data[0] O=thedesign.r_pwrcount_data_SB_DFF_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[1] I3=thedesign.r_pwrcount_data[0] O=thedesign.r_pwrcount_data_SB_DFF_Q_29_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_2_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_2_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[28] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[28] O=thedesign.r_pwrcount_data_SB_DFF_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[28] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[28] O=thedesign.r_pwrcount_data_SB_DFF_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_3_D Q=thedesign.r_pwrcount_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_30_D Q=thedesign.r_pwrcount_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.r_pwrcount_data[0] O=thedesign.r_pwrcount_data_SB_DFF_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_3_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_3_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[27] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[27] O=thedesign.r_pwrcount_data_SB_DFF_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[27] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[27] O=thedesign.r_pwrcount_data_SB_DFF_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_4_D Q=thedesign.r_pwrcount_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_4_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_4_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[26] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[26] O=thedesign.r_pwrcount_data_SB_DFF_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[26] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[26] O=thedesign.r_pwrcount_data_SB_DFF_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_5_D Q=thedesign.r_pwrcount_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_5_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_5_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[25] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[25] O=thedesign.r_pwrcount_data_SB_DFF_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[25] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[25] O=thedesign.r_pwrcount_data_SB_DFF_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_6_D Q=thedesign.r_pwrcount_data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_6_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_6_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[24] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[24] O=thedesign.r_pwrcount_data_SB_DFF_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[24] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[24] O=thedesign.r_pwrcount_data_SB_DFF_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_7_D Q=thedesign.r_pwrcount_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_7_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_7_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[23] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[23] O=thedesign.r_pwrcount_data_SB_DFF_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[23] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[23] O=thedesign.r_pwrcount_data_SB_DFF_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_8_D Q=thedesign.r_pwrcount_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_8_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_8_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[22] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[22] O=thedesign.r_pwrcount_data_SB_DFF_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[22] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[22] O=thedesign.r_pwrcount_data_SB_DFF_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.r_pwrcount_data_SB_DFF_Q_9_D Q=thedesign.r_pwrcount_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1016|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_pwrcount_data[31] I2=thedesign.r_pwrcount_data_SB_DFF_Q_9_D_SB_LUT4_O_I2 I3=thedesign.r_pwrcount_data_SB_DFF_Q_9_D_SB_LUT4_O_I3 O=thedesign.r_pwrcount_data_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[21] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[21] O=thedesign.r_pwrcount_data_SB_DFF_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[21] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[21] O=thedesign.r_pwrcount_data_SB_DFF_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.r_pwrcount_data[31] I1=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[30] I3=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[30] O=thedesign.r_pwrcount_data_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111011100100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_pwrcount_data[30] I3=thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[30] O=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1020|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[9] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[10] I0=$false I1=thedesign.r_pwrcount_data[9]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[8] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[9] I0=$false I1=thedesign.r_pwrcount_data[8]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[27] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[28] I0=$false I1=thedesign.r_pwrcount_data[27]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[26] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[27] I0=$false I1=thedesign.r_pwrcount_data[26]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[25] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[26] I0=$false I1=thedesign.r_pwrcount_data[25]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[24] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[25] I0=$false I1=thedesign.r_pwrcount_data[24]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[23] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[24] I0=$false I1=thedesign.r_pwrcount_data[23]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[22] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[23] I0=$false I1=thedesign.r_pwrcount_data[22]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[21] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[22] I0=$false I1=thedesign.r_pwrcount_data[21]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[20] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[21] I0=$false I1=thedesign.r_pwrcount_data[20]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data[0] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[2] I0=$false I1=thedesign.r_pwrcount_data[1]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[19] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[20] I0=$false I1=thedesign.r_pwrcount_data[19]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[7] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[8] I0=$false I1=thedesign.r_pwrcount_data[7]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[18] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[19] I0=$false I1=thedesign.r_pwrcount_data[18]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[17] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[18] I0=$false I1=thedesign.r_pwrcount_data[17]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[16] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[17] I0=$false I1=thedesign.r_pwrcount_data[16]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[15] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[16] I0=$false I1=thedesign.r_pwrcount_data[15]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[14] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[15] I0=$false I1=thedesign.r_pwrcount_data[14]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[13] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[14] I0=$false I1=thedesign.r_pwrcount_data[13]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[12] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[13] I0=$false I1=thedesign.r_pwrcount_data[12]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[11] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[12] I0=$false I1=thedesign.r_pwrcount_data[11]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[10] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[11] I0=$false I1=thedesign.r_pwrcount_data[10]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[6] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[7] I0=$false I1=thedesign.r_pwrcount_data[6]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[5] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[6] I0=$false I1=thedesign.r_pwrcount_data[5]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[4] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[5] I0=$false I1=thedesign.r_pwrcount_data[4]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[3] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[4] I0=$false I1=thedesign.r_pwrcount_data[3]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[2] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[3] I0=$false I1=thedesign.r_pwrcount_data[2]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[29] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[30] I0=$false I1=thedesign.r_pwrcount_data[29]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[28] CO=thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[29] I0=$false I1=thedesign.r_pwrcount_data[28]
.attr src "toplevel.v:158|main.v:1018|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_bus_select_SB_DFF_Q_D Q=thedesign.r_wb_bus_select[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_bus_select_SB_DFF_Q_1_D Q=thedesign.r_wb_bus_select[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.consolei.i_wb_stb_SB_LUT4_O_I3_SB_LUT4_I2_O I2=thedesign.r_wb_bus_select[3] I3=thedesign.hb_dwbi_delay.i_dly_err_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.r_wb_bus_select_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_bus_select_SB_DFF_Q_2_D Q=thedesign.r_wb_bus_select[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.consolei.i_wb_stb I2=thedesign.r_wb_bus_select[2] I3=thedesign.hb_dwbi_delay.i_dly_err_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.r_wb_bus_select_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_bus_select_SB_DFF_Q_3_D Q=thedesign.r_wb_bus_select[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_bus_select_SB_DFF_Q_4_D Q=thedesign.r_wb_bus_select[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_wb_stb I2=thedesign.r_wb_bus_select[0] I3=thedesign.hb_dwbi_delay.i_dly_err_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.r_wb_bus_select_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_ack_SB_DFF_Q_D I2=thedesign.r_wb_bus_select[5] I3=thedesign.hb_dwbi_delay.i_dly_err_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.r_wb_bus_select_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_DFFSR C=clk_40mhz D=thedesign.consolei.i_wb_stb_SB_LUT4_O_I3_SB_LUT4_I2_O Q=thedesign.r_wb_dio_ack[0] R=thedesign.wb_dio_ack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.i_wb_addr Q=thedesign.r_wb_dio_bus_select
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:1001|memdev.v:105|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.bustimeri.r_auto_reload Q=thedesign.r_wb_dio_data[31] R=thedesign.r_wb_dio_bus_select
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_D Q=thedesign.r_wb_dio_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_1_D Q=thedesign.r_wb_dio_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_10_D Q=thedesign.r_wb_dio_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[5] I3=thedesign.bustimeri.r_value[5] O=thedesign.r_wb_dio_data_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_11_D Q=thedesign.r_wb_dio_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[4] I3=thedesign.bustimeri.r_value[4] O=thedesign.r_wb_dio_data_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_12_D Q=thedesign.r_wb_dio_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[3] I3=thedesign.bustimeri.r_value[3] O=thedesign.r_wb_dio_data_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_13_D Q=thedesign.r_wb_dio_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[2] I3=thedesign.bustimeri.r_value[2] O=thedesign.r_wb_dio_data_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_14_D Q=thedesign.r_wb_dio_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[1] I3=thedesign.bustimeri.r_value[1] O=thedesign.r_wb_dio_data_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_15_D Q=thedesign.r_wb_dio_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[0] I3=thedesign.bustimeri.r_value[0] O=thedesign.r_wb_dio_data_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[14] I3=thedesign.bustimeri.r_value[14] O=thedesign.r_wb_dio_data_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_2_D Q=thedesign.r_wb_dio_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[13] I3=thedesign.bustimeri.r_value[13] O=thedesign.r_wb_dio_data_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_3_D Q=thedesign.r_wb_dio_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[12] I3=thedesign.bustimeri.r_value[12] O=thedesign.r_wb_dio_data_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_4_D Q=thedesign.r_wb_dio_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[11] I3=thedesign.bustimeri.r_value[11] O=thedesign.r_wb_dio_data_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_5_D Q=thedesign.r_wb_dio_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[10] I3=thedesign.bustimeri.r_value[10] O=thedesign.r_wb_dio_data_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_6_D Q=thedesign.r_wb_dio_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[9] I3=thedesign.bustimeri.r_value[9] O=thedesign.r_wb_dio_data_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_7_D Q=thedesign.r_wb_dio_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[8] I3=thedesign.bustimeri.r_value[8] O=thedesign.r_wb_dio_data_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_8_D Q=thedesign.r_wb_dio_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[7] I3=thedesign.bustimeri.r_value[7] O=thedesign.r_wb_dio_data_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_dio_data_SB_DFF_Q_9_D Q=thedesign.r_wb_dio_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[6] I3=thedesign.bustimeri.r_value[6] O=thedesign.r_wb_dio_data_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_dio_bus_select I2=thedesign.watchdogi.r_value[15] I3=thedesign.bustimeri.r_value[15] O=thedesign.r_wb_dio_data_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.r_wb_sio_ack_SB_DFF_Q_D Q=thedesign.r_wb_sio_ack
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:446|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_stb_SB_LUT4_I1_O I2=thedesign.hb_dwbi_delay.o_dly_addr[20] I3=thedesign.hb_dwbi_delay.o_dly_addr[19] O=thedesign.r_wb_sio_ack_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.consolei.o_wb_ack I3=thedesign.r_wb_sio_ack O=thedesign.r_wb_sio_ack_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_D Q=thedesign.r_wb_sio_data[31] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_1_D Q=thedesign.r_wb_sio_data[30] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_10_D Q=thedesign.r_wb_sio_data[19] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_10_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[19] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[19] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[17] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_11_D Q=thedesign.r_wb_sio_data[18] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_11_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[18] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[18] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[16] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_12_D Q=thedesign.r_wb_sio_data[17] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.r_wb_sio_data_SB_DFFSR_Q_12_D_SB_LUT4_O_I0 I1=thedesign.gpioi.r_gpio_SB_LUT4_I2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[15] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=thedesign.buspici.o_data[17] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[17] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_13_D Q=thedesign.r_wb_sio_data[16] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_wb_sio_data_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I3=thedesign.gpioi.r_gpio_SB_LUT4_I0_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=thedesign.buspici.o_data[16] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[16] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_14_D Q=thedesign.r_wb_sio_data[15] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_14_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[15] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[15] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[13] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_15_D Q=thedesign.r_wb_sio_data[14] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_15_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[14] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[14] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[12] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_16_D Q=thedesign.r_wb_sio_data[13] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_16_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[13] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[13] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[11] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_17_D Q=thedesign.r_wb_sio_data[12] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_17_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[12] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[12] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[10] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_18_D Q=thedesign.r_wb_sio_data[11] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_18_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[11] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[11] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[9] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_19_D Q=thedesign.r_wb_sio_data[10] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_wb_sio_data_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I3=thedesign.r_wb_sio_data_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 O=thedesign.r_wb_sio_data_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=thedesign.r_buserr_addr[8] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[10] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.gpioi.o_gpio[10] I1=o_ledr_SB_LUT4_I0_I1 I2=thedesign.buspici.o_data[10] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.buspici.o_data[30] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[30] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_2_D Q=thedesign.r_wb_sio_data[28] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_20_D Q=thedesign.r_wb_sio_data[9] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_wb_sio_data_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 I3=thedesign.r_wb_sio_data_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 O=thedesign.r_wb_sio_data_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=thedesign.r_buserr_addr[7] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[9] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.gpioi.o_gpio[9] I1=o_ledr_SB_LUT4_I0_I1 I2=thedesign.buspici.o_data[9] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_21_D Q=thedesign.r_wb_sio_data[7] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_21_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[7] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[5] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.gpioi.o_gpio[7] I1=o_ledr_SB_LUT4_I0_I1 I2=thedesign.buspici.o_data[7] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_22_D Q=thedesign.r_wb_sio_data[6] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_22_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[6] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[4] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.gpioi.o_gpio[6] I1=o_ledr_SB_LUT4_I0_I1 I2=thedesign.buspici.o_data[6] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_23_D Q=thedesign.r_wb_sio_data[5] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_23_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[5] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[3] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.gpioi.o_gpio[5] I1=o_ledr_SB_LUT4_I0_I1 I2=thedesign.buspici.o_data[5] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_24_D Q=thedesign.r_wb_sio_data[3] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_24_D_SB_LUT4_O_I1 I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[3] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.r_wb_sio_data_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.hb_dwbi_delay.o_dly_addr[2] I2=thedesign.hb_dwbi_delay.o_dly_addr[1] I3=thedesign.gpioi.o_gpio[3] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=thedesign.sdramscopei.i_wb_addr I1=thedesign.hb_dwbi_delay.o_dly_addr[1] I2=thedesign.r_buserr_addr[1] I3=thedesign.buspici.o_data[3] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_25_D Q=thedesign.r_wb_sio_data[0] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=o_ledr_SB_LUT4_I0_O I2=thedesign.r_pwrcount_data[0] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[28] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[28] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_3_D Q=thedesign.r_wb_sio_data[27] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.buspici.o_data[27] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[27] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_4_D Q=thedesign.r_wb_sio_data[26] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.buspici.o_data[26] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[26] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_5_D Q=thedesign.r_wb_sio_data[25] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.buspici.o_data[25] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[25] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_6_D Q=thedesign.r_wb_sio_data[24] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_6_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[24] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[24] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[22] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_7_D Q=thedesign.r_wb_sio_data[23] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_7_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[23] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[23] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[21] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_8_D Q=thedesign.r_wb_sio_data[22] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_8_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[22] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[22] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[20] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSR_Q_9_D Q=thedesign.r_wb_sio_data[20] R=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSR_Q_9_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[20] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[20] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[18] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.buspici.o_data[31] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[31] O=thedesign.r_wb_sio_data_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFFSS C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSS_Q_D Q=thedesign.r_wb_sio_data[29] S=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSS_Q_1_D Q=thedesign.r_wb_sio_data[21] S=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSS_Q_1_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[21] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.buspici.o_data[21] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I3=thedesign.r_buserr_addr[19] O=thedesign.r_wb_sio_data_SB_DFFSS_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSS C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSS_Q_2_D Q=thedesign.r_wb_sio_data[8] S=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSS_Q_2_D_SB_LUT4_O_I1 I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[8] O=thedesign.r_wb_sio_data_SB_DFFSS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.r_wb_sio_data_SB_DFFSS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.hb_dwbi_delay.o_dly_addr[2] I2=thedesign.hb_dwbi_delay.o_dly_addr[1] I3=thedesign.gpioi.o_gpio[8] O=thedesign.r_wb_sio_data_SB_DFFSS_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=thedesign.sdramscopei.i_wb_addr I1=thedesign.hb_dwbi_delay.o_dly_addr[1] I2=thedesign.r_buserr_addr[6] I3=thedesign.buspici.o_data[8] O=thedesign.r_wb_sio_data_SB_DFFSS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_DFFSS C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSS_Q_3_D Q=thedesign.r_wb_sio_data[4] S=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_wb_sio_data_SB_DFFSS_Q_3_D_SB_LUT4_O_I2 I3=thedesign.r_wb_sio_data_SB_DFFSS_Q_3_D_SB_LUT4_O_I3 O=thedesign.r_wb_sio_data_SB_DFFSS_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=thedesign.r_buserr_addr[2] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[4] O=thedesign.r_wb_sio_data_SB_DFFSS_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.gpioi.o_gpio[4] I1=o_ledr_SB_LUT4_I0_I1 I2=thedesign.buspici.o_data[4] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O O=thedesign.r_wb_sio_data_SB_DFFSS_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFFSS C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSS_Q_4_D Q=thedesign.r_wb_sio_data[2] S=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSS_Q_4_D_SB_LUT4_O_I1 I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[2] O=thedesign.r_wb_sio_data_SB_DFFSS_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.r_wb_sio_data_SB_DFFSS_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.hb_dwbi_delay.o_dly_addr[2] I2=thedesign.hb_dwbi_delay.o_dly_addr[1] I3=thedesign.gpioi.o_gpio[2] O=thedesign.r_wb_sio_data_SB_DFFSS_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=thedesign.sdramscopei.i_wb_addr I1=thedesign.hb_dwbi_delay.o_dly_addr[1] I2=thedesign.r_buserr_addr[0] I3=thedesign.buspici.o_data[2] O=thedesign.r_wb_sio_data_SB_DFFSS_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_DFFSS C=clk_40mhz D=thedesign.r_wb_sio_data_SB_DFFSS_Q_5_D Q=thedesign.r_wb_sio_data[1] S=thedesign.hb_dwbi_delay.o_dly_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:450|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_sio_data_SB_DFFSS_Q_5_D_SB_LUT4_O_I1 I2=thedesign.r_pwrcount_data[1] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O O=thedesign.r_wb_sio_data_SB_DFFSS_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.gpioi.o_gpio[1] I1=o_ledr_SB_LUT4_I0_I1 I2=thedesign.buspici.o_data[1] I3=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O O=thedesign.r_wb_sio_data_SB_DFFSS_Q_5_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.buspici.o_data[29] I1=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O I2=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O I3=thedesign.r_pwrcount_data[29] O=thedesign.r_wb_sio_data_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdram_ack_SB_DFFSR_Q_D Q=thedesign.sdram_ack R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.r_barrell_ack[1] I3=thedesign.hb_dwbi_delay.o_dly_cyc O=thedesign.sdram_ack_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.o_ram_cs_n O=thedesign.sdram_debug[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[15] I3=thedesign.sdrami.o_ram_data[15] O=thedesign.sdram_debug[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[6] I3=thedesign.sdrami.o_ram_data[6] O=thedesign.sdram_debug[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[5] I3=thedesign.sdrami.o_ram_data[5] O=thedesign.sdram_debug[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[4] I3=thedesign.sdrami.o_ram_data[4] O=thedesign.sdram_debug[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[3] I3=thedesign.sdrami.o_ram_data[3] O=thedesign.sdram_debug[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[2] I3=thedesign.sdrami.o_ram_data[2] O=thedesign.sdram_debug[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[1] I3=thedesign.sdrami.o_ram_data[1] O=thedesign.sdram_debug[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[0] I3=thedesign.sdrami.o_ram_data[0] O=thedesign.sdram_debug[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[14] I3=thedesign.sdrami.o_ram_data[14] O=thedesign.sdram_debug[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[13] I3=thedesign.sdrami.o_ram_data[13] O=thedesign.sdram_debug[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[12] I3=thedesign.sdrami.o_ram_data[12] O=thedesign.sdram_debug[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[11] I3=thedesign.sdrami.o_ram_data[11] O=thedesign.sdram_debug[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[10] I3=thedesign.sdrami.o_ram_data[10] O=thedesign.sdram_debug[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[9] I3=thedesign.sdrami.o_ram_data[9] O=thedesign.sdram_debug[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[8] I3=thedesign.sdrami.o_ram_data[8] O=thedesign.sdram_debug[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_trigger I2=r_ram_data[7] I3=thedesign.sdrami.o_ram_data[7] O=thedesign.sdram_debug[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_DFFE_Q_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.sdram_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_addr[22] O=thedesign.sdram_sel_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.genbus.wbexec.o_wb_addr[22] O=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[22] O=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I1=thedesign.swic.thecpu.pf_pc[24] I2=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[22] O=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001101110110001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdram_sel I3=thedesign.sdram_sel_SB_LUT4_I2_I3[14] O=thedesign.sdram_sel_SB_LUT4_I2_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.sdram_sel_SB_LUT4_I2_I3[9] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[10] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[17]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_LUT4_I2_I3[8] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[9] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[16]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_LUT4_I2_I3[12] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[13] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[20]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_LUT4_I2_I3[11] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[12] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[19]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_LUT4_I2_I3[10] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[11] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[18]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_LUT4_I2_I3[7] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[8] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[15]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_LUT4_I2_I3[6] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[7] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[14]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_LUT4_I2_I3[5] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[6] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[13]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_LUT4_I2_I3[4] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[5] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[12]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_LUT4_I2_I3[3] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[4] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[11]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_LUT4_I2_I3[2] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[3] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[10]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.hb_dwbi_delay.o_dly_addr[8] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[2] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[9]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_LUT4_I2_I3[13] CO=thedesign.sdram_sel_SB_LUT4_I2_I3[14] I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[21]
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[17] I3=thedesign.sdram_sel_SB_LUT4_I2_I3[9] O=thedesign.sdram_sel_SB_LUT4_I2_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[16] I3=thedesign.sdram_sel_SB_LUT4_I2_I3[8] O=thedesign.sdram_sel_SB_LUT4_I2_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[20] I3=thedesign.sdram_sel_SB_LUT4_I2_I3[12] O=thedesign.sdram_sel_SB_LUT4_I2_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[19] I3=thedesign.sdram_sel_SB_LUT4_I2_I3[11] O=thedesign.sdram_sel_SB_LUT4_I2_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[18] I3=thedesign.sdram_sel_SB_LUT4_I2_I3[10] O=thedesign.sdram_sel_SB_LUT4_I2_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[15] I3=thedesign.sdram_sel_SB_LUT4_I2_I3[7] O=thedesign.sdram_sel_SB_LUT4_I2_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[14] I3=thedesign.sdram_sel_SB_LUT4_I2_I3[6] O=thedesign.sdram_sel_SB_LUT4_I2_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[13] I3=thedesign.sdram_sel_SB_LUT4_I2_I3[5] O=thedesign.sdram_sel_SB_LUT4_I2_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[12] I3=thedesign.sdram_sel_SB_LUT4_I2_I3[4] O=thedesign.sdram_sel_SB_LUT4_I2_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[11] I3=thedesign.sdram_sel_SB_LUT4_I2_I3[3] O=thedesign.sdram_sel_SB_LUT4_I2_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[10] I3=thedesign.sdram_sel_SB_LUT4_I2_I3[2] O=thedesign.sdram_sel_SB_LUT4_I2_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[9] I3=thedesign.hb_dwbi_delay.o_dly_addr[8] O=thedesign.sdram_sel_SB_LUT4_I2_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_addr[21] I3=thedesign.sdram_sel_SB_LUT4_I2_I3[13] O=thedesign.sdram_sel_SB_LUT4_I2_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:194|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.bank_active[0]_SB_DFFSR_Q_D Q=thedesign.sdrami.bank_active[0][1] R=thedesign.sdrami.bank_active[0]_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.bank_active[0]_SB_DFFSR_Q_1_D Q=thedesign.sdrami.bank_active[0][0] R=thedesign.sdrami.bank_active[0]_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[0][1] I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.bank_active[0]_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[0]_SB_DFFSR_Q_D I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O O=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[0][2] I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.bank_active[0]_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I3=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1 O=thedesign.sdrami.bank_active[0]_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D Q=thedesign.sdrami.bank_active[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O O=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111000101110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1 I3=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O O=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.bank_active[1]_SB_DFFSR_Q_D Q=thedesign.sdrami.bank_active[1][1] R=thedesign.sdrami.bank_active[1]_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.bank_active[1]_SB_DFFSR_Q_1_D Q=thedesign.sdrami.bank_active[1][0] R=thedesign.sdrami.bank_active[1]_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[1][1] I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.bank_active[1]_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[1]_SB_DFFSR_Q_D I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O O=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[1][2] I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.bank_active[1]_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I3=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1 O=thedesign.sdrami.bank_active[1]_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D Q=thedesign.sdrami.bank_active[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O O=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111000101110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1 I3=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O O=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.bank_active[2]_SB_DFFSR_Q_D Q=thedesign.sdrami.bank_active[2][1] R=thedesign.sdrami.bank_active[2]_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.bank_active[2]_SB_DFFSR_Q_1_D Q=thedesign.sdrami.bank_active[2][0] R=thedesign.sdrami.bank_active[2]_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[2][1] I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.bank_active[2]_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[2]_SB_DFFSR_Q_D I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O O=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[2][2] I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.bank_active[2]_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I3=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1 O=thedesign.sdrami.bank_active[2]_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D Q=thedesign.sdrami.bank_active[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O O=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111000101110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1 I3=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O O=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.bank_active[3]_SB_DFFSR_Q_D Q=thedesign.sdrami.bank_active[3][1] R=thedesign.sdrami.bank_active[3]_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.bank_active[3]_SB_DFFSR_Q_1_D Q=thedesign.sdrami.bank_active[3][0] R=thedesign.sdrami.bank_active[3]_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[3][1] I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.bank_active[3]_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[3]_SB_DFFSR_Q_D I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O O=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[3][2] I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.bank_active[3]_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I3=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1 O=thedesign.sdrami.bank_active[3]_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D Q=thedesign.sdrami.bank_active[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O O=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111000101110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1 I3=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O O=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_1_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_10_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[12] I3=thedesign.sdrami.r_addr[12] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_11_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[11] I3=thedesign.sdrami.r_addr[11] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_12_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[10] I3=thedesign.sdrami.r_addr[10] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[21] I3=thedesign.sdrami.r_addr[21] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_2_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[20] I3=thedesign.sdrami.r_addr[20] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_3_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[19] I3=thedesign.sdrami.r_addr[19] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_4_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[18] I3=thedesign.sdrami.r_addr[18] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_5_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[17] I3=thedesign.sdrami.r_addr[17] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_6_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[16] I3=thedesign.sdrami.r_addr[16] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_7_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[15] I3=thedesign.sdrami.r_addr[15] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_8_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[14] I3=thedesign.sdrami.r_addr[14] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_9_D E=thedesign.sdrami.bank_active[0]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[13] I3=thedesign.sdrami.r_addr[13] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.fwd_addr[22] I3=thedesign.sdrami.r_addr[22] O=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_1_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_10_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_11_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_12_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_2_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_3_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_4_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_5_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_6_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_7_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_8_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_9_D E=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_1_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_10_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_11_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_12_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_2_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_3_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_4_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_5_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_6_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_7_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_8_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_9_D E=thedesign.sdrami.bank_active[2]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_1_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_10_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_11_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_12_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_2_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_3_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_4_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_5_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_6_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_7_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_8_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bank_row[0]_SB_DFFE_Q_9_D E=thedesign.sdrami.bank_active[3]_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O Q=thedesign.sdrami.bank_row[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_dly_stb I1=thedesign.sdram_sel I2=thedesign.hb_dwbi_delay.o_dly_cyc I3=thedesign.sdrami.r_pending_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q O=thedesign.sdrami.bus_cyc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.clocks_til_idle_SB_DFFE_Q_D E=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q Q=thedesign.sdrami.clocks_til_idle[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.clocks_til_idle_SB_DFFE_Q_1_D E=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q Q=thedesign.sdrami.clocks_til_idle[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.clocks_til_idle_SB_DFFE_Q_1_D_SB_LUT4_O_I1 I2=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_1_I3 I3=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O O=thedesign.sdrami.clocks_til_idle_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.clocks_til_idle[1] I2=$true I3=thedesign.sdrami.clocks_til_idle[0] O=thedesign.sdrami.clocks_til_idle_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.clocks_til_idle_SB_DFFE_Q_2_D E=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q Q=thedesign.sdrami.clocks_til_idle[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O I1=thedesign.sdrami.nxt_dmod_SB_DFFSR_Q_D I2=thedesign.sdrami.clocks_til_idle[0] I3=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_1_I3 O=thedesign.sdrami.clocks_til_idle_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O I1=thedesign.sdrami.clocks_til_idle[2] I2=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_1_I3 I3=thedesign.sdrami.clocks_til_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=thedesign.sdrami.clocks_til_idle_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111010101011
.gate SB_CARRY CI=thedesign.sdrami.clocks_til_idle[0] CO=thedesign.sdrami.clocks_til_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I0=thedesign.sdrami.clocks_til_idle[1] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[22] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[21] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[12] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[11] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[10] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[9] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[20] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[19] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[18] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[17] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[16] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[15] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[14] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel_SB_LUT4_I2_O[13] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.fwd_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D Q=thedesign.sdrami.fwd_bank_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:229|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.sdrami.fwd_addr[22] I3=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3 O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdrami.fwd_addr[15] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010000000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.sdrami.fwd_addr[17] I3=thedesign.sdrami.fwd_addr[13] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[3][3] I3=thedesign.sdrami.bank_row[1][3] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[9] I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[2][3] I3=thedesign.sdrami.bank_row[0][3] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[3][7] I3=thedesign.sdrami.bank_row[1][7] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[9] I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[2][7] I3=thedesign.sdrami.bank_row[0][7] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.sdrami.fwd_addr[12] I3=thedesign.sdrami.fwd_addr[10] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[3][0] I3=thedesign.sdrami.bank_row[1][0] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[9] I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[2][0] I3=thedesign.sdrami.bank_row[0][0] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[3][2] I3=thedesign.sdrami.bank_row[1][2] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[9] I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[2][2] I3=thedesign.sdrami.bank_row[0][2] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.sdrami.fwd_addr[21] I3=thedesign.sdrami.fwd_addr[19] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[3][9] I3=thedesign.sdrami.bank_row[1][9] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[9] I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[2][9] I3=thedesign.sdrami.bank_row[0][9] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[3][11] I3=thedesign.sdrami.bank_row[1][11] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[9] I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[2][11] I3=thedesign.sdrami.bank_row[0][11] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.sdrami.fwd_addr[18] I3=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I1=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[14] I1=thedesign.sdrami.fwd_addr[9] I2=thedesign.sdrami.bank_row[1][4] I3=thedesign.sdrami.bank_row[3][4] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100101100101
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[11] I1=thedesign.sdrami.fwd_addr[9] I2=thedesign.sdrami.bank_row[1][1] I3=thedesign.sdrami.bank_row[3][1] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100101100101
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[14] I1=thedesign.sdrami.fwd_addr[9] I2=thedesign.sdrami.bank_row[0][4] I3=thedesign.sdrami.bank_row[2][4] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100101100101
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[11] I1=thedesign.sdrami.fwd_addr[9] I2=thedesign.sdrami.bank_row[0][1] I3=thedesign.sdrami.bank_row[2][1] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100101100101
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[16] I1=thedesign.sdrami.fwd_addr[9] I2=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001101001010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[0][6] I3=thedesign.sdrami.bank_row[1][6] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=thedesign.sdrami.bank_row[2][6] I3=thedesign.sdrami.bank_row[3][6] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.sdrami.fwd_addr[9] I2=thedesign.sdrami.bank_row[2][8] I3=thedesign.sdrami.bank_row[3][8] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I1=thedesign.sdrami.fwd_addr[9] I2=thedesign.sdrami.bank_row[0][8] I3=thedesign.sdrami.bank_row[1][8] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[3][5] I3=thedesign.sdrami.bank_row[1][5] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[9] I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[2][5] I3=thedesign.sdrami.bank_row[0][5] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[20] I1=thedesign.sdrami.fwd_addr[9] I2=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100101100101
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=thedesign.sdrami.bank_row[0][10] I3=thedesign.sdrami.bank_row[1][10] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_row[2][10] I3=thedesign.sdrami.bank_row[3][10] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.sdrami.fwd_addr[9] I2=thedesign.sdrami.bank_row[0][12] I3=thedesign.sdrami.bank_row[1][12] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I1=thedesign.sdrami.fwd_addr[9] I2=thedesign.sdrami.bank_row[2][12] I3=thedesign.sdrami.bank_row[3][12] O=thedesign.sdrami.fwd_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.r_pending I3=thedesign.sdrami.fwd_bank_valid O=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_I1 I2=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_I2 I3=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_I3 O=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_CARRY CI=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI[3] CO=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_I1 I0=thedesign.sdrami.r_addr[7] I1=$false
.attr src "toplevel.v:158|main.v:745|wbsdram.v:425|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI[2] CO=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI[3] I0=thedesign.sdrami.r_addr[6] I1=$false
.attr src "toplevel.v:158|main.v:745|wbsdram.v:425|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.r_addr[4] CO=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI[2] I0=thedesign.sdrami.r_addr[5] I1=$false
.attr src "toplevel.v:158|main.v:745|wbsdram.v:425|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[3] I1=thedesign.sdrami.r_addr[2] I2=thedesign.sdrami.r_addr[1] I3=thedesign.sdrami.r_addr[0] O=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[4] I1=thedesign.sdrami.r_addr[5] I2=thedesign.sdrami.r_addr[6] I3=thedesign.sdrami.r_addr[7] O=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_I1 I2=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O O=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O I1=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_1_I3 O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110101111101
.gate SB_LUT4 I0=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_1_I3_SB_LUT4_O_I0 I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_active[3][0] I3=thedesign.sdrami.bank_active[1][0] O=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[9] I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_active[2][0] I3=thedesign.sdrami.bank_active[0][0] O=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_1_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_1_I3 O=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O I3=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3 O=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.i_wb_stb I3=thedesign.sdrami.r_pending_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q O=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_stb I3=thedesign.sdram_sel O=thedesign.sdrami.i_wb_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.in_refresh_SB_DFF_Q_D Q=thedesign.sdrami.in_refresh
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdrami.in_refresh_clk[2] I1=thedesign.sdrami.in_refresh_clk[1] I2=thedesign.sdrami.in_refresh_clk[0] I3=thedesign.sdrami.refresh_cmd O=thedesign.sdrami.in_refresh_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111110
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.in_refresh_clk_SB_DFFESR_Q_D E=thedesign.sdrami.in_refresh_SB_DFF_Q_D Q=thedesign.sdrami.in_refresh_clk[0] R=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:134|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.in_refresh_clk[0] O=thedesign.sdrami.in_refresh_clk_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFESS C=clk_40mhz D=thedesign.sdrami.in_refresh_clk_SB_DFFESS_Q_D[2] E=thedesign.sdrami.in_refresh_SB_DFF_Q_D Q=thedesign.sdrami.in_refresh_clk[2] S=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:134|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.sdrami.in_refresh_clk_SB_DFFESS_Q_D[1] E=thedesign.sdrami.in_refresh_SB_DFF_Q_D Q=thedesign.sdrami.in_refresh_clk[1] S=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:134|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.in_refresh_clk[2] I2=$true I3=thedesign.sdrami.in_refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[2] O=thedesign.sdrami.in_refresh_clk_SB_DFFESS_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:138|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.in_refresh_clk[1] I2=$true I3=thedesign.sdrami.in_refresh_clk[0] O=thedesign.sdrami.in_refresh_clk_SB_DFFESS_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:138|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.sdrami.in_refresh_clk[0] CO=thedesign.sdrami.in_refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[2] I0=thedesign.sdrami.in_refresh_clk[1] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:138|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk_40mhz D=r_ram_data[15] Q=thedesign.sdrami.last_ram_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[14] Q=thedesign.sdrami.last_ram_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[5] Q=thedesign.sdrami.last_ram_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[4] Q=thedesign.sdrami.last_ram_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[3] Q=thedesign.sdrami.last_ram_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[2] Q=thedesign.sdrami.last_ram_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[1] Q=thedesign.sdrami.last_ram_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[0] Q=thedesign.sdrami.last_ram_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[13] Q=thedesign.sdrami.last_ram_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[12] Q=thedesign.sdrami.last_ram_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[11] Q=thedesign.sdrami.last_ram_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[10] Q=thedesign.sdrami.last_ram_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[9] Q=thedesign.sdrami.last_ram_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[8] Q=thedesign.sdrami.last_ram_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[7] Q=thedesign.sdrami.last_ram_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=r_ram_data[6] Q=thedesign.sdrami.last_ram_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:596|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.m_ram_addr_SB_DFF_Q_D Q=thedesign.sdrami.m_ram_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O I2=thedesign.sdrami.m_ram_addr_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdrami.maintenance_clocks_zero O=thedesign.sdrami.m_ram_addr_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=thedesign.sdrami.need_refresh_SB_LUT4_I3_O I1=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1 I2=thedesign.sdrami.m_ram_addr[10] I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I0 I1=thedesign.sdrami.fwd_addr[20] I2=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O I3=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3 O=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I3=thedesign.sdrami.r_addr[20] O=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_active[3][2] I3=thedesign.sdrami.bank_active[1][2] O=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[9] I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_active[2][2] I3=thedesign.sdrami.bank_active[0][2] O=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_active[3][1] I3=thedesign.sdrami.bank_active[1][1] O=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.fwd_addr[9] I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I2=thedesign.sdrami.bank_active[2][1] I3=thedesign.sdrami.bank_active[0][1] O=thedesign.sdrami.m_ram_addr_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_DFFE C=clk_40mhz D=$false E=thedesign.sdrami.m_ram_dmod_SB_DFFE_Q_E Q=thedesign.sdrami.m_ram_dmod
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_I3_SB_DFFE_D_Q I2=thedesign.sdrami.maintenance_clocks_zero I3=thedesign.sdrami.m_state[1] O=thedesign.sdrami.m_ram_dmod_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q I1=thedesign.sdrami.m_ram_dmod I2=thedesign.sdrami.m_ram_dmod_SB_LUT4_I1_I2 I3=thedesign.sdrami.nxt_dmod O=thedesign.sdrami.o_ram_dmod_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.m_ram_dmod_SB_LUT4_I1_I2_SB_LUT4_O_I1 I2=thedesign.sdrami.need_refresh_SB_LUT4_I3_O I3=thedesign.sdrami.in_refresh O=thedesign.sdrami.m_ram_dmod_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFE C=clk_40mhz D=$true E=thedesign.sdrami.m_state_SB_DFFE_Q_E Q=thedesign.sdrami.m_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.maintenance_clocks_zero I2=thedesign.sdrami.m_state[1] I3=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_I3_SB_DFFE_D_Q O=thedesign.sdrami.m_state_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.m_state[1] I3=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_I3_SB_DFFE_D_Q O=thedesign.sdrami.m_ram_addr_SB_DFF_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=$true E=thedesign.sdrami.m_state_SB_LUT4_I2_O Q=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_I3_SB_DFFE_D_Q I3=thedesign.sdrami.m_state[1] O=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_CARRY CI=thedesign.sdrami.maintenance_clocks[0] CO=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3[2] I0=thedesign.sdrami.maintenance_clocks[1] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:490|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3[2] CO=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3[3] I0=thedesign.sdrami.maintenance_clocks[2] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:490|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.maintenance_clocks[2] I2=$true I3=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3[2] O=thedesign.sdrami.maintenance_clocks_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:490|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.maintenance_clocks[1] I2=$true I3=thedesign.sdrami.maintenance_clocks[0] O=thedesign.sdrami.maintenance_clocks_SB_LUT4_I1_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:490|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_I3 O=thedesign.sdrami.maintenance_clocks[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_1_I3 O=thedesign.sdrami.maintenance_clocks[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_1_I3_SB_DFF_Q_D Q=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_2_I3 O=thedesign.sdrami.maintenance_clocks[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_2_O Q=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D Q=thedesign.sdrami.maintenance_clocks_zero
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdrami.m_state_SB_DFFE_Q_E I1=thedesign.sdrami.maintenance_clocks_zero I2=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_I3 O=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_1_I3 I3=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_2_I3 O=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFF_Q_D Q=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I2=thedesign.sdrami.m_ram_addr_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdrami.maintenance_clocks_zero O=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_1_I3 I2=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_I3 I3=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_2_I3 O=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011001101010
.gate SB_LUT4 I0=thedesign.sdrami.maintenance_clocks_zero I1=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O I2=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3[3] O=thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:490|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100010010
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.need_refresh_SB_DFF_Q_D Q=thedesign.sdrami.need_refresh
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:128|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.need_refresh_SB_DFF_Q_D O=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_O_I3 O=thedesign.sdrami.need_refresh_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.sdrami.refresh_clk[0] I1=thedesign.sdrami.refresh_clk[1] I2=thedesign.sdrami.refresh_clk[2] I3=thedesign.sdrami.refresh_clk[3] O=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.sdrami.refresh_clk[8] I2=thedesign.sdrami.refresh_clk[9] I3=thedesign.sdrami.refresh_cmd O=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=thedesign.sdrami.refresh_clk[4] I1=thedesign.sdrami.refresh_clk[5] I2=thedesign.sdrami.refresh_clk[6] I3=thedesign.sdrami.refresh_clk[7] O=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.need_refresh I2=thedesign.sdrami.refresh_clk[9] I3=thedesign.sdrami.refresh_clk[8] O=thedesign.sdrami.need_refresh_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.sdrami.bank_active[0][0] I1=thedesign.sdrami.bank_active[1][1] I2=thedesign.sdrami.bank_active[2][0] I3=thedesign.sdrami.need_refresh_SB_LUT4_I1_O O=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0 I1=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O I2=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_I2 I3=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_I3 O=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.sdrami.in_refresh I1=thedesign.sdrami.bank_active[0][1] I2=thedesign.sdrami.bank_active[1][0] I3=thedesign.sdrami.bank_active[2][1] O=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.bank_active[3][0] I3=thedesign.sdrami.bank_active[3][1] O=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I1 I2=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_1_I3 O=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=thedesign.sdrami.bank_active[1][2] I1=thedesign.sdrami.bank_active[1][1] I2=thedesign.sdrami.bank_active[0][2] I3=thedesign.sdrami.bank_active[0][1] O=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=thedesign.sdrami.bank_active[3][2] I1=thedesign.sdrami.bank_active[3][1] I2=thedesign.sdrami.bank_active[2][2] I3=thedesign.sdrami.bank_active[2][1] O=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_dly_cyc I3=thedesign.sdrami.need_refresh O=thedesign.sdrami.need_refresh_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.nxt_dmod_SB_DFFSR_Q_D Q=thedesign.sdrami.nxt_dmod R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.m_ram_dmod_SB_LUT4_I1_I2 I3=thedesign.sdrami.nxt_dmod O=thedesign.sdrami.nxt_dmod_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=thedesign.sdrami.o_ram_addr[12] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_1_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=thedesign.sdrami.o_ram_addr[11] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I1=thedesign.sdrami.r_addr[21] I2=thedesign.sdrami.fwd_addr[21] I3=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_2_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=thedesign.sdrami.o_ram_addr[9] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I1=thedesign.sdrami.r_addr[19] I2=thedesign.sdrami.fwd_addr[19] I3=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_3_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=thedesign.sdrami.o_ram_addr[8] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 I3=thedesign.sdrami.r_addr[18] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O I2=thedesign.sdrami.fwd_addr[18] I3=thedesign.sdrami.r_addr[7] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_4_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=thedesign.sdrami.o_ram_addr[7] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2 I3=thedesign.sdrami.r_addr[17] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O I2=thedesign.sdrami.fwd_addr[17] I3=thedesign.sdrami.r_addr[6] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_5_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=thedesign.sdrami.o_ram_addr[6] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I2 I3=thedesign.sdrami.r_addr[16] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O I2=thedesign.sdrami.fwd_addr[16] I3=thedesign.sdrami.r_addr[5] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_6_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=thedesign.sdrami.o_ram_addr[4] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2 I3=thedesign.sdrami.r_addr[14] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O I2=thedesign.sdrami.fwd_addr[14] I3=thedesign.sdrami.r_addr[3] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_7_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=thedesign.sdrami.o_ram_addr[3] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I2 I3=thedesign.sdrami.r_addr[13] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O I2=thedesign.sdrami.fwd_addr[13] I3=thedesign.sdrami.r_addr[2] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_8_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=thedesign.sdrami.o_ram_addr[2] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_8_D_SB_LUT4_O_I2 I3=thedesign.sdrami.r_addr[12] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O I2=thedesign.sdrami.fwd_addr[12] I3=thedesign.sdrami.r_addr[1] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_9_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=thedesign.sdrami.o_ram_addr[1] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_9_D_SB_LUT4_O_I2 I3=thedesign.sdrami.r_addr[11] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O I2=thedesign.sdrami.fwd_addr[11] I3=thedesign.sdrami.r_addr[0] O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I1=thedesign.sdrami.r_addr[22] I2=thedesign.sdrami.fwd_addr[22] I3=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O O=thedesign.sdrami.o_ram_addr_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_DFFESS C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFESS_Q_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=thedesign.sdrami.o_ram_addr[5] S=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFESS_Q_1_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=thedesign.sdrami.o_ram_addr[0] S=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I1=thedesign.sdrami.r_addr[10] I2=thedesign.sdrami.fwd_addr[10] I3=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O O=thedesign.sdrami.o_ram_addr_SB_DFFESS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.sdrami.o_ram_addr_SB_DFFESS_Q_D_SB_LUT4_O_I2 I3=thedesign.sdrami.r_addr[15] O=thedesign.sdrami.o_ram_addr_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O I2=thedesign.sdrami.fwd_addr[15] I3=thedesign.sdrami.r_addr[4] O=thedesign.sdrami.o_ram_addr_SB_DFFESS_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_D E=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E Q=thedesign.sdrami.o_ram_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0 I1=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1 I2=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2 I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.sdrami.need_refresh_SB_LUT4_I3_O I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3 I1=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.sdrami.nxt_dmod I3=thedesign.sdrami.need_refresh_SB_LUT4_I3_O O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_I3 I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.sdrami.bank_active[0][2] I1=thedesign.sdrami.bank_active[1][2] I2=thedesign.sdrami.bank_active[2][2] I3=thedesign.sdrami.bank_active[3][2] O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I0_O I1=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O I2=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1 O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=thedesign.sdrami.need_refresh_SB_LUT4_I3_O I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I0_O I2=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1 O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=thedesign.sdrami.fwd_addr[9] I3=thedesign.sdrami.r_addr[9] O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I3=thedesign.sdrami.r_addr[8] O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2 O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O I1=thedesign.sdrami.need_refresh_SB_LUT4_I3_O I2=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O I3=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O I2=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_I2 I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_DFFE_Q_D E=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_E Q=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_I3_SB_DFFE_D_Q I2=thedesign.sdrami.m_state[1] I3=thedesign.sdrami.maintenance_clocks_zero O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000111100
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O Q=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.need_refresh_SB_LUT4_I3_O I3=thedesign.sdrami.in_refresh O=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E Q=thedesign.sdrami.o_ram_bs[1] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D E=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E Q=thedesign.sdrami.o_ram_bs[0] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O I2=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I3=thedesign.sdrami.r_addr[8] O=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[8] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O I2=thedesign.sdrami.fwd_addr[9] I3=thedesign.sdrami.r_addr[9] O=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O I3=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E O=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1 I2=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_O_I2 I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q I3=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_O_I2 O=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O I2=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I3=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O O=thedesign.sdrami.bank_active[1]_SB_DFF_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.need_refresh_SB_LUT4_I3_O I2=thedesign.sdrami.in_refresh I3=thedesign.sdrami.nxt_dmod O=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_DFF_D_Q O=thedesign.sdrami.o_ram_cas_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D Q=thedesign.sdrami.o_ram_cs_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q I1=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.hb_dwbi_delay.o_dly_cyc I3=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3 O=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_D E=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_E Q=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O_I0 I1=thedesign.sdrami.m_state[1] I2=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_I3_SB_DFFE_D_Q I3=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O_I3 O=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O_I0 E=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_E Q=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_DFFE_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_I3_SB_DFFE_D_Q I1=thedesign.sdrami.m_state[1] I2=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.sdrami.maintenance_clocks_zero O=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111001110110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.nxt_dmod I3=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O I1=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O I2=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.sdrami.need_refresh_SB_LUT4_I3_O O=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O I2=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_DFFE_D_Q I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=thedesign.sdrami.need_refresh_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O O=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_D Q=thedesign.sdrami.o_ram_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_1_D Q=thedesign.sdrami.o_ram_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_10_D Q=thedesign.sdrami.o_ram_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[5] I3=thedesign.sdrami.r_data[21] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_11_D Q=thedesign.sdrami.o_ram_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[4] I3=thedesign.sdrami.r_data[20] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_12_D Q=thedesign.sdrami.o_ram_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[3] I3=thedesign.sdrami.r_data[19] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_13_D Q=thedesign.sdrami.o_ram_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[2] I3=thedesign.sdrami.r_data[18] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_14_D Q=thedesign.sdrami.o_ram_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[1] I3=thedesign.sdrami.r_data[17] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_15_D Q=thedesign.sdrami.o_ram_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[0] I3=thedesign.sdrami.r_data[16] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[14] I3=thedesign.sdrami.r_data[30] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_2_D Q=thedesign.sdrami.o_ram_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[13] I3=thedesign.sdrami.r_data[29] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_3_D Q=thedesign.sdrami.o_ram_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[12] I3=thedesign.sdrami.r_data[28] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_4_D Q=thedesign.sdrami.o_ram_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[11] I3=thedesign.sdrami.r_data[27] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_5_D Q=thedesign.sdrami.o_ram_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[10] I3=thedesign.sdrami.r_data[26] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_6_D Q=thedesign.sdrami.o_ram_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[9] I3=thedesign.sdrami.r_data[25] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_7_D Q=thedesign.sdrami.o_ram_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[8] I3=thedesign.sdrami.r_data[24] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_8_D Q=thedesign.sdrami.o_ram_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[7] I3=thedesign.sdrami.r_data[23] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_data_SB_DFF_Q_9_D Q=thedesign.sdrami.o_ram_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:562|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[6] I3=thedesign.sdrami.r_data[22] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.nxt_dmod I2=thedesign.sdrami.r_data[15] I3=thedesign.sdrami.r_data[31] O=thedesign.sdrami.o_ram_data_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_dmod_SB_DFF_Q_D Q=thedesign.sdrami.o_ram_dmod
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q O=thedesign.sdrami.o_ram_ras_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdramscopei.i_trigger O=thedesign.sdrami.o_ram_we_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.r_pending_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q O=thedesign.sdrami.o_wb_stall
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.sdram_sel E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[21] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[12] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[11] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[10] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[7] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[6] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[5] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[4] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[3] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[2] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[1] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[20] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdramscopei.i_wb_addr E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[19] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[18] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[17] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[16] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[15] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[14] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_addr[13] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.r_addr_SB_DFF_Q_D Q=thedesign.sdrami.r_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.r_addr_SB_DFF_Q_1_D Q=thedesign.sdrami.r_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.bus_cyc I2=thedesign.hb_dwbi_delay.o_dly_addr[8] I3=thedesign.sdrami.r_addr[8] O=thedesign.sdrami.r_addr_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.bus_cyc I2=thedesign.hb_dwbi_delay.o_dly_addr[9] I3=thedesign.sdrami.r_addr[9] O=thedesign.sdrami.r_addr_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D Q=thedesign.sdrami.r_bank_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:219|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_addr[12] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010000000
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_dly_addr[20] I1=thedesign.hb_dwbi_delay.o_dly_addr[18] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I1=thedesign.hb_dwbi_delay.o_dly_addr[15] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000110
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_D I1=thedesign.hb_dwbi_delay.o_dly_addr[19] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[1][2] I3=thedesign.sdrami.bank_row[0][2] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[3][2] I3=thedesign.sdrami.bank_row[2][2] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_D I1=thedesign.hb_dwbi_delay.o_dly_addr[13] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011011010011100
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_D I1=thedesign.hb_dwbi_delay.o_dly_addr[11] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011011010011100
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_D I1=thedesign.hb_dwbi_delay.o_dly_addr[16] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011011010011100
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_D I1=thedesign.hb_dwbi_delay.o_dly_addr[10] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011011010011100
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.hb_dwbi_delay.o_dly_addr[17] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000010
.gate SB_LUT4 I0=thedesign.sdrami.bus_cyc I1=thedesign.hb_dwbi_delay.o_dly_addr[9] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[8] I2=thedesign.sdrami.bank_active[3][2] I3=thedesign.sdrami.bank_active[2][2] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[8] I2=thedesign.sdrami.bank_active[1][2] I3=thedesign.sdrami.bank_active[0][2] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_D I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[3][7] I3=thedesign.sdrami.bank_row[2][7] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.bank_row[1][7] I3=thedesign.sdrami.bank_row[0][7] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.hb_dwbi_delay.o_dly_addr[14] I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000101000
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_D I1=thedesign.hb_dwbi_delay.o_dly_addr[21] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011011010011100
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_dly_addr[19] I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[13] I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_D I1=thedesign.sdrami.r_addr[11] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr[17] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_D I1=thedesign.sdrami.r_addr[22] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[15] I1=thedesign.sdrami.r_addr[18] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.bank_row[1][8] I3=thedesign.sdrami.bank_row[0][8] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.bank_row[3][8] I3=thedesign.sdrami.bank_row[2][8] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.bank_row[1][5] I3=thedesign.sdrami.bank_row[0][5] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.bank_row[3][5] I3=thedesign.sdrami.bank_row[2][5] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[10] I1=thedesign.sdrami.r_addr[20] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.bank_row[1][10] I3=thedesign.sdrami.bank_row[0][10] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.bank_row[3][10] I3=thedesign.sdrami.bank_row[2][10] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[1][0] I3=thedesign.sdrami.bank_row[0][0] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[3][0] I3=thedesign.sdrami.bank_row[2][0] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.sdrami.bus_cyc I3=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_I2_SB_LUT4_I2_O O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[21] I1=thedesign.sdrami.r_addr[9] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011010011010
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[1][11] I3=thedesign.sdrami.bank_row[0][11] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[3][11] I3=thedesign.sdrami.bank_row[2][11] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[16] I1=thedesign.sdrami.r_addr[9] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[17] I1=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.sdrami.r_addr[22] I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[1][12] I3=thedesign.sdrami.bank_row[0][12] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[3][12] I3=thedesign.sdrami.bank_row[2][12] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[11] I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[1][1] I3=thedesign.sdrami.bank_row[0][1] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[3][1] I3=thedesign.sdrami.bank_row[2][1] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_D I1=thedesign.sdrami.r_addr[16] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[1][6] I3=thedesign.sdrami.bank_row[0][6] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[3][6] I3=thedesign.sdrami.bank_row[2][6] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_D I1=thedesign.sdrami.r_addr[13] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[1][3] I3=thedesign.sdrami.bank_row[0][3] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[3][3] I3=thedesign.sdrami.bank_row[2][3] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[12] I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_D I1=thedesign.sdrami.r_addr[19] I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011011010011100
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[1][9] I3=thedesign.sdrami.bank_row[0][9] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I2=thedesign.sdrami.bank_row[3][9] I3=thedesign.sdrami.bank_row[2][9] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[14] I1=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdrami.r_addr[12] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011001100000
.gate SB_LUT4 I0=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.bank_row[1][4] I3=thedesign.sdrami.bank_row[0][4] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.r_addr_SB_DFF_Q_1_D I1=thedesign.sdrami.r_addr_SB_DFF_Q_D I2=thedesign.sdrami.bank_row[3][4] I3=thedesign.sdrami.bank_row[2][4] O=thedesign.sdrami.r_bank_valid_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_bank_valid I2=thedesign.sdrami.r_we I3=thedesign.sdrami.clocks_til_idle[2] O=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_bank_valid I2=thedesign.sdrami.r_we I3=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_1_I3 O=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.clocks_til_idle[0] I2=thedesign.sdrami.clocks_til_idle[1] I3=thedesign.sdrami.clocks_til_idle[2] O=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_1_O I3=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_O O=thedesign.sdrami.m_ram_dmod_SB_LUT4_I1_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O I3=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_O O=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_O I2=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O I3=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_1_O O=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O Q=thedesign.sdrami.r_barrell_ack[5] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.r_barrell_ack_SB_DFFSR_Q_1_D Q=thedesign.sdrami.r_barrell_ack[4] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.r_barrell_ack[5] I3=thedesign.hb_dwbi_delay.o_dly_cyc O=thedesign.sdrami.r_barrell_ack_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.r_barrell_ack_SB_DFFSR_Q_2_D Q=thedesign.sdrami.r_barrell_ack[3] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.r_barrell_ack[4] I3=thedesign.hb_dwbi_delay.o_dly_cyc O=thedesign.sdrami.r_barrell_ack_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.r_barrell_ack_SB_DFFSR_Q_3_D Q=thedesign.sdrami.r_barrell_ack[2] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.r_barrell_ack[3] I3=thedesign.hb_dwbi_delay.o_dly_cyc O=thedesign.sdrami.r_barrell_ack_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdrami.r_barrell_ack_SB_DFFSR_Q_4_D Q=thedesign.sdrami.r_barrell_ack[1] R=thedesign.sdrami.maintenance_mode
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_cyc I2=thedesign.sdrami.nxt_dmod_SB_DFFSR_Q_D I3=thedesign.sdrami.r_barrell_ack[2] O=thedesign.sdrami.r_barrell_ack_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[31] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[30] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[21] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[20] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[19] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[18] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[17] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[16] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[15] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[14] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[13] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[12] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[29] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[11] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[10] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[9] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[8] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[7] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[6] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[5] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[4] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[3] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[2] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[28] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[1] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[0] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[27] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[26] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[25] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[24] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[23] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[22] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.bus_cyc E=thedesign.sdrami.r_pending_SB_DFFE_Q_E Q=thedesign.sdrami.r_pending
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_DFFE_Q_E_SB_LUT4_O_I1 I2=thedesign.sdrami.r_pending_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q I3=thedesign.sdrami.i_wb_stb O=thedesign.sdrami.r_pending_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_dly_cyc I1=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_DFF_D_Q I2=thedesign.sdrami.o_ram_cs_n I3=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q O=thedesign.sdrami.r_pending_SB_DFFE_Q_E_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.sdrami.r_pending I3=thedesign.sdrami.bus_cyc O=thedesign.sdrami.r_pending_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.r_pending I3=thedesign.sdrami.r_pending_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O I1=thedesign.sdrami.r_addr[9] I2=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_I2 I3=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_I3 O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr[9] I2=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_I2 I3=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_I3 O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr[8] I2=thedesign.sdrami.bank_active[3][2] I3=thedesign.sdrami.bank_active[2][2] O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_addr[8] I2=thedesign.sdrami.bank_active[1][2] I3=thedesign.sdrami.bank_active[0][2] O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O I3=thedesign.sdrami.r_bank_valid O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_I0 I2=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_I1 I3=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_I2_SB_LUT4_I2_O O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111101
.gate SB_LUT4 I0=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_I0 I2=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_I1 I3=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_I2_SB_LUT4_I2_O O=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I0_O I3=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_I0 I1=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_I1 I2=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O I3=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I0_I2_SB_LUT4_I2_O O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I0 I1=thedesign.sdrami.r_addr[8] I2=thedesign.sdrami.bank_active[2][1] I3=thedesign.sdrami.bank_active[0][1] O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[9] I1=thedesign.sdrami.r_addr[8] I2=thedesign.sdrami.bank_active[3][1] I3=thedesign.sdrami.bank_active[1][1] O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0 I1=thedesign.sdrami.r_addr[8] I2=thedesign.sdrami.bank_active[2][0] I3=thedesign.sdrami.bank_active[0][0] O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=thedesign.sdrami.r_addr[9] I1=thedesign.sdrami.r_addr[8] I2=thedesign.sdrami.bank_active[3][0] I3=thedesign.sdrami.bank_active[1][0] O=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.r_pending_SB_LUT4_I2_O I2=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.sdrami.r_bank_valid_SB_LUT4_I1_O_SB_LUT4_I2_1_O O=thedesign.sdrami.r_pending_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.r_pending_SB_LUT4_I2_O_SB_LUT4_I1_O Q=thedesign.sdrami.r_pending_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_sel[3] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_sel[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_sel[2] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_sel[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_sel[1] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_sel[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_sel[0] E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_sel[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_we E=thedesign.sdrami.bus_cyc Q=thedesign.sdrami.r_we
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[9] E=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_I3_O Q=thedesign.sdrami.refresh_clk[9] R=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[7] E=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_I3_O Q=thedesign.sdrami.refresh_clk[7] R=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[6] E=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_I3_O Q=thedesign.sdrami.refresh_clk[6] R=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[2] E=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_I3_O Q=thedesign.sdrami.refresh_clk[2] R=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[1] E=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_I3_O Q=thedesign.sdrami.refresh_clk[1] R=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[8] E=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_I3_O Q=thedesign.sdrami.refresh_clk[8] S=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[5] E=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_I3_O Q=thedesign.sdrami.refresh_clk[5] S=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[4] E=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_I3_O Q=thedesign.sdrami.refresh_clk[4] S=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[3] E=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_I3_O Q=thedesign.sdrami.refresh_clk[3] S=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_4_D E=thedesign.sdrami.need_refresh_SB_DFF_Q_D_SB_LUT4_I3_O Q=thedesign.sdrami.refresh_clk[0] S=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.refresh_clk[0] O=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.refresh_clk[9] I2=$true I3=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[9] O=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.refresh_clk[8] I2=$true I3=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[8] O=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.refresh_clk[7] I2=$true I3=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[7] O=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.refresh_clk[6] I2=$true I3=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[6] O=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.refresh_clk[5] I2=$true I3=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[5] O=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.refresh_clk[4] I2=$true I3=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[4] O=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.refresh_clk[3] I2=$true I3=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[3] O=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.refresh_clk[2] I2=$true I3=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[2] O=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.refresh_clk[1] I2=$true I3=thedesign.sdrami.refresh_clk[0] O=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[8] CO=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[9] I0=thedesign.sdrami.refresh_clk[8] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[7] CO=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[8] I0=thedesign.sdrami.refresh_clk[7] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[6] CO=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[7] I0=thedesign.sdrami.refresh_clk[6] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[5] CO=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[6] I0=thedesign.sdrami.refresh_clk[5] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[4] CO=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[5] I0=thedesign.sdrami.refresh_clk[4] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[3] CO=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[4] I0=thedesign.sdrami.refresh_clk[3] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[2] CO=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[3] I0=thedesign.sdrami.refresh_clk[2] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.refresh_clk[0] CO=thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[2] I0=thedesign.sdrami.refresh_clk[1] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_DFF_D_Q I1=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q I2=thedesign.sdrami.o_ram_cs_n I3=thedesign.sdramscopei.i_trigger O=thedesign.sdrami.refresh_cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[15] E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[13] E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[1] E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_DFFE_Q_11_D E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.startup_idle[0] O=thedesign.sdrami.startup_idle_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[11] E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[10] E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[9] E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[8] E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[7] E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[6] E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[5] E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[3] E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[9] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[9] O=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[8] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[8] O=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[10] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[10] O=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[7] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[7] O=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[6] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[6] O=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[5] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[5] O=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[3] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[1] I2=$true I3=thedesign.sdrami.startup_idle[0] O=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[15] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[15] O=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[13] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[13] O=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[11] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[11] O=thedesign.sdrami.startup_idle_SB_DFFE_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[9] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[10] I0=thedesign.sdrami.startup_idle[9] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[8] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[9] I0=thedesign.sdrami.startup_idle[8] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[13] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[14] I0=thedesign.sdrami.startup_idle[13] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[12] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[13] I0=thedesign.sdrami.startup_idle[12] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[11] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[12] I0=thedesign.sdrami.startup_idle[11] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[10] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[11] I0=thedesign.sdrami.startup_idle[10] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[7] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[8] I0=thedesign.sdrami.startup_idle[7] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[6] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[7] I0=thedesign.sdrami.startup_idle[6] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[5] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[6] I0=thedesign.sdrami.startup_idle[5] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[4] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[5] I0=thedesign.sdrami.startup_idle[4] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[3] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[4] I0=thedesign.sdrami.startup_idle[3] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[2] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I0=thedesign.sdrami.startup_idle[2] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle[0] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I0=thedesign.sdrami.startup_idle[1] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[14] CO=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[15] I0=thedesign.sdrami.startup_idle[14] I1=$true
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.startup_idle_SB_LUT4_O_I3 O=thedesign.sdrami.startup_idle[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.startup_idle_SB_LUT4_O_1_I3 O=thedesign.sdrami.startup_idle[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_LUT4_O_1_I3_SB_DFFE_Q_D E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[12] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[12] O=thedesign.sdrami.startup_idle_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.startup_idle_SB_LUT4_O_2_I3 O=thedesign.sdrami.startup_idle[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_LUT4_O_2_I3_SB_DFFE_Q_D E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[4] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[4] O=thedesign.sdrami.startup_idle_SB_LUT4_O_2_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.startup_idle_SB_LUT4_O_3_I3 O=thedesign.sdrami.startup_idle[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_LUT4_O_3_I3_SB_DFFE_Q_D E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[2] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=thedesign.sdrami.startup_idle_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_DFFE_Q_D E=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.sdrami.startup_idle_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle[14] I2=$true I3=thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[14] O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:462|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=thedesign.sdrami.startup_idle_SB_LUT4_O_I3 I1=thedesign.sdrami.startup_idle_SB_LUT4_O_1_I3 I2=thedesign.sdrami.startup_idle_SB_LUT4_O_2_I3 I3=thedesign.sdrami.startup_idle_SB_LUT4_O_3_I3 O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I0 I1=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I1 I2=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O I3=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3 O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.sdrami.startup_idle[6] I1=thedesign.sdrami.startup_idle[7] I2=thedesign.sdrami.startup_idle[8] I3=thedesign.sdrami.startup_idle[9] O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.sdrami.startup_idle[0] I1=thedesign.sdrami.startup_idle[1] I2=thedesign.sdrami.startup_idle[3] I3=thedesign.sdrami.startup_idle[5] O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.sdrami.startup_idle[10] I1=thedesign.sdrami.startup_idle[11] I2=thedesign.sdrami.startup_idle[13] I3=thedesign.sdrami.startup_idle[15] O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O Q=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:463|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_I3 O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_I3 E=thedesign.sdrami.m_state_SB_DFFE_Q_E Q=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_I3_SB_DFFE_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.m_state[1] I3=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_I3_SB_DFFE_D_Q O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O I2=thedesign.sdrami.maintenance_clocks_zero I3=thedesign.sdrami.m_ram_addr_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.sdrami.m_state_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=thedesign.sdrami.maintenance_clocks_zero I1=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O I2=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_1_I3 I3=thedesign.sdrami.maintenance_clocks_SB_LUT4_I1_O O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_1_O I2=thedesign.sdrami.m_ram_addr_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdrami.maintenance_clocks_zero O=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_1_I3_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_2_I0 I1=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O I2=thedesign.sdrami.maintenance_clocks_zero I3=thedesign.sdrami.maintenance_clocks_SB_LUT4_I1_1_O O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.maintenance_clocks_zero I2=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_2_I3 I3=thedesign.sdrami.m_ram_addr_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=thedesign.sdrami.maintenance_clocks_zero I1=thedesign.sdrami.maintenance_clocks_SB_LUT4_O_I3 I2=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O I3=thedesign.sdrami.m_ram_addr_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101100001001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O O=thedesign.sdrami.startup_idle_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSS C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[31] Q=thedesign.sdramscopei.br_config[2] S=thedesign.sdramscopei.br_config_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:147|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdramscopei.write_to_control O=thedesign.sdramscopei.br_config_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.br_config[2] I3=thedesign.sdramscopei.write_to_control O=thedesign.sdramscopei.raddr_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.dr_stopped I3=thedesign.sdramscopei.br_config[2] O=thedesign.sdramscopei.waddr_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[3] E=thedesign.sdramscopei.write_to_control Q=thedesign.sdramscopei.br_holdoff[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:147|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[1] E=thedesign.sdramscopei.write_to_control Q=thedesign.sdramscopei.br_holdoff[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:147|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[0] E=thedesign.sdramscopei.write_to_control Q=thedesign.sdramscopei.br_holdoff[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:147|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.i_wb_stb Q=thedesign.sdramscopei.br_pre_wb_ack
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:353|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.br_pre_wb_ack I3=thedesign.hb_dwbi_delay.o_dly_cyc O=thedesign.sdramscopei.br_wb_ack_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.br_wb_ack_SB_DFF_Q_D Q=thedesign.sdramscopei.br_wb_ack
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:353|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdramscopei.br_wb_ack I1=thedesign.hb_dwbi_delay.o_dly_cyc I2=thedesign.r_wb_sio_ack_SB_LUT4_I3_O I3=thedesign.wb_dio_ack O=thedesign.sdramscopei.br_wb_ack_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_dly_cyc I1=thedesign.bkrami.o_wb_ack_SB_LUT4_I0_O I2=thedesign.sdramscopei.br_wb_ack I3=thedesign.wb_dio_ack O=thedesign.wb_ack_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[26] E=thedesign.sdramscopei.write_to_control Q=thedesign.sdramscopei.bw_disable_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:147|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.bw_disable_trigger_SB_LUT4_I3_I1 I2=thedesign.r_wb_dio_bus_select I3=thedesign.sdramscopei.bw_disable_trigger O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.r_wb_dio_bus_select I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdrami.r_pending_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q I3=thedesign.sdramscopei.nxt_mem[26] O=thedesign.sdramscopei.bw_disable_trigger_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000010101000
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_data[27] E=thedesign.sdramscopei.write_to_control Q=thedesign.sdramscopei.bw_manual_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:147|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.sdramscopei.dr_primed I1=thedesign.sdramscopei.bw_manual_trigger I2=thedesign.sdramscopei.i_trigger I3=thedesign.sdramscopei.bw_disable_trigger O=thedesign.sdramscopei.bw_manual_trigger_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.bw_manual_trigger_SB_LUT4_I3_I1 I2=thedesign.r_wb_dio_bus_select I3=thedesign.sdramscopei.bw_manual_trigger O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.r_wb_dio_bus_select I1=thedesign.sdramscopei.dr_stopped I2=thedesign.hb_dwbi_delay.o_dly_we I3=thedesign.sdramscopei.nxt_mem[27] O=thedesign.sdramscopei.bw_manual_trigger_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdramscopei.br_config[2] O=thedesign.sdramscopei.bw_reset_request
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.counter_SB_DFFESR_Q_D[3] E=thedesign.sdramscopei.dr_triggered_SB_LUT4_I2_O Q=thedesign.sdramscopei.counter[3] R=thedesign.sdramscopei.bw_reset_request
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:231|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.counter_SB_DFFESR_Q_D[2] E=thedesign.sdramscopei.dr_triggered_SB_LUT4_I2_O Q=thedesign.sdramscopei.counter[2] R=thedesign.sdramscopei.bw_reset_request
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:231|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.counter_SB_DFFESR_Q_D[1] E=thedesign.sdramscopei.dr_triggered_SB_LUT4_I2_O Q=thedesign.sdramscopei.counter[1] R=thedesign.sdramscopei.bw_reset_request
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:231|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.counter_SB_DFFESR_Q_3_D E=thedesign.sdramscopei.dr_triggered_SB_LUT4_I2_O Q=thedesign.sdramscopei.counter[0] R=thedesign.sdramscopei.bw_reset_request
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:231|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdramscopei.counter[0] O=thedesign.sdramscopei.counter_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.counter[3] I3=thedesign.sdramscopei.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=thedesign.sdramscopei.counter_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.counter[2] I3=thedesign.sdramscopei.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=thedesign.sdramscopei.counter_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.counter[1] I3=thedesign.sdramscopei.counter[0] O=thedesign.sdramscopei.counter_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.sdramscopei.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] CO=thedesign.sdramscopei.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=thedesign.sdramscopei.counter[2]
.attr src "toplevel.v:158|main.v:729|wbscope.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdramscopei.counter[0] CO=thedesign.sdramscopei.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=thedesign.sdramscopei.counter[1]
.attr src "toplevel.v:158|main.v:729|wbscope.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[30] Q=thedesign.sdramscopei.data_pipe[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_cyc Q=thedesign.sdramscopei.data_pipe[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_addr[4] Q=thedesign.sdramscopei.data_pipe[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_addr[3] Q=thedesign.sdramscopei.data_pipe[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_addr[2] Q=thedesign.sdramscopei.data_pipe[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_addr[1] Q=thedesign.sdramscopei.data_pipe[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_addr[0] Q=thedesign.sdramscopei.data_pipe[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[15] Q=thedesign.sdramscopei.data_pipe[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[14] Q=thedesign.sdramscopei.data_pipe[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[13] Q=thedesign.sdramscopei.data_pipe[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[12] Q=thedesign.sdramscopei.data_pipe[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[11] Q=thedesign.sdramscopei.data_pipe[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.i_wb_stb Q=thedesign.sdramscopei.data_pipe[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[10] Q=thedesign.sdramscopei.data_pipe[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[9] Q=thedesign.sdramscopei.data_pipe[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[8] Q=thedesign.sdramscopei.data_pipe[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[7] Q=thedesign.sdramscopei.data_pipe[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[6] Q=thedesign.sdramscopei.data_pipe[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[5] Q=thedesign.sdramscopei.data_pipe[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[4] Q=thedesign.sdramscopei.data_pipe[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[3] Q=thedesign.sdramscopei.data_pipe[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[2] Q=thedesign.sdramscopei.data_pipe[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[1] Q=thedesign.sdramscopei.data_pipe[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_we Q=thedesign.sdramscopei.data_pipe[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_debug[0] Q=thedesign.sdramscopei.data_pipe[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_wb_stall Q=thedesign.sdramscopei.data_pipe[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdram_ack Q=thedesign.sdramscopei.data_pipe[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_cs_n Q=thedesign.sdramscopei.data_pipe[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_ras_n Q=thedesign.sdramscopei.data_pipe[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_we_n Q=thedesign.sdramscopei.data_pipe[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdrami.o_ram_cas_n Q=thedesign.sdramscopei.data_pipe[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.dr_primed_SB_DFFESR_Q_D E=thedesign.sdramscopei.waddr_SB_DFFESR_Q_E Q=thedesign.sdramscopei.dr_primed R=thedesign.sdramscopei.bw_reset_request
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.dr_primed I3=thedesign.sdramscopei.dr_primed_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=thedesign.sdramscopei.dr_primed_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=thedesign.sdramscopei.waddr[0] I1=thedesign.sdramscopei.waddr[1] I2=thedesign.sdramscopei.waddr[2] I3=thedesign.sdramscopei.waddr[3] O=thedesign.sdramscopei.dr_primed_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_D Q=thedesign.sdramscopei.dr_stopped R=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:238|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=thedesign.sdramscopei.counter[1] I2=thedesign.sdramscopei.br_holdoff[1] I3=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111110000010
.gate SB_LUT4 I0=thedesign.sdramscopei.counter[3] I1=thedesign.sdramscopei.br_holdoff[3] I2=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.counter[0] I3=thedesign.sdramscopei.br_holdoff[0] O=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_CARRY CI=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_D_SB_LUT4_O_I3 I0=thedesign.sdramscopei.counter[3] I1=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "toplevel.v:158|main.v:729|wbscope.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdramscopei.br_holdoff[3] O=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.dr_triggered I3=thedesign.sdramscopei.br_config[2] O=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_DFFE C=clk_40mhz D=thedesign.sdramscopei.br_config[2] E=thedesign.sdramscopei.dr_triggered_SB_DFFE_Q_E Q=thedesign.sdramscopei.dr_triggered
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:215|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.br_config[2] I3=thedesign.sdramscopei.bw_manual_trigger_SB_LUT4_I1_O O=thedesign.sdramscopei.dr_triggered_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.br_config[2] I2=thedesign.sdramscopei.dr_triggered I3=thedesign.sdramscopei.dr_stopped O=thedesign.sdramscopei.dr_triggered_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D Q=thedesign.sdramscopei.i_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O I2=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I3=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3 O=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101011101
.gate SB_LUT4 I0=$false I1=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O I2=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.sdrami.m_state_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.sdrami.m_state_SB_DFFE_Q_E E=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_E Q=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:745|wbsdram.v:486|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.sdrami.m_ram_dmod_SB_LUT4_I1_I2_SB_LUT4_O_I1 O=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O I1=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.sdrami.r_pending_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O O=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdrami.o_ram_bs_SB_DFFESR_Q_E_SB_LUT4_O_I2 I3=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 O=thedesign.sdramscopei.i_trigger_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.sdramscopei.i_wb_addr_SB_DFFE_Q_D E=thedesign.sdrami.i_wb_stb_SB_LUT4_I2_O Q=thedesign.sdramscopei.i_wb_addr
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:929|cpu/busdelay.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.r_stb I2=thedesign.sdramscopei.i_wb_addr_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.r_addr[0] O=thedesign.sdramscopei.i_wb_addr_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I2=thedesign.sdramscopei.i_wb_addr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.dbg_addr O=thedesign.sdramscopei.i_wb_addr_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_wb_addr I2=thedesign.hb_dwbi_delay.o_dly_addr[1] I3=thedesign.hb_dwbi_delay.o_dly_addr[2] O=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_wb_addr I2=thedesign.hb_dwbi_delay.o_dly_addr[1] I3=thedesign.hb_dwbi_delay.o_dly_addr[2] O=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_wb_addr I2=thedesign.hb_dwbi_delay.o_dly_addr[1] I3=thedesign.hb_dwbi_delay.o_dly_addr[2] O=thedesign.sdramscopei.i_wb_addr_SB_LUT4_I1_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_addr[1] I2=thedesign.sdramscopei.i_wb_addr I3=thedesign.hb_dwbi_delay.o_dly_addr[2] O=o_ledr_SB_LUT4_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.i_wb_stb I2=thedesign.sdramscopei.i_wb_addr I3=thedesign.hb_dwbi_delay.o_dly_we O=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.i_wb_stb_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_dly_addr[20] O=thedesign.sdramscopei.i_wb_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_dly_stb I1=thedesign.hb_dwbi_delay.o_dly_addr[19] I2=thedesign.hb_dwbi_delay.o_dly_addr[21] I3=thedesign.sdram_sel O=thedesign.sdramscopei.i_wb_stb_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_RAM40_4K MASK[0]=thedesign.sdramscopei.dr_stopped MASK[1]=thedesign.sdramscopei.dr_stopped MASK[2]=thedesign.sdramscopei.dr_stopped MASK[3]=thedesign.sdramscopei.dr_stopped MASK[4]=thedesign.sdramscopei.dr_stopped MASK[5]=thedesign.sdramscopei.dr_stopped MASK[6]=thedesign.sdramscopei.dr_stopped MASK[7]=thedesign.sdramscopei.dr_stopped MASK[8]=thedesign.sdramscopei.dr_stopped MASK[9]=thedesign.sdramscopei.dr_stopped MASK[10]=thedesign.sdramscopei.dr_stopped MASK[11]=thedesign.sdramscopei.dr_stopped MASK[12]=thedesign.sdramscopei.dr_stopped MASK[13]=thedesign.sdramscopei.dr_stopped MASK[14]=thedesign.sdramscopei.dr_stopped MASK[15]=thedesign.sdramscopei.dr_stopped RADDR[0]=thedesign.sdramscopei.this_addr[0] RADDR[1]=thedesign.sdramscopei.this_addr[1] RADDR[2]=thedesign.sdramscopei.this_addr[2] RADDR[3]=thedesign.sdramscopei.this_addr[3] RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.sdramscopei.nxt_mem[0] RDATA[1]=thedesign.sdramscopei.nxt_mem[1] RDATA[2]=thedesign.sdramscopei.nxt_mem[2] RDATA[3]=thedesign.sdramscopei.nxt_mem[3] RDATA[4]=thedesign.sdramscopei.nxt_mem[4] RDATA[5]=thedesign.sdramscopei.nxt_mem[5] RDATA[6]=thedesign.sdramscopei.nxt_mem[6] RDATA[7]=thedesign.sdramscopei.nxt_mem[7] RDATA[8]=thedesign.sdramscopei.nxt_mem[8] RDATA[9]=thedesign.sdramscopei.nxt_mem[9] RDATA[10]=thedesign.sdramscopei.nxt_mem[10] RDATA[11]=thedesign.sdramscopei.nxt_mem[11] RDATA[12]=thedesign.sdramscopei.nxt_mem[12] RDATA[13]=thedesign.sdramscopei.nxt_mem[13] RDATA[14]=thedesign.sdramscopei.nxt_mem[14] RDATA[15]=thedesign.sdramscopei.nxt_mem[15] RE=$true WADDR[0]=thedesign.sdramscopei.waddr[0] WADDR[1]=thedesign.sdramscopei.waddr[1] WADDR[2]=thedesign.sdramscopei.waddr[2] WADDR[3]=thedesign.sdramscopei.waddr[3] WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_40mhz WCLKE=thedesign.sdramscopei.mem.0.0.0_WCLKE WDATA[0]=thedesign.sdramscopei.data_pipe[0] WDATA[1]=thedesign.sdramscopei.data_pipe[1] WDATA[2]=thedesign.sdramscopei.data_pipe[2] WDATA[3]=thedesign.sdramscopei.data_pipe[3] WDATA[4]=thedesign.sdramscopei.data_pipe[4] WDATA[5]=thedesign.sdramscopei.data_pipe[5] WDATA[6]=thedesign.sdramscopei.data_pipe[6] WDATA[7]=thedesign.sdramscopei.data_pipe[7] WDATA[8]=thedesign.sdramscopei.data_pipe[8] WDATA[9]=thedesign.sdramscopei.data_pipe[9] WDATA[10]=thedesign.sdramscopei.data_pipe[10] WDATA[11]=thedesign.sdramscopei.data_pipe[11] WDATA[12]=thedesign.sdramscopei.data_pipe[12] WDATA[13]=thedesign.sdramscopei.data_pipe[13] WDATA[14]=thedesign.sdramscopei.data_pipe[14] WDATA[15]=thedesign.sdramscopei.data_pipe[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdramscopei.dr_stopped O=thedesign.sdramscopei.mem.0.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_RAM40_4K MASK[0]=thedesign.sdramscopei.dr_stopped MASK[1]=thedesign.sdramscopei.dr_stopped MASK[2]=thedesign.sdramscopei.dr_stopped MASK[3]=thedesign.sdramscopei.dr_stopped MASK[4]=thedesign.sdramscopei.dr_stopped MASK[5]=thedesign.sdramscopei.dr_stopped MASK[6]=thedesign.sdramscopei.dr_stopped MASK[7]=thedesign.sdramscopei.dr_stopped MASK[8]=thedesign.sdramscopei.dr_stopped MASK[9]=thedesign.sdramscopei.dr_stopped MASK[10]=thedesign.sdramscopei.dr_stopped MASK[11]=thedesign.sdramscopei.dr_stopped MASK[12]=thedesign.sdramscopei.dr_stopped MASK[13]=thedesign.sdramscopei.dr_stopped MASK[14]=thedesign.sdramscopei.dr_stopped MASK[15]=thedesign.sdramscopei.dr_stopped RADDR[0]=thedesign.sdramscopei.this_addr[0] RADDR[1]=thedesign.sdramscopei.this_addr[1] RADDR[2]=thedesign.sdramscopei.this_addr[2] RADDR[3]=thedesign.sdramscopei.this_addr[3] RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.sdramscopei.nxt_mem[16] RDATA[1]=thedesign.sdramscopei.nxt_mem[17] RDATA[2]=thedesign.sdramscopei.nxt_mem[18] RDATA[3]=thedesign.sdramscopei.nxt_mem[19] RDATA[4]=thedesign.sdramscopei.nxt_mem[20] RDATA[5]=thedesign.sdramscopei.nxt_mem[21] RDATA[6]=thedesign.sdramscopei.nxt_mem[22] RDATA[7]=thedesign.sdramscopei.nxt_mem[23] RDATA[8]=thedesign.sdramscopei.nxt_mem[24] RDATA[9]=thedesign.sdramscopei.nxt_mem[25] RDATA[10]=thedesign.sdramscopei.nxt_mem[26] RDATA[11]=thedesign.sdramscopei.nxt_mem[27] RDATA[12]=thedesign.sdramscopei.nxt_mem[28] RDATA[13]=thedesign.sdramscopei.nxt_mem[29] RDATA[14]=thedesign.sdramscopei.nxt_mem[30] RDATA[15]=thedesign.sdramscopei.nxt_mem[31] RE=$true WADDR[0]=thedesign.sdramscopei.waddr[0] WADDR[1]=thedesign.sdramscopei.waddr[1] WADDR[2]=thedesign.sdramscopei.waddr[2] WADDR[3]=thedesign.sdramscopei.waddr[3] WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_40mhz WCLKE=thedesign.sdramscopei.mem.0.0.0_WCLKE WDATA[0]=thedesign.sdramscopei.data_pipe[16] WDATA[1]=thedesign.sdramscopei.data_pipe[17] WDATA[2]=thedesign.sdramscopei.data_pipe[18] WDATA[3]=thedesign.sdramscopei.data_pipe[19] WDATA[4]=thedesign.sdramscopei.data_pipe[20] WDATA[5]=thedesign.sdramscopei.data_pipe[21] WDATA[6]=thedesign.sdramscopei.data_pipe[22] WDATA[7]=thedesign.sdramscopei.data_pipe[23] WDATA[8]=thedesign.sdramscopei.data_pipe[24] WDATA[9]=thedesign.sdramscopei.data_pipe[25] WDATA[10]=thedesign.sdramscopei.data_pipe[26] WDATA[11]=thedesign.sdramscopei.data_pipe[27] WDATA[12]=thedesign.sdramscopei.data_pipe[28] WDATA[13]=thedesign.sdramscopei.data_pipe[29] WDATA[14]=thedesign.sdramscopei.data_pipe[30] WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_D Q=thedesign.sdramscopei.o_bus_data[24] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_1_D Q=thedesign.sdramscopei.o_bus_data[23] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_10_D Q=thedesign.sdramscopei.o_bus_data[13] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[13] I3=thedesign.sdramscopei.nxt_mem[13] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_11_D Q=thedesign.sdramscopei.o_bus_data[12] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[12] I3=thedesign.sdramscopei.nxt_mem[12] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_12_D Q=thedesign.sdramscopei.o_bus_data[11] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[11] I3=thedesign.sdramscopei.nxt_mem[11] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_13_D Q=thedesign.sdramscopei.o_bus_data[10] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[10] I3=thedesign.sdramscopei.nxt_mem[10] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_14_D Q=thedesign.sdramscopei.o_bus_data[9] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[9] I3=thedesign.sdramscopei.nxt_mem[9] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_15_D Q=thedesign.sdramscopei.o_bus_data[8] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[8] I3=thedesign.sdramscopei.nxt_mem[8] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_16_D Q=thedesign.sdramscopei.o_bus_data[7] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[7] I3=thedesign.sdramscopei.nxt_mem[7] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_17_D Q=thedesign.sdramscopei.o_bus_data[6] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[6] I3=thedesign.sdramscopei.nxt_mem[6] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_18_D Q=thedesign.sdramscopei.o_bus_data[5] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[5] I3=thedesign.sdramscopei.nxt_mem[5] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_19_D Q=thedesign.sdramscopei.o_bus_data[4] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[4] I3=thedesign.sdramscopei.nxt_mem[4] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdrami.o_ram_cs_n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFF_D_Q I3=thedesign.sdramscopei.nxt_mem[23] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_2_D Q=thedesign.sdramscopei.o_bus_data[21] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdrami.o_ram_addr_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_DFF_D_Q I3=thedesign.sdramscopei.nxt_mem[21] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_3_D Q=thedesign.sdramscopei.o_bus_data[20] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdramscopei.nxt_mem[20] I3=thedesign.sdrami.o_ram_addr[4] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_4_D Q=thedesign.sdramscopei.o_bus_data[19] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdramscopei.nxt_mem[19] I3=thedesign.sdrami.o_ram_addr[3] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_5_D Q=thedesign.sdramscopei.o_bus_data[18] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdramscopei.nxt_mem[18] I3=thedesign.sdrami.o_ram_addr[2] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_6_D Q=thedesign.sdramscopei.o_bus_data[17] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdramscopei.nxt_mem[17] I3=thedesign.sdrami.o_ram_addr[1] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_7_D Q=thedesign.sdramscopei.o_bus_data[16] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdramscopei.nxt_mem[16] I3=thedesign.sdrami.o_ram_addr[0] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_8_D Q=thedesign.sdramscopei.o_bus_data[15] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[15] I3=thedesign.sdramscopei.nxt_mem[15] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_9_D Q=thedesign.sdramscopei.o_bus_data[14] R=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[14] I3=thedesign.sdramscopei.nxt_mem[14] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdrami.o_ram_cs_n I3=thedesign.sdramscopei.nxt_mem[24] O=thedesign.sdramscopei.o_bus_data_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFSS C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_D Q=thedesign.sdramscopei.o_bus_data[22] S=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdramscopei.i_trigger I3=thedesign.sdramscopei.nxt_mem[22] O=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.r_wb_dio_bus_select O=thedesign.sdramscopei.o_bus_data_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_D Q=thedesign.sdramscopei.o_bus_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_1_D Q=thedesign.sdramscopei.o_bus_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_10_D Q=thedesign.sdramscopei.o_bus_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_10_D_SB_LUT4_O_I1 I2=thedesign.r_wb_dio_bus_select I3=thedesign.sdramscopei.br_holdoff[0] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.r_wb_dio_bus_select I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[0] I3=thedesign.sdramscopei.nxt_mem[0] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=thedesign.sdramscopei.dr_stopped I1=thedesign.r_wb_dio_bus_select I2=thedesign.sdramscopei.nxt_mem[30] I3=thedesign.sdrami.o_ram_cs_n O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001011100110
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_2_D Q=thedesign.sdramscopei.o_bus_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_2_D_SB_LUT4_O_I1 I2=thedesign.r_wb_dio_bus_select I3=thedesign.sdramscopei.dr_triggered O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.r_wb_dio_bus_select I1=thedesign.sdramscopei.dr_stopped I2=thedesign.hb_dwbi_delay.o_dly_cyc I3=thedesign.sdramscopei.nxt_mem[29] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_3_D Q=thedesign.sdramscopei.o_bus_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_3_D_SB_LUT4_O_I1 I2=thedesign.r_wb_dio_bus_select I3=thedesign.sdramscopei.dr_primed O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.r_wb_dio_bus_select I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdrami.i_wb_stb I3=thedesign.sdramscopei.nxt_mem[28] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_3_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_4_D Q=thedesign.sdramscopei.o_bus_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_5_D Q=thedesign.sdramscopei.o_bus_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_6_D Q=thedesign.sdramscopei.o_bus_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_6_D_SB_LUT4_O_I1 I2=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_6_D_SB_LUT4_O_I2 I3=thedesign.r_wb_dio_bus_select O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=thedesign.r_wb_dio_bus_select I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_ack I3=thedesign.sdramscopei.nxt_mem[25] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110101110101
.gate SB_LUT4 I0=thedesign.sdramscopei.raddr[3] I1=thedesign.sdramscopei.raddr[2] I2=thedesign.sdramscopei.raddr[1] I3=thedesign.sdramscopei.raddr[0] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_7_D Q=thedesign.sdramscopei.o_bus_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_7_D_SB_LUT4_O_I1 I2=thedesign.r_wb_dio_bus_select I3=thedesign.sdramscopei.br_holdoff[3] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.r_wb_dio_bus_select I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[3] I3=thedesign.sdramscopei.nxt_mem[3] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D Q=thedesign.sdramscopei.o_bus_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I1 I2=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2 I3=thedesign.r_wb_dio_bus_select O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=thedesign.r_wb_dio_bus_select I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[2] I3=thedesign.sdramscopei.nxt_mem[2] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_CARRY CI=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=thedesign.sdramscopei.counter[2] I1=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:729|wbscope.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] CO=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=thedesign.sdramscopei.counter[1] I1=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.attr src "toplevel.v:158|main.v:729|wbscope.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] I0=thedesign.sdramscopei.counter[0] I1=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.attr src "toplevel.v:158|main.v:729|wbscope.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdramscopei.br_holdoff[0] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdramscopei.br_holdoff[1] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.sdramscopei.write_to_control Q=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:147|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hb_dwbi_delay.o_dly_data[2] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.counter[2] I3=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2 O=thedesign.sdramscopei.dr_stopped_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_9_D Q=thedesign.sdramscopei.o_bus_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_9_D_SB_LUT4_O_I1 I2=thedesign.r_wb_dio_bus_select I3=thedesign.sdramscopei.br_holdoff[1] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.r_wb_dio_bus_select I1=thedesign.sdramscopei.dr_stopped I2=thedesign.sdram_debug[1] I3=thedesign.sdramscopei.nxt_mem[1] O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=thedesign.r_wb_dio_bus_select I1=thedesign.sdramscopei.br_config[2] I2=thedesign.sdramscopei.nxt_mem[31] I3=thedesign.sdramscopei.dr_stopped O=thedesign.sdramscopei.o_bus_data_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.raddr_SB_DFFESR_Q_D[3] E=thedesign.sdramscopei.raddr_SB_DFFESR_Q_E Q=thedesign.sdramscopei.raddr[3] R=thedesign.sdramscopei.raddr_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:353|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.raddr_SB_DFFESR_Q_D[2] E=thedesign.sdramscopei.raddr_SB_DFFESR_Q_E Q=thedesign.sdramscopei.raddr[2] R=thedesign.sdramscopei.raddr_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:353|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.raddr_SB_DFFESR_Q_D[1] E=thedesign.sdramscopei.raddr_SB_DFFESR_Q_E Q=thedesign.sdramscopei.raddr[1] R=thedesign.sdramscopei.raddr_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:353|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.raddr_SB_DFFESR_Q_3_D E=thedesign.sdramscopei.raddr_SB_DFFESR_Q_E Q=thedesign.sdramscopei.raddr[0] R=thedesign.sdramscopei.raddr_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:353|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdramscopei.raddr[0] O=thedesign.sdramscopei.raddr_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.raddr[3] I3=thedesign.sdramscopei.raddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=thedesign.sdramscopei.raddr_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.raddr[2] I3=thedesign.sdramscopei.raddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=thedesign.sdramscopei.raddr_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.raddr[1] I3=thedesign.sdramscopei.raddr[0] O=thedesign.sdramscopei.raddr_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.sdramscopei.raddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] CO=thedesign.sdramscopei.raddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=thedesign.sdramscopei.raddr[2]
.attr src "toplevel.v:158|main.v:729|wbscope.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdramscopei.raddr[0] CO=thedesign.sdramscopei.raddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=thedesign.sdramscopei.raddr[1]
.attr src "toplevel.v:158|main.v:729|wbscope.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.raddr_SB_DFFESR_Q_R I2=thedesign.sdramscopei.dr_stopped I3=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I1 O=thedesign.sdramscopei.raddr_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.this_addr_SB_DFF_Q_D Q=thedesign.sdramscopei.this_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.this_addr_SB_DFF_Q_1_D Q=thedesign.sdramscopei.this_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I1 I1=$false I2=thedesign.sdramscopei.this_addr_SB_DFF_Q_1_D_SB_LUT4_O_I2 I3=thedesign.sdramscopei.this_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=thedesign.sdramscopei.this_addr_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:368|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101101011110000
.gate SB_CARRY CI=thedesign.sdramscopei.this_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=thedesign.sdramscopei.this_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=$false I1=thedesign.sdramscopei.this_addr_SB_DFF_Q_1_D_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:729|wbscope.v:368|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.waddr[2] I2=thedesign.sdramscopei.raddr[2] I3=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=thedesign.sdramscopei.this_addr_SB_DFF_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:368|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.this_addr_SB_DFF_Q_2_D Q=thedesign.sdramscopei.this_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I1 I1=$false I2=thedesign.sdramscopei.this_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2 I3=thedesign.sdramscopei.this_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2 O=thedesign.sdramscopei.this_addr_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:368|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101101011110000
.gate SB_CARRY CI=thedesign.sdramscopei.this_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2 CO=thedesign.sdramscopei.this_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=$false I1=thedesign.sdramscopei.this_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:729|wbscope.v:368|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.waddr[1] I2=thedesign.sdramscopei.raddr[1] I3=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=thedesign.sdramscopei.this_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:368|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.sdramscopei.this_addr_SB_DFF_Q_3_D Q=thedesign.sdramscopei.this_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.this_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2 I3=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I1 O=thedesign.sdramscopei.this_addr_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.waddr[0] I2=thedesign.sdramscopei.raddr[0] I3=$false O=thedesign.sdramscopei.this_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:368|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdramscopei.this_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=thedesign.sdramscopei.this_addr_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:368|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011110011110000
.gate SB_LUT4 I0=$false I1=thedesign.sdramscopei.waddr[3] I2=thedesign.sdramscopei.raddr[3] I3=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:368|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] CO=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] I0=thedesign.sdramscopei.waddr[2] I1=thedesign.sdramscopei.raddr[2]
.attr src "toplevel.v:158|main.v:729|wbscope.v:368|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] CO=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I0=thedesign.sdramscopei.waddr[1] I1=thedesign.sdramscopei.raddr[1]
.attr src "toplevel.v:158|main.v:729|wbscope.v:368|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] I0=thedesign.sdramscopei.waddr[0] I1=thedesign.sdramscopei.raddr[0]
.attr src "toplevel.v:158|main.v:729|wbscope.v:368|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.waddr_SB_DFFESR_Q_D[3] E=thedesign.sdramscopei.waddr_SB_DFFESR_Q_E Q=thedesign.sdramscopei.waddr[3] R=thedesign.sdramscopei.bw_reset_request
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.waddr_SB_DFFESR_Q_D[2] E=thedesign.sdramscopei.waddr_SB_DFFESR_Q_E Q=thedesign.sdramscopei.waddr[2] R=thedesign.sdramscopei.bw_reset_request
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.waddr_SB_DFFESR_Q_D[1] E=thedesign.sdramscopei.waddr_SB_DFFESR_Q_E Q=thedesign.sdramscopei.waddr[1] R=thedesign.sdramscopei.bw_reset_request
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.sdramscopei.waddr_SB_DFFESR_Q_3_D E=thedesign.sdramscopei.waddr_SB_DFFESR_Q_E Q=thedesign.sdramscopei.waddr[0] R=thedesign.sdramscopei.bw_reset_request
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.sdramscopei.waddr[0] O=thedesign.sdramscopei.waddr_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.waddr[3] I3=thedesign.sdramscopei.waddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=thedesign.sdramscopei.waddr_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.waddr[2] I3=thedesign.sdramscopei.waddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=thedesign.sdramscopei.waddr_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.waddr[1] I3=thedesign.sdramscopei.waddr[0] O=thedesign.sdramscopei.waddr_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:729|wbscope.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.sdramscopei.waddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] CO=thedesign.sdramscopei.waddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=thedesign.sdramscopei.waddr[2]
.attr src "toplevel.v:158|main.v:729|wbscope.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdramscopei.waddr[0] CO=thedesign.sdramscopei.waddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=thedesign.sdramscopei.waddr[1]
.attr src "toplevel.v:158|main.v:729|wbscope.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_we I2=thedesign.sdramscopei.i_wb_stb I3=thedesign.sdramscopei.i_wb_addr O=thedesign.sdramscopei.write_to_control
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[4] E=thedesign.swic.dbg_cmd_write Q=thedesign.swic.cmd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[3] E=thedesign.swic.dbg_cmd_write Q=thedesign.swic.cmd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[2] E=thedesign.swic.dbg_cmd_write Q=thedesign.swic.cmd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[1] E=thedesign.swic.dbg_cmd_write Q=thedesign.swic.cmd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[0] E=thedesign.swic.dbg_cmd_write Q=thedesign.swic.cmd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q O=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.cmd_step_SB_DFF_Q_D Q=thedesign.swic.cmd_step
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:173|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_data[8] I3=thedesign.swic.dbg_cmd_write O=thedesign.swic.cmd_step_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.cpu_reset_SB_LUT4_I3_O I1=thedesign.swic.cmd_step I2=thedesign.swic.dbg_cmd_write I3=thedesign.swic.cpu_break O=thedesign.swic.cmd_step_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_DFFE C=clk_40mhz D=thedesign.cpu_reset_SB_LUT4_I3_O_SB_LUT4_I0_O E=thedesign.swic.cmd_step_SB_LUT4_I1_O Q=thedesign.swic.cmd_step_SB_LUT4_I1_O_SB_DFFE_E_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:158|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.last_write_to_cc_SB_LUT4_I0_O I3=thedesign.swic.cpu_break O=thedesign.swic.cpu_break_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.op_valid_SB_LUT4_I1_O_SB_LUT4_I2_O I2=thedesign.swic.cpu_break_SB_LUT4_I3_O I3=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3 O=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.wr_reg_id[2] I1=thedesign.swic.thecpu.wr_reg_id[3] I2=thedesign.swic.thecpu.wr_reg_id[1] I3=thedesign.swic.thecpu.wr_reg_id[0] O=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.cpu_break_SB_LUT4_O_I1 I2=thedesign.swic.cpu_break_SB_LUT4_O_I2 I3=thedesign.swic.cpu_break_SB_LUT4_O_I3 O=thedesign.swic.cpu_break
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.ill_err_i I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_err O=thedesign.swic.cpu_break_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_break I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.thecpu.break_en O=thedesign.swic.cpu_break_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.op_illegal I3=thedesign.swic.thecpu.SET_GIE.r_gie O=thedesign.swic.cpu_break_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.dbg_ack_SB_DFF_Q_D Q=thedesign.swic.dbg_ack
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:233|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.zip_dbg_sel I2=thedesign.genbus.wbexec.o_wb_stb I3=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3 O=thedesign.swic.dbg_ack_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=thedesign.zip_dbg_sel I1=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3 I2=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I3=thedesign.hb_dwbi_delay.r_stb O=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_stb I3=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O O=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.genbus.wbexec.o_wb_stb I3=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O O=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.dbg_addr I3=thedesign.swic.thecpu.r_halted O=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.dbg_ack I3=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O O=thedesign.hb_many_ack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=thedesign.genbus.wbexec.o_wb_cyc I2=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_1_O I3=thedesign.swic.dbg_ack O=thedesign.hb_ack_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.dbg_addr_SB_DFFE_Q_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.swic.dbg_addr
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.swic.dbg_addr_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.dbg_addr_SB_DFFE_Q_D_SB_LUT4_O_I3 O=thedesign.swic.dbg_addr_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.swic.dbg_addr I2=thedesign.genbus.packxi.o_pck_word[2] I3=$false O=thedesign.swic.dbg_addr_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000011110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_data[6] I3=thedesign.swic.dbg_cmd_write O=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O Q=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:154|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O O=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_we I1=thedesign.genbus.wbexec.o_wb_stb I2=thedesign.zip_dbg_sel I3=thedesign.swic.dbg_addr O=thedesign.swic.dbg_cmd_write
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVERR.r_idiv_err_flag_SB_DFFESR_Q_D E=thedesign.swic.thecpu.DIVERR.r_idiv_err_flag_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.DIVERR.r_idiv_err_flag R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2152|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.ill_err_i_SB_DFFESR_Q_E_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.DIVERR.r_idiv_err_flag I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.DIVERR.r_idiv_err_flag_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I1=thedesign.swic.thecpu.ill_err_i_SB_DFFESR_Q_E_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_err O=thedesign.swic.thecpu.DIVERR.r_idiv_err_flag_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_D E=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag R=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2170|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.flags_SB_DFFE_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.thecpu.dbgv O=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_E_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_err I3=thedesign.swic.thecpu.SET_GIE.r_gie O=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_D_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O O=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_E_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[40] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[39] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_1_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[60] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_10_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[60] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_10_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_10_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[29] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_10_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[59] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_11_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[59] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_11_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_11_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[28] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_11_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[58] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_12_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[58] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_12_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_12_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[27] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_12_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[57] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_13_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[57] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_13_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_13_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[26] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_13_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[56] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_14_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[56] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_14_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_14_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[25] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_14_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[55] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_15_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[55] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_15_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_15_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[24] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_15_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[54] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_16_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[54] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_16_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_16_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[23] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_16_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[53] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_17_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[53] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_17_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_17_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[22] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_17_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[52] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_18_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[52] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_18_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_18_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[21] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_18_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[51] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_19_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[51] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_19_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_19_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[20] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_19_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[39] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_1_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_1_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[8] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[38] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_2_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[32] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_20_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[32] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_20_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_20_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[50] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_21_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[50] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_21_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_21_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[19] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_21_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[49] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_22_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[49] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_22_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_22_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[18] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_22_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[48] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_23_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[48] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_23_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_23_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[17] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_23_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[47] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_24_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[47] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_24_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_24_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[16] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_24_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[46] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_25_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[46] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_25_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_25_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[15] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_25_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[45] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_26_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[45] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_26_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_26_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[14] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_26_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[44] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_27_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[44] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_27_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_27_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[13] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_27_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[43] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_28_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[43] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_28_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_28_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[12] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_28_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[42] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_29_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[42] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_29_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_29_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[11] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_29_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[38] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_2_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_2_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[7] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[37] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_3_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[41] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_30_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[41] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_30_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_30_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[10] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_30_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[31] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_31_I2 I3=$true O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_31_I2 CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_20_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[31] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_31_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[0] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_31_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[37] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_3_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_3_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[6] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[36] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_4_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[36] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_4_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_4_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[5] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_4_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[35] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_5_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[35] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_5_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_5_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[4] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[34] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_6_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[34] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_6_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_6_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[3] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[62] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[62] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[31] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[61] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_8_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[61] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_8_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_8_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[30] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_8_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[33] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_9_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[33] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_9_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_9_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_9_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[40] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] CO=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[9] O=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q O=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_cis_op[0] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed S=thedesign.swic.thecpu.instruction_decoder.o_op_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I1=thedesign.swic.thecpu.instruction_decoder.o_op[3] I2=thedesign.swic.thecpu.instruction_decoder.o_op[2] I3=thedesign.swic.thecpu.instruction_decoder.o_op[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[3] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I2=thedesign.swic.thecpu.instruction_decoder.o_op[2] I3=thedesign.swic.thecpu.instruction_decoder.o_op[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[3] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I2=thedesign.swic.thecpu.instruction_decoder.o_op[2] I3=thedesign.swic.thecpu.instruction_decoder.o_op[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[1] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I2=thedesign.swic.thecpu.instruction_decoder.o_op[3] I3=thedesign.swic.thecpu.instruction_decoder.o_op[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[3] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I2=thedesign.swic.thecpu.instruction_decoder.o_op[2] I3=thedesign.swic.thecpu.instruction_decoder.o_op[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[2] I1=thedesign.swic.thecpu.instruction_decoder.o_op[3] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I3=thedesign.swic.thecpu.instruction_decoder.o_op[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[3] I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I3=thedesign.swic.thecpu.instruction_decoder.o_op[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[1] I1=thedesign.swic.thecpu.instruction_decoder.o_op[3] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I3=thedesign.swic.thecpu.instruction_decoder.o_op[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I3=thedesign.swic.thecpu.instruction_decoder.o_op[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[3] I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.instruction_decoder.o_op[1] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed O=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.op_valid_div_SB_LUT4_I2_O I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_I1_O O=thedesign.swic.thecpu.DIVIDE.thedivide.i_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.last_bit_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.last_bit R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:223|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I2=thedesign.swic.thecpu.DIVIDE.thedivide.last_bit_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[0] O=thedesign.swic.thecpu.DIVIDE.thedivide.last_bit_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[4] I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[3] I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[2] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.last_bit_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor I2=thedesign.swic.thecpu.DIVIDE.thedivide.last_bit I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.last_bit_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I2=thedesign.swic.thecpu.DIVIDE.thedivide.last_bit_SB_LUT4_I2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset O=thedesign.swic.thecpu.DIVIDE.thedivide.o_busy_SB_DFFESR_Q_E_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor I3=thedesign.swic.thecpu.DIVIDE.thedivide.last_bit O=thedesign.swic.thecpu.DIVIDE.thedivide.last_bit_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.i_wr E=thedesign.swic.thecpu.DIVIDE.thedivide.o_busy_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_busy R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:148|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_busy_SB_DFFESR_Q_E_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_I1_O I3=thedesign.swic.thecpu.op_valid_div_SB_LUT4_I2_O O=thedesign.swic.thecpu.DIVIDE.thedivide.o_busy_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_err_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_err R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:191|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I3=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor O=thedesign.swic.thecpu.DIVIDE.thedivide.o_err_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[30] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_1_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[29] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_10_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[20] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[19] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[20] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_11_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[19] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[18] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[19] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_12_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[18] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[17] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[18] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_13_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[17] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[16] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[17] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_14_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[16] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[15] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[16] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_15_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[15] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[14] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[15] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_16_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[14] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[13] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[14] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_17_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[13] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[12] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[13] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_18_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[12] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[11] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[12] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_19_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[11] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[10] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[11] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[28] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[29] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_2_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[28] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_20_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[10] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[9] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[10] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_21_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[9] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[8] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[9] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_22_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[8] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[7] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[8] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_23_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[7] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[6] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[7] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_24_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[6] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[5] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[6] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_25_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[5] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[4] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[5] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_26_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[4] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[3] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[4] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_27_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[3] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[2] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[3] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_28_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[2] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[1] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_29_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[1] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[0] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[0] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[27] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[28] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_3_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[27] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_30_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[0] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[0] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[26] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[27] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_4_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[26] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[25] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[26] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_5_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[25] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[24] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[25] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_6_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[24] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[23] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[24] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_7_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[23] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[22] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[23] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_8_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[22] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[21] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[22] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_9_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[21] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[20] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[21] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[29] I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] CO=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[30] O=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid_SB_DFFESR_Q_D E=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid R=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:172|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign I3=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor O=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I2=thedesign.swic.thecpu.DIVIDE.thedivide.last_bit_SB_LUT4_I3_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid_SB_DFFESR_Q_R O=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset O=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:237|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign_SB_DFFSR_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.op_valid_div_SB_LUT4_I2_O I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_I1_O O=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I2=thedesign.swic.thecpu.r_op_Bv[31] I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign_SB_DFFSR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[31] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[4] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:206|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_1_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[3] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:206|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_DFFE_Q_E_SB_LUT4_O_I3 I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[3] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_2_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[2] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:206|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_DFFE_Q_E_SB_LUT4_O_I3 I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[2] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_3_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[1] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:206|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_DFFE_Q_E_SB_LUT4_O_I3 I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[1] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[0] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_4_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[0] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:206|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_DFFE_Q_E_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[0] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_DFFE_Q_E_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[4] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110011000000
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[3]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[2]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[0] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[1]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.i_wr E=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:133|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.last_bit_SB_LUT4_I3_O I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_I1_O I3=thedesign.swic.thecpu.op_valid_div_SB_LUT4_I2_O O=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_c R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:330|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.diff[23] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff[22] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[21] I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff[20] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.diff[27] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff[26] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[25] I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff[24] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.diff[31] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff[30] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[29] I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff[28] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.diff[3] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff[2] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[1] I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff[0] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.diff[15] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff[14] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[13] I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff[12] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.diff[19] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff[18] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[17] I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff[16] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.diff[7] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff[6] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[5] I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff[4] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.diff[11] I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff[10] I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[9] I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff[8] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_c I3=thedesign.swic.thecpu.doalu.c O=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[62] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_1_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[61] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_10_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[52] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[20] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[51] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_11_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[51] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[19] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[50] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_12_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[50] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[18] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[49] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_13_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[49] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[17] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[48] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_14_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[48] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[16] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[47] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_15_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[47] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[15] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[46] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_16_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[46] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[14] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[45] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_17_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[45] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[13] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[44] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_18_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[44] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[12] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[43] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_19_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[43] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[11] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[42] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[29] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[60] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_2_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[60] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_20_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[42] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[10] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[41] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_21_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[41] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[9] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[40] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_22_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[40] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[8] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[39] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_23_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[39] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[7] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[38] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_24_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[38] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[6] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[37] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_25_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[37] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[5] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[36] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_26_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[36] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[4] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[35] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_27_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[35] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[3] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[34] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_28_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[34] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[2] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[33] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_29_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[33] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[1] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[32] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[28] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[59] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_3_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[59] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_30_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[32] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[31] I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff[0] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[27] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[58] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_4_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[58] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[26] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[57] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_5_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[57] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[25] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[56] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_6_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[56] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[24] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[55] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_7_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[55] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[23] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[54] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_8_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[54] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[22] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[53] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_9_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[53] S=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[21] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[52] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff[30] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[61] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_1_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_10_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[19] I3=thedesign.swic.thecpu.r_op_Av[20] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[20] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_11_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[18] I3=thedesign.swic.thecpu.r_op_Av[19] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[19] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_12_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[17] I3=thedesign.swic.thecpu.r_op_Av[18] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[18] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_13_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[16] I3=thedesign.swic.thecpu.r_op_Av[17] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[17] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_14_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[15] I3=thedesign.swic.thecpu.r_op_Av[16] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[16] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_15_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[14] I3=thedesign.swic.thecpu.r_op_Av[15] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[15] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_16_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[13] I3=thedesign.swic.thecpu.r_op_Av[14] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[14] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_17_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[12] I3=thedesign.swic.thecpu.r_op_Av[13] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[13] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_18_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[11] I3=thedesign.swic.thecpu.r_op_Av[12] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[12] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_19_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[10] I3=thedesign.swic.thecpu.r_op_Av[11] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[11] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[28] I3=thedesign.swic.thecpu.r_op_Av[29] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[29] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_2_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_20_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[9] I3=thedesign.swic.thecpu.r_op_Av[10] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[10] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_21_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[8] I3=thedesign.swic.thecpu.r_op_Av[9] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[9] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_22_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[7] I3=thedesign.swic.thecpu.r_op_Av[8] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[8] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_23_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[6] I3=thedesign.swic.thecpu.r_op_Av[7] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[7] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_24_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[5] I3=thedesign.swic.thecpu.r_op_Av[6] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[6] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_25_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[4] I3=thedesign.swic.thecpu.r_op_Av[5] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[5] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_26_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[3] I3=thedesign.swic.thecpu.r_op_Av[4] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[4] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_27_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[2] I3=thedesign.swic.thecpu.r_op_Av[3] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[3] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_28_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[1] I3=thedesign.swic.thecpu.r_op_Av[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[0] I3=thedesign.swic.thecpu.r_op_Av[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[0] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[27] I3=thedesign.swic.thecpu.r_op_Av[28] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[28] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_3_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_30_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[0] I2=thedesign.swic.thecpu.r_op_Av[0] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[26] I3=thedesign.swic.thecpu.r_op_Av[27] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[27] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_4_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[25] I3=thedesign.swic.thecpu.r_op_Av[26] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[26] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_5_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[24] I3=thedesign.swic.thecpu.r_op_Av[25] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[25] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_6_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[23] I3=thedesign.swic.thecpu.r_op_Av[24] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[24] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_7_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[22] I3=thedesign.swic.thecpu.r_op_Av[23] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[23] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_8_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[21] I3=thedesign.swic.thecpu.r_op_Av[22] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[22] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_9_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[20] I3=thedesign.swic.thecpu.r_op_Av[21] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[21] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[29] I3=thedesign.swic.thecpu.r_op_Av[30] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] CO=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[30] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFF_Q_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[31] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:267|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[30] I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[31] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_1_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[30] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_10_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[21] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_10_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[21] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_18_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_11_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[20] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_11_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[20] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_19_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_12_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[19] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_12_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[19] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_21_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_13_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[18] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_13_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[18] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_22_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_14_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[17] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_14_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[17] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_23_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_15_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[16] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_15_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[16] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_24_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_16_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[15] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_16_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[15] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_25_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_17_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[14] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_17_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[14] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_26_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_18_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[13] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_18_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[13] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_27_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_19_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[12] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_19_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[12] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_28_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[30] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_8_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_2_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[29] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_20_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[11] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_20_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[11] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_29_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_21_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[10] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_21_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[10] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_30_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_22_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[9] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_22_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[9] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_23_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[8] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_23_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[8] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_1_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_24_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[7] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_24_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[7] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_2_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_25_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[6] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_25_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[6] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_3_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_26_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[5] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_26_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[5] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_4_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_27_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[4] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_27_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[4] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_5_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_28_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[3] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_28_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_6_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_29_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[2] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_29_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_9_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[29] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_10_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_3_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[28] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_30_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[1] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_30_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_20_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_31_I2 O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_30_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_31_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[0] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[0] I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[28] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_11_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_4_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[27] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_4_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[27] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_12_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_5_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[26] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_5_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[26] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_13_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_6_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[25] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_6_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[25] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_14_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_7_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[24] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_7_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[24] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_15_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_8_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[23] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_8_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[23] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_16_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_D E=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[22] R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[22] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_17_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[31] I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_9_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[31] I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[31] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:288|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_DFFE_Q_E_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset O=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_DFFE_Q_E_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor O=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor[31] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend[31] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign_SB_DFFSR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.i_wr E=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_DFFE_Q_E Q=thedesign.swic.thecpu.DIVIDE.thedivide.r_z
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:248|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.op_valid_div_SB_LUT4_I2_O I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_I1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_DFFE_Q_E_SB_LUT4_O_I3 O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I3=thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_DFFE_Q_E_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_z O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2 I3=thedesign.swic.thecpu.flags[0] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2 I3=thedesign.swic.thecpu.iflags[0] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c[27] I1=thedesign.swic.thecpu.doalu.o_c[26] I2=thedesign.swic.thecpu.doalu.o_c[25] I3=thedesign.swic.thecpu.doalu.o_c[24] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.n I1=thedesign.swic.thecpu.doalu.o_c[30] I2=thedesign.swic.thecpu.doalu.o_c[29] I3=thedesign.swic.thecpu.doalu.o_c[28] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c[11] I1=thedesign.swic.thecpu.doalu.o_c[10] I2=thedesign.swic.thecpu.doalu.o_c[9] I3=thedesign.swic.thecpu.doalu.o_c[8] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c[15] I1=thedesign.swic.thecpu.doalu.o_c[14] I2=thedesign.swic.thecpu.doalu.o_c[13] I3=thedesign.swic.thecpu.doalu.o_c[12] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c[3] I1=thedesign.swic.thecpu.doalu.o_c[2] I2=thedesign.swic.thecpu.doalu.o_c[1] I3=thedesign.swic.thecpu.doalu.o_c[0] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c[7] I1=thedesign.swic.thecpu.doalu.o_c[6] I2=thedesign.swic.thecpu.doalu.o_c[5] I3=thedesign.swic.thecpu.doalu.o_c[4] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c[19] I1=thedesign.swic.thecpu.doalu.o_c[18] I2=thedesign.swic.thecpu.doalu.o_c[17] I3=thedesign.swic.thecpu.doalu.o_c[16] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c[23] I1=thedesign.swic.thecpu.doalu.o_c[22] I2=thedesign.swic.thecpu.doalu.o_c[21] I3=thedesign.swic.thecpu.doalu.o_c[20] O=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.w_n_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.DIVIDE.thedivide.w_n R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:313|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.r_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[30] I2=thedesign.swic.thecpu.DIVIDE.thedivide.w_n_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_sign O=thedesign.swic.thecpu.DIVIDE.thedivide.w_n_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.w_n I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] O=thedesign.swic.thecpu.DIVIDE.thedivide.w_n_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:322|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.w_n O=thedesign.swic.thecpu.flags_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor_SB_DFFE_Q_D E=thedesign.swic.thecpu.DIVIDE.thedivide.i_wr Q=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1367|cpu/div.v:158|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O O=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Bv[0] I3=thedesign.swic.thecpu.r_op_Bv[1] O=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase_SB_DFFESR_Q_D E=thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset I3=thedesign.swic.thecpu.op_valid_SB_LUT4_I1_O_SB_LUT4_I1_O O=thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase E=thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2223|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I1=thedesign.swic.thecpu.r_alu_pc_valid_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.SET_GIE.r_gie O=thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_DFFESR_Q_D E=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1972|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_DFFESR_Q_E_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_DFFESR_Q_D I3=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_DFFESR_Q_E_SB_LUT4_O_I3 O=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I2=thedesign.buspici.r_interrupt I3=thedesign.swic.thecpu.r_op_break O=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_DFFESR_Q_E_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err I1=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl_SB_LUT4_I3_O I3=thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase O=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_LUT4_I1_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_err O=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_LUT4_I1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_LUT4_I1_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap_SB_DFFESR_Q_D_SB_LUT4_O_I1 O=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase_SB_DFFESR_Q_D E=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase R=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2246|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase_SB_DFFESR_Q_E_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase I3=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_30_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[1] O=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O I1=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase_SB_DFFESR_Q_E_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I3=thedesign.swic.thecpu.SET_GIE.r_gie O=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011111110
.gate SB_LUT4 I0=thedesign.swic.thecpu.mem_ce I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_F[0] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_F[0] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_F[2] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_F[6] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_F[3] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_F[1] I1=thedesign.swic.thecpu.r_op_F[5] I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011001101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_O I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.doalu.c I3=thedesign.swic.thecpu.iflags[1] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.SET_GIE.r_gie I1=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_1_O I2=thedesign.swic.thecpu.doalu.c I3=thedesign.swic.thecpu.flags[1] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_F[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl_SB_LUT4_I3_O I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I1_I3 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[2] I1=thedesign.swic.thecpu.instruction_decoder.o_op[1] I2=thedesign.swic.thecpu.r_op_Bv[0] I3=thedesign.swic.thecpu.r_op_Bv[1] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110010001100000
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[31] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[31] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[30] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[30] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[21] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[21] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[20] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[20] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[19] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[19] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[18] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[18] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[17] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[17] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[16] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[16] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[29] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[29] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[28] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[28] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[27] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[27] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[26] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[26] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[25] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[25] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[24] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[24] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[23] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[23] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[22] Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[22] R=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_1_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_10_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_10_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[5] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1] I2=thedesign.hb_dwbi_delay.o_wb_data[29] I3=thedesign.hb_dwbi_delay.o_wb_data[21] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[2] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[0] I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1] I3=thedesign.hb_dwbi_delay.o_wb_data[13] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_11_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_11_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_11_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[12] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D_SB_LUT4_O_I3 I2=thedesign.hb_dwbi_delay.o_wb_data[28] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[4] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I2 I2=thedesign.hb_dwbi_delay.o_wb_data[20] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_12_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_12_D_SB_LUT4_O_I1 I2=thedesign.hb_dwbi_delay.o_wb_data[11] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[3] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_wb_data[27] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_wb_data[19] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_13_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_13_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_13_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[10] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D_SB_LUT4_O_I3 I2=thedesign.hb_dwbi_delay.o_wb_data[26] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[2] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I2 I2=thedesign.hb_dwbi_delay.o_wb_data[18] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_14_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_14_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[1] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1] I2=thedesign.hb_dwbi_delay.o_wb_data[25] I3=thedesign.hb_dwbi_delay.o_wb_data[17] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[2] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[0] I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1] I3=thedesign.hb_dwbi_delay.o_wb_data[9] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[0] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1] I2=thedesign.hb_dwbi_delay.o_wb_data[24] I3=thedesign.hb_dwbi_delay.o_wb_data[16] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[2] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[0] I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1] I3=thedesign.hb_dwbi_delay.o_wb_data[8] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1] I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[2] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[0] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[30] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[14] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_2_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[29] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[13] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_3_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[28] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[12] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_4_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[27] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[11] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_5_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[26] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[10] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_6_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[25] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[9] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_7_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[24] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[8] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D_SB_LUT4_O_I1 I2=thedesign.hb_dwbi_delay.o_wb_data[15] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[7] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_wb_data[31] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_wb_data[23] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1] I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[2] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[0] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:232|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[14] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_8_D_SB_LUT4_O_I3 I2=thedesign.hb_dwbi_delay.o_wb_data[30] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[2] I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[0] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[6] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_15_D_SB_LUT4_O_I2 I2=thedesign.hb_dwbi_delay.o_wb_data[22] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1] I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[2] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[0] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_data[31] I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.hb_dwbi_delay.o_wb_data[15] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3] I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[2] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3] I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[2] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result_SB_DFF_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:210|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[24] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[23] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[14] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[13] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[12] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[11] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[10] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[9] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[8] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[7] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[6] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[5] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[22] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[4] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[3] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[2] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[21] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[20] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[19] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[18] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[17] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[16] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[15] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_1_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_10_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[5] I3=thedesign.swic.thecpu.r_op_Av[21] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_11_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[4] I3=thedesign.swic.thecpu.r_op_Av[20] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_12_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[3] I3=thedesign.swic.thecpu.r_op_Av[19] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_13_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[2] I3=thedesign.swic.thecpu.r_op_Av[18] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_14_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[1] I3=thedesign.swic.thecpu.r_op_Av[17] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_15_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[0] I3=thedesign.swic.thecpu.r_op_Av[16] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_16_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av[7] I3=thedesign.swic.thecpu.r_op_Av[15] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_17_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av[6] I3=thedesign.swic.thecpu.r_op_Av[14] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_18_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av[5] I3=thedesign.swic.thecpu.r_op_Av[13] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_19_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av[4] I3=thedesign.swic.thecpu.r_op_Av[12] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[30] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_17_D O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_2_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_20_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av[3] I3=thedesign.swic.thecpu.r_op_Av[11] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_21_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av[2] I3=thedesign.swic.thecpu.r_op_Av[10] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_22_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av[1] I3=thedesign.swic.thecpu.r_op_Av[9] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av[0] I3=thedesign.swic.thecpu.r_op_Av[8] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.o_op[3] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_op[2] I3=thedesign.swic.thecpu.instruction_decoder.o_op[1] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[7] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[6] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[5] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[4] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[3] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[2] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[29] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_18_D O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_3_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[1] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[0] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[28] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_19_D O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_4_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[27] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_20_D O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_5_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[26] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_21_D O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_6_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[25] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_22_D O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_7_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[24] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_23_D O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_8_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[7] I3=thedesign.swic.thecpu.r_op_Av[23] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_9_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[6] I3=thedesign.swic.thecpu.r_op_Av[22] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_16_D O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[3] S=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_1_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[2] S=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[2] I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.instruction_decoder.o_op[1] I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_2_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[1] S=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[1] I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.instruction_decoder.o_op[1] I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_3_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[0] S=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[1] I1=thedesign.swic.thecpu.instruction_decoder.o_op[2] I2=thedesign.swic.thecpu.instruction_decoder.o_op[1] I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[2] I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.instruction_decoder.o_op[1] I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.instruction_decoder.o_op[2] O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_gbl I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I1_O I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err_SB_DFFSR_Q_D_SB_LUT4_O_I2 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I1_I3 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0 I1=thedesign.swic.thecpu.pf.o_wb_stb I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_stb I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.hb_dwbi_delay.r_stb I3=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.hb_dwbi_delay.r_stb I3=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q I1=thedesign.genbus.wbexec.o_wb_we I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we I3=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we_SB_LUT4_I2_1_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl_SB_LUT4_I3_O O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O I3=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we_SB_LUT4_I2_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_dcdR[4] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:229|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_dcdR[3] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:229|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_dcdR[2] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:229|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_dcdR[1] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:229|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_dcdR[0] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:229|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_op[2] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_op[1] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[1] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv[0] E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_gbl_SB_DFFESR_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl_SB_DFFE_Q_E Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_gbl R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_gbl I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err_SB_DFFSR_Q_D_SB_LUT4_O_I2 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_gbl_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_DFFE C=clk_40mhz D=$false E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl_SB_DFFE_Q_E Q=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1669|cpu/memops.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I1_I3 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl_SB_LUT4_I3_O I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we_SB_LUT4_I2_1_I1 O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl I2=thedesign.hb_dwbi_delay.o_wb_err I3=thedesign.bus_arbiter.i_b_cyc_SB_DFFE_D_Q O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_gbl I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl O=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.OPT_CIS_OP_PHASE.r_op_phase_SB_DFFESR_Q_D E=thedesign.swic.thecpu.op_illegal_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.OPT_CIS_OP_PHASE.r_op_phase R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1211|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.OPT_CIS_OP_PHASE.r_op_phase I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.op_valid_mem O=thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.op_valid_div_SB_LUT4_I2_I3 I3=thedesign.swic.thecpu.OPT_CIS_OP_PHASE.r_op_phase O=thedesign.swic.thecpu.r_alu_pc_valid_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O E=thedesign.swic.thecpu.SET_GIE.r_gie_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.SET_GIE.r_gie R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2028|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O O=thedesign.swic.thecpu.SET_GIE.r_gie_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap_SB_DFFESR_Q_D E=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap R=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2049|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.SET_GIE.r_gie I1=thedesign.swic.thecpu.wr_reg_id[4] I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3 O=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap_SB_DFFESR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O I1=thedesign.swic.thecpu.flags_SB_DFFE_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak_SB_DFFESR_Q_D E=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak R=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2061|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_break I1=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak I3=thedesign.swic.thecpu.wr_spreg_vl[7] O=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_E_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_break I3=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag_SB_DFFESR_Q_D E=thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag R=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2133|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_E_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err I3=thedesign.swic.thecpu.SET_GIE.r_gie O=thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u_SB_DFFESR_Q_D E=thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u R=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2095|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.op_illegal I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.SET_GIE.r_gie O=thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010101010101
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_1_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_10_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[14] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_11_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[13] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_12_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[12] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_13_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[11] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_14_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[10] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_15_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[9] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_16_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[8] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_17_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_spreg_vl[7] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[7] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_18_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_spreg_vl[6] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[6] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_19_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[5] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[23] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_2_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_20_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[4] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_21_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[3] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_22_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[2] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[22] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_3_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[21] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_4_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[20] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_5_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[19] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_6_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[18] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_7_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[17] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_8_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[16] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_9_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.SET_USER_PC.r_upc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2278|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[15] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[24] O=thedesign.swic.thecpu.SET_USER_PC.r_upc_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.alu_reg_SB_DFF_Q_D Q=thedesign.swic.thecpu.alu_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1471|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.alu_reg_SB_DFF_Q_1_D Q=thedesign.swic.thecpu.alu_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1471|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv_SB_DFFSR_Q_D I2=thedesign.swic.cmd_addr[3] I3=thedesign.swic.thecpu.instruction_decoder.o_dcdR[3] O=thedesign.swic.thecpu.alu_reg_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.alu_reg_SB_DFF_Q_2_D Q=thedesign.swic.thecpu.alu_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1471|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv_SB_DFFSR_Q_D I2=thedesign.swic.cmd_addr[2] I3=thedesign.swic.thecpu.instruction_decoder.o_dcdR[2] O=thedesign.swic.thecpu.alu_reg_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.alu_reg_SB_DFF_Q_3_D Q=thedesign.swic.thecpu.alu_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1471|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv_SB_DFFSR_Q_D I2=thedesign.swic.cmd_addr[1] I3=thedesign.swic.thecpu.instruction_decoder.o_dcdR[1] O=thedesign.swic.thecpu.alu_reg_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.alu_reg_SB_DFF_Q_4_D Q=thedesign.swic.thecpu.alu_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1471|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv_SB_DFFSR_Q_D I2=thedesign.swic.cmd_addr[0] I3=thedesign.swic.thecpu.instruction_decoder.o_dcdR[0] O=thedesign.swic.thecpu.alu_reg_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv_SB_DFFSR_Q_D I2=thedesign.swic.cmd_addr[4] I3=thedesign.swic.thecpu.instruction_decoder.o_dcdR[4] O=thedesign.swic.thecpu.alu_reg_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.alu_wF_SB_DFF_Q_D Q=thedesign.swic.thecpu.alu_wF
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1437|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.alu_wF I1=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_I1 I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.thecpu.doalu.o_valid_SB_LUT4_I3_O O=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.alu_wF I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_I1 I3=thedesign.swic.thecpu.doalu.o_valid_SB_LUT4_I3_O O=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_1_O I3=thedesign.swic.thecpu.flags_SB_DFFE_Q_D_SB_LUT4_O_I0 O=thedesign.swic.thecpu.flags_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_O I3=thedesign.swic.thecpu.iflags_SB_DFFE_Q_D_SB_LUT4_O_I0 O=thedesign.swic.thecpu.iflags_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.alu_wR_SB_DFF_Q_D Q=thedesign.swic.thecpu.alu_wR
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_wR I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_I1_O I3=thedesign.swic.thecpu.op_illegal O=thedesign.swic.thecpu.alu_wR_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_err I2=thedesign.swic.thecpu.alu_wR I3=thedesign.swic.thecpu.doalu.o_valid O=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_I1 I3=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O O=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.wr_spreg_vl[7] E=thedesign.swic.thecpu.break_en_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.break_en R=thedesign.swic.thecpu.break_en_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1865|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.break_en_SB_DFFESR_Q_R I3=thedesign.swic.thecpu.iflags_SB_DFFE_Q_D_SB_LUT4_O_I0 O=thedesign.swic.thecpu.break_en_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.cmd_step_SB_LUT4_I1_O_SB_DFFE_E_Q I3=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q O=thedesign.swic.thecpu.break_en_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.dbg_clear_pipe R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1491|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.dbgv_SB_DFFSR_Q_D O=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D Q=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.genbus.wbexec.o_wb_data[11] I3=thedesign.swic.dbg_cmd_write O=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.iflags_SB_DFFE_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I2=thedesign.swic.thecpu.r_halted I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2 O=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O O=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2329|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset O=thedesign.swic.thecpu.pf.cache_illegal_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dbg_clear_pipe I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3 O=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3 I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.thecpu.wr_reg_id[4] O=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3 I3=thedesign.swic.thecpu.wr_reg_id[4] O=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.wr_reg_id[4] I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3 O=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.wr_reg_id[2] I1=thedesign.swic.thecpu.wr_reg_id[3] I2=thedesign.swic.thecpu.wr_reg_id[1] I3=thedesign.swic.thecpu.wr_reg_id[0] O=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.dbg_clear_pipe O=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.dbg_clear_pipe O=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O I1=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.iflags_SB_DFFE_Q_D_SB_LUT4_O_I0 I3=thedesign.buspici.r_interrupt O=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_LUT4_I1_O_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O I3=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap_SB_DFFESR_Q_D_SB_LUT4_O_I1 O=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[31] Q=thedesign.swic.thecpu.dbg_val[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[30] Q=thedesign.swic.thecpu.dbg_val[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[21] Q=thedesign.swic.thecpu.dbg_val[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[20] Q=thedesign.swic.thecpu.dbg_val[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[19] Q=thedesign.swic.thecpu.dbg_val[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[18] Q=thedesign.swic.thecpu.dbg_val[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[17] Q=thedesign.swic.thecpu.dbg_val[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[16] Q=thedesign.swic.thecpu.dbg_val[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[15] Q=thedesign.swic.thecpu.dbg_val[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[14] Q=thedesign.swic.thecpu.dbg_val[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[13] Q=thedesign.swic.thecpu.dbg_val[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[12] Q=thedesign.swic.thecpu.dbg_val[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[29] Q=thedesign.swic.thecpu.dbg_val[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[11] Q=thedesign.swic.thecpu.dbg_val[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[10] Q=thedesign.swic.thecpu.dbg_val[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[9] Q=thedesign.swic.thecpu.dbg_val[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[8] Q=thedesign.swic.thecpu.dbg_val[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[7] Q=thedesign.swic.thecpu.dbg_val[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[6] Q=thedesign.swic.thecpu.dbg_val[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[5] Q=thedesign.swic.thecpu.dbg_val[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[4] Q=thedesign.swic.thecpu.dbg_val[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[3] Q=thedesign.swic.thecpu.dbg_val[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[2] Q=thedesign.swic.thecpu.dbg_val[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[28] Q=thedesign.swic.thecpu.dbg_val[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[1] Q=thedesign.swic.thecpu.dbg_val[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[0] Q=thedesign.swic.thecpu.dbg_val[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[27] Q=thedesign.swic.thecpu.dbg_val[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[26] Q=thedesign.swic.thecpu.dbg_val[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[25] Q=thedesign.swic.thecpu.dbg_val[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[24] Q=thedesign.swic.thecpu.dbg_val[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[23] Q=thedesign.swic.thecpu.dbg_val[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.genbus.wbexec.o_wb_data[22] Q=thedesign.swic.thecpu.dbg_val[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.dbgv_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.dbgv R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1483|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.dbg_addr I3=thedesign.swic.thecpu.r_halted_SB_LUT4_I2_O O=thedesign.swic.thecpu.dbgv_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.dcd_Acc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_dcdA_pc E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.dcd_Apc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_dcdB_cc E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.dcd_Bcc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_dcdB_pc E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.dcd_Bpc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_rB I3=thedesign.swic.thecpu.dcd_Bpc O=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.dcd_Rcc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_wF I2=thedesign.swic.thecpu.instruction_decoder.o_wR I3=thedesign.swic.thecpu.dcd_Rcc O=thedesign.swic.thecpu.op_wF_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_dcdA_pc E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.dcd_Rpc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.dcd_Rpc I3=thedesign.swic.thecpu.instruction_decoder.o_wR O=thedesign.swic.thecpu.OPT_CIS_OP_PHASE.r_op_phase_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.SET_GIE.r_gie I1=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3 O=thedesign.swic.thecpu.dcd_preA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101011101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[2] O=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[18] I3=thedesign.hb_dwbi_delay.o_wb_data[18] O=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.iword[20] I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I3 O=thedesign.swic.thecpu.dcd_preB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001001110010
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_1_I1 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.instruction_decoder.iword[21] O=thedesign.swic.thecpu.dcd_preB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_1_I1_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[16] I3=thedesign.hb_dwbi_delay.o_wb_data[16] O=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_1_I1 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[0] O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_22_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_2_I1 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_2_I2 I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I3 O=thedesign.swic.thecpu.dcd_preB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_2_I1_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[17] I3=thedesign.hb_dwbi_delay.o_wb_data[17] O=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_2_I1_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_2_I1 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[1] O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[6] O=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.SET_GIE.r_gie I1=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_3_I3 O=thedesign.swic.thecpu.dcd_preB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101011101010
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_3_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[13] I3=thedesign.hb_dwbi_delay.o_wb_data[13] O=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_4_I1 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.instruction_decoder.iword[19] O=thedesign.swic.thecpu.dcd_preB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_4_I1_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[14] I3=thedesign.hb_dwbi_delay.o_wb_data[14] O=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_4_I1_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I1_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[15] I3=thedesign.hb_dwbi_delay.o_wb_data[15] O=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I1_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_2_I1 I2=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1 O=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D E=thedesign.swic.thecpu.doalu.i_stb Q=thedesign.swic.thecpu.doalu.c R=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] CO=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I0=thedesign.swic.thecpu.r_op_Av[31] I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[31] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31] CO=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I0=thedesign.swic.thecpu.r_op_Av[31] I1=thedesign.swic.thecpu.r_op_Bv[31]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.r_op_Bv[5] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[5] I3=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor_SB_DFFE_Q_D_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[5] I3=thedesign.swic.thecpu.r_op_Bv[4] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.r_op_Bv[5] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[14] I1=thedesign.swic.thecpu.r_op_Bv[15] I2=thedesign.swic.thecpu.r_op_Bv[16] I3=thedesign.swic.thecpu.r_op_Bv[17] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[10] I1=thedesign.swic.thecpu.r_op_Bv[11] I2=thedesign.swic.thecpu.r_op_Bv[12] I3=thedesign.swic.thecpu.r_op_Bv[13] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[6] I1=thedesign.swic.thecpu.r_op_Bv[7] I2=thedesign.swic.thecpu.r_op_Bv[8] I3=thedesign.swic.thecpu.r_op_Bv[9] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[22] I1=thedesign.swic.thecpu.r_op_Bv[23] I2=thedesign.swic.thecpu.r_op_Bv[24] I3=thedesign.swic.thecpu.r_op_Bv[25] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[18] I1=thedesign.swic.thecpu.r_op_Bv[19] I2=thedesign.swic.thecpu.r_op_Bv[20] I3=thedesign.swic.thecpu.r_op_Bv[21] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[26] I1=thedesign.swic.thecpu.r_op_Bv[27] I2=thedesign.swic.thecpu.r_op_Bv[28] I3=thedesign.swic.thecpu.r_op_Bv[29] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Bv[30] I3=thedesign.swic.thecpu.r_op_Bv[31] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[5] I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111111000011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.r_op_Bv[5] I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.instruction_decoder.o_op[1] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001101110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[1] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.r_op_Av[0] I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=thedesign.swic.thecpu.r_op_Bv[5] I2=thedesign.swic.thecpu.r_op_Av[0] I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[4] I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[15] I3=thedesign.swic.thecpu.r_op_Av[16] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[13] I3=thedesign.swic.thecpu.r_op_Av[14] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[11] I3=thedesign.swic.thecpu.r_op_Av[12] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[9] I3=thedesign.swic.thecpu.r_op_Av[10] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[1] I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[29] I3=thedesign.swic.thecpu.r_op_Av[30] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[27] I3=thedesign.swic.thecpu.r_op_Av[28] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[25] I3=thedesign.swic.thecpu.r_op_Av[26] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[2] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I2=thedesign.swic.thecpu.instruction_decoder.o_op[3] I3=thedesign.swic.thecpu.instruction_decoder.o_op[1] O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111010011110110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.op_valid_alu I2=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.op_valid_mem O=thedesign.swic.thecpu.doalu.i_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_DFFE_Q_D E=thedesign.swic.thecpu.doalu.i_stb Q=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[31] I1=thedesign.swic.thecpu.r_op_Bv[31] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O O=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011010010000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl I2=thedesign.swic.thecpu.doalu.n I3=thedesign.swic.thecpu.doalu.pre_sign O=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_O I2=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O I3=thedesign.swic.thecpu.iflags[2] O=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_1_O I2=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O I3=thedesign.swic.thecpu.flags[2] O=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D Q=thedesign.swic.thecpu.doalu.n
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.i_stb I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001101110111011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.o_hi I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[63] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[31] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[2] I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[24] I3=thedesign.swic.thecpu.r_op_Av[25] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[26] I3=thedesign.swic.thecpu.r_op_Av[27] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[1] I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av[30] I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[28] I3=thedesign.swic.thecpu.r_op_Av[29] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Bv[2] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Bv[1] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[0] I3=thedesign.swic.thecpu.r_op_Av[1] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[2] I3=thedesign.swic.thecpu.r_op_Av[3] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[4] I3=thedesign.swic.thecpu.r_op_Av[5] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[6] I3=thedesign.swic.thecpu.r_op_Av[7] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[8] I3=thedesign.swic.thecpu.r_op_Av[9] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[10] I3=thedesign.swic.thecpu.r_op_Av[11] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[12] I3=thedesign.swic.thecpu.r_op_Av[13] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[14] I3=thedesign.swic.thecpu.r_op_Av[15] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[31] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[31] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[63] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[31] I1=thedesign.swic.thecpu.r_op_Bv[31] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[31] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[31] I2=thedesign.swic.thecpu.r_op_Bv[31] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31] O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10] I0=thedesign.swic.thecpu.r_op_Av[9] I1=thedesign.swic.thecpu.r_op_Bv[9]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9] I0=thedesign.swic.thecpu.r_op_Av[8] I1=thedesign.swic.thecpu.r_op_Bv[8]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29] I0=thedesign.swic.thecpu.r_op_Av[28] I1=thedesign.swic.thecpu.r_op_Bv[28]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28] I0=thedesign.swic.thecpu.r_op_Av[27] I1=thedesign.swic.thecpu.r_op_Bv[27]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27] I0=thedesign.swic.thecpu.r_op_Av[26] I1=thedesign.swic.thecpu.r_op_Bv[26]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26] I0=thedesign.swic.thecpu.r_op_Av[25] I1=thedesign.swic.thecpu.r_op_Bv[25]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25] I0=thedesign.swic.thecpu.r_op_Av[24] I1=thedesign.swic.thecpu.r_op_Bv[24]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24] I0=thedesign.swic.thecpu.r_op_Av[23] I1=thedesign.swic.thecpu.r_op_Bv[23]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23] I0=thedesign.swic.thecpu.r_op_Av[22] I1=thedesign.swic.thecpu.r_op_Bv[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22] I0=thedesign.swic.thecpu.r_op_Av[21] I1=thedesign.swic.thecpu.r_op_Bv[21]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21] I0=thedesign.swic.thecpu.r_op_Av[20] I1=thedesign.swic.thecpu.r_op_Bv[20]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2] I0=thedesign.swic.thecpu.r_op_Av[1] I1=thedesign.swic.thecpu.r_op_Bv[1]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8] I0=thedesign.swic.thecpu.r_op_Av[7] I1=thedesign.swic.thecpu.r_op_Bv[7]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20] I0=thedesign.swic.thecpu.r_op_Av[19] I1=thedesign.swic.thecpu.r_op_Bv[19]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19] I0=thedesign.swic.thecpu.r_op_Av[18] I1=thedesign.swic.thecpu.r_op_Bv[18]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18] I0=thedesign.swic.thecpu.r_op_Av[17] I1=thedesign.swic.thecpu.r_op_Bv[17]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17] I0=thedesign.swic.thecpu.r_op_Av[16] I1=thedesign.swic.thecpu.r_op_Bv[16]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16] I0=thedesign.swic.thecpu.r_op_Av[15] I1=thedesign.swic.thecpu.r_op_Bv[15]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15] I0=thedesign.swic.thecpu.r_op_Av[14] I1=thedesign.swic.thecpu.r_op_Bv[14]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14] I0=thedesign.swic.thecpu.r_op_Av[13] I1=thedesign.swic.thecpu.r_op_Bv[13]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13] I0=thedesign.swic.thecpu.r_op_Av[12] I1=thedesign.swic.thecpu.r_op_Bv[12]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12] I0=thedesign.swic.thecpu.r_op_Av[11] I1=thedesign.swic.thecpu.r_op_Bv[11]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11] I0=thedesign.swic.thecpu.r_op_Av[10] I1=thedesign.swic.thecpu.r_op_Bv[10]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7] I0=thedesign.swic.thecpu.r_op_Av[6] I1=thedesign.swic.thecpu.r_op_Bv[6]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1] I0=thedesign.swic.thecpu.r_op_Av[0] I1=thedesign.swic.thecpu.r_op_Bv[0]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6] I0=thedesign.swic.thecpu.r_op_Av[5] I1=thedesign.swic.thecpu.r_op_Bv[5]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5] I0=thedesign.swic.thecpu.r_op_Av[4] I1=thedesign.swic.thecpu.r_op_Bv[4]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4] I0=thedesign.swic.thecpu.r_op_Av[3] I1=thedesign.swic.thecpu.r_op_Bv[3]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31] I0=thedesign.swic.thecpu.r_op_Av[30] I1=thedesign.swic.thecpu.r_op_Bv[30]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] I0=thedesign.swic.thecpu.r_op_Av[2] I1=thedesign.swic.thecpu.r_op_Bv[2]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29] CO=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30] I0=thedesign.swic.thecpu.r_op_Av[29] I1=thedesign.swic.thecpu.r_op_Bv[29]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D Q=thedesign.swic.thecpu.doalu.o_c[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D Q=thedesign.swic.thecpu.doalu.o_c[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D Q=thedesign.swic.thecpu.doalu.o_c[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[52] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[20] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[20] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[52] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[20] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I3=thedesign.swic.thecpu.r_op_Av[20] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[11] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[20] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[20] I2=thedesign.swic.thecpu.r_op_Bv[20] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[20] I1=thedesign.swic.thecpu.r_op_Bv[20] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O I3=thedesign.swic.thecpu.r_op_Av[20] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D Q=thedesign.swic.thecpu.doalu.o_c[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[51] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[19] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[19] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[19] I2=thedesign.swic.thecpu.r_op_Bv[19] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[19] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[12] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[19] I1=thedesign.swic.thecpu.r_op_Bv[19] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[51] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[19] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I2=thedesign.swic.thecpu.r_op_Bv[19] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[19] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=thedesign.swic.thecpu.r_op_Av[19] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=thedesign.swic.thecpu.r_op_Av[9] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=thedesign.swic.thecpu.r_op_Av[8] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] I0=thedesign.swic.thecpu.r_op_Av[28] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[28] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] I0=thedesign.swic.thecpu.r_op_Av[27] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] I0=thedesign.swic.thecpu.r_op_Av[26] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[26] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] I0=thedesign.swic.thecpu.r_op_Av[25] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] I0=thedesign.swic.thecpu.r_op_Av[24] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] I0=thedesign.swic.thecpu.r_op_Av[23] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=thedesign.swic.thecpu.r_op_Av[22] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[22] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=thedesign.swic.thecpu.r_op_Av[21] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=thedesign.swic.thecpu.r_op_Av[20] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[20] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=thedesign.swic.thecpu.r_op_Av[1] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=thedesign.swic.thecpu.r_op_Av[7] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=thedesign.swic.thecpu.r_op_Av[18] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[18] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=thedesign.swic.thecpu.r_op_Av[17] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=thedesign.swic.thecpu.r_op_Av[16] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[16] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=thedesign.swic.thecpu.r_op_Av[15] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=thedesign.swic.thecpu.r_op_Av[14] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=thedesign.swic.thecpu.r_op_Av[13] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=thedesign.swic.thecpu.r_op_Av[12] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[12] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=thedesign.swic.thecpu.r_op_Av[11] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=thedesign.swic.thecpu.r_op_Av[10] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] I0=thedesign.swic.thecpu.r_op_Av[0] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=thedesign.swic.thecpu.r_op_Av[6] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=thedesign.swic.thecpu.r_op_Av[5] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=thedesign.swic.thecpu.r_op_Av[4] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=thedesign.swic.thecpu.r_op_Av[3] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] I0=thedesign.swic.thecpu.r_op_Av[30] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[30] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=thedesign.swic.thecpu.r_op_Av[2] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] CO=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] I0=thedesign.swic.thecpu.r_op_Av[29] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[19] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D Q=thedesign.swic.thecpu.doalu.o_c[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[50] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[18] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[50] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[13] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[18] I2=thedesign.swic.thecpu.r_op_Bv[18] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[18] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[18] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[18] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[18] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I2=thedesign.swic.thecpu.r_op_Bv[18] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[18] I1=thedesign.swic.thecpu.r_op_Bv[18] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D Q=thedesign.swic.thecpu.doalu.o_c[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[49] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[17] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[17] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[17] I2=thedesign.swic.thecpu.r_op_Bv[17] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[49] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[14] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[17] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[17] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[17] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Av[17] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[17] I1=thedesign.swic.thecpu.r_op_Bv[17] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Av[17] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D Q=thedesign.swic.thecpu.doalu.o_c[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[48] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[16] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.i_stb I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[16] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[15] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I3=thedesign.swic.thecpu.r_op_Av[16] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[16] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[16] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Av[16] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[16] I2=thedesign.swic.thecpu.r_op_Bv[16] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[48] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[16] I1=thedesign.swic.thecpu.r_op_Bv[16] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D Q=thedesign.swic.thecpu.doalu.o_c[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[47] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[15] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.i_stb I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[47] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[15] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[15] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[15] I2=thedesign.swic.thecpu.r_op_Bv[15] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[15] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[15] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[16] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O I3=thedesign.swic.thecpu.r_op_Av[15] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[15] I1=thedesign.swic.thecpu.r_op_Bv[15] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D Q=thedesign.swic.thecpu.doalu.o_c[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[46] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[14] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[14] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O I3=thedesign.swic.thecpu.r_op_Av[14] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[46] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[17] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[14] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[14] I2=thedesign.swic.thecpu.r_op_Bv[14] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[14] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[14] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[14] I1=thedesign.swic.thecpu.r_op_Bv[14] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[4] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Bv[1] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D Q=thedesign.swic.thecpu.doalu.o_c[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[45] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[13] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[13] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[13] I1=thedesign.swic.thecpu.r_op_Bv[13] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[13] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O I3=thedesign.swic.thecpu.r_op_Av[13] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[45] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[18] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[13] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[13] I2=thedesign.swic.thecpu.r_op_Bv[13] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[13] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[13] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Bv[2] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[26] I3=thedesign.swic.thecpu.r_op_Av[25] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[28] I3=thedesign.swic.thecpu.r_op_Av[27] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[22] I3=thedesign.swic.thecpu.r_op_Av[21] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[24] I3=thedesign.swic.thecpu.r_op_Av[23] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D Q=thedesign.swic.thecpu.doalu.o_c[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[44] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[12] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.i_stb I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[44] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[12] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[12] I2=thedesign.swic.thecpu.r_op_Bv[12] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[12] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[12] I1=thedesign.swic.thecpu.r_op_Bv[12] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I1=thedesign.swic.thecpu.r_op_Bv[19] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[12] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[4] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D Q=thedesign.swic.thecpu.doalu.o_c[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[43] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[11] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[11] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[20] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[11] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[11] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[11] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[11] I1=thedesign.swic.thecpu.r_op_Bv[11] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[11] I2=thedesign.swic.thecpu.r_op_Bv[11] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[43] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[11] I2=thedesign.swic.thecpu.r_op_Bv[11] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[61] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[29] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.i_stb O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[29] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I2=thedesign.swic.thecpu.r_op_Bv[29] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[29] I1=thedesign.swic.thecpu.r_op_Bv[29] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[29] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[29] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[29] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[29] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[61] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[29] I2=thedesign.swic.thecpu.r_op_Bv[29] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010111100001101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[2] I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[1] I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001100000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[16] I3=thedesign.swic.thecpu.r_op_Av[17] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[20] I3=thedesign.swic.thecpu.r_op_Av[21] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D Q=thedesign.swic.thecpu.doalu.o_c[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D Q=thedesign.swic.thecpu.doalu.o_c[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[42] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[10] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[10] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[21] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[10] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[10] I2=thedesign.swic.thecpu.r_op_Bv[10] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[42] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I1=thedesign.swic.thecpu.r_op_Av[10] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[10] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[10] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000111011001
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[10] I1=thedesign.swic.thecpu.r_op_Bv[10] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D Q=thedesign.swic.thecpu.doalu.o_c[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[41] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[9] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[9] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O I3=thedesign.swic.thecpu.r_op_Av[9] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[9] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[22] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[9] I2=thedesign.swic.thecpu.r_op_Bv[9] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[41] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[9] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[9] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[9] I1=thedesign.swic.thecpu.r_op_Bv[9] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D Q=thedesign.swic.thecpu.doalu.o_c[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[40] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[8] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[8] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I2=thedesign.swic.thecpu.r_op_Av[8] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[8] I1=thedesign.swic.thecpu.r_op_Bv[8] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[8] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[8] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[8] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[23] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[8] I2=thedesign.swic.thecpu.r_op_Bv[8] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[40] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[8] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[4] I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[17] I3=thedesign.swic.thecpu.r_op_Av[16] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[19] I3=thedesign.swic.thecpu.r_op_Av[18] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[21] I3=thedesign.swic.thecpu.r_op_Av[20] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.op_valid_alu I1=thedesign.swic.thecpu.op_valid_SB_LUT4_I1_O_SB_LUT4_I1_O I2=thedesign.swic.thecpu.op_valid_mem I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D Q=thedesign.swic.thecpu.doalu.o_c[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[39] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[7] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[7] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[39] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[7] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[24] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[7] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[7] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[7] I2=thedesign.swic.thecpu.r_op_Bv[7] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[7] I1=thedesign.swic.thecpu.r_op_Bv[7] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O I3=thedesign.swic.thecpu.r_op_Av[7] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D Q=thedesign.swic.thecpu.doalu.o_c[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[38] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[6] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[38] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[6] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[25] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I2=thedesign.swic.thecpu.r_op_Bv[6] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[6] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[6] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[6] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av[6] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[6] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O I2=thedesign.swic.thecpu.r_op_Bv[6] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[6] I2=thedesign.swic.thecpu.r_op_Bv[6] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D Q=thedesign.swic.thecpu.doalu.o_c[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[37] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[5] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[37] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[5] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[5] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[26] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[5] I1=thedesign.swic.thecpu.r_op_Bv[5] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[5] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[5] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[5] I2=thedesign.swic.thecpu.r_op_Bv[5] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[5] I2=thedesign.swic.thecpu.r_op_Bv[5] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[18] I3=thedesign.swic.thecpu.r_op_Av[17] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[20] I3=thedesign.swic.thecpu.r_op_Av[19] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[14] I3=thedesign.swic.thecpu.r_op_Av[13] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[16] I3=thedesign.swic.thecpu.r_op_Av[15] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[10] I3=thedesign.swic.thecpu.r_op_Av[9] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[12] I3=thedesign.swic.thecpu.r_op_Av[11] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[6] I3=thedesign.swic.thecpu.r_op_Av[5] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[8] I3=thedesign.swic.thecpu.r_op_Av[7] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D Q=thedesign.swic.thecpu.doalu.o_c[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[36] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[4] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[36] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[4] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[27] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[4] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[4] I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[4] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[4] I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[2] I1=thedesign.swic.thecpu.instruction_decoder.o_op[1] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I3=thedesign.swic.thecpu.instruction_decoder.o_op[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111110111101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.r_op_Bv[4] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[9] I3=thedesign.swic.thecpu.r_op_Av[8] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[11] I3=thedesign.swic.thecpu.r_op_Av[10] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[5] I3=thedesign.swic.thecpu.r_op_Av[4] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[7] I3=thedesign.swic.thecpu.r_op_Av[6] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[13] I3=thedesign.swic.thecpu.r_op_Av[12] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[15] I3=thedesign.swic.thecpu.r_op_Av[14] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D Q=thedesign.swic.thecpu.doalu.o_c[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[35] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[35] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[28] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[3] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[3] I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[3] I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[2] I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D Q=thedesign.swic.thecpu.doalu.o_c[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[34] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[29] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[34] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[2] I2=thedesign.swic.thecpu.r_op_Bv[2] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[2] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.r_op_Av[2] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[2] I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[2] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[0] I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.r_op_Av[3] I3=thedesign.swic.thecpu.r_op_Av[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Bv[1] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D Q=thedesign.swic.thecpu.doalu.o_c[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[33] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[30] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[33] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[1] I2=thedesign.swic.thecpu.r_op_Bv[1] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[1] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O I2=thedesign.swic.thecpu.r_op_Bv[1] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[2] I3=thedesign.swic.thecpu.r_op_Av[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[4] I3=thedesign.swic.thecpu.r_op_Av[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.o_op[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Bv[1] I3=thedesign.swic.thecpu.r_op_Av[30] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[60] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[28] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[28] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[28] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I2=thedesign.swic.thecpu.r_op_Bv[28] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[28] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[28] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[28] I1=thedesign.swic.thecpu.r_op_Bv[28] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[28] I2=thedesign.swic.thecpu.r_op_Bv[28] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[60] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[4] I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[3] I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[2] I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[1] I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[29] I3=thedesign.swic.thecpu.r_op_Av[28] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D Q=thedesign.swic.thecpu.doalu.o_c[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D Q=thedesign.swic.thecpu.doalu.o_c[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[0] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[32] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[0] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=$true O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[32] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[0] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[31] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I1=thedesign.swic.thecpu.r_op_Av[0] I2=thedesign.swic.thecpu.r_op_Bv[0] I3=$false O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010100000101000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av[0] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[0] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O I2=thedesign.swic.thecpu.r_op_Bv[0] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[4] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[3] I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[2] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[0] I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.r_op_Av[1] I3=thedesign.swic.thecpu.r_op_Av[0] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[1] I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[3] I3=thedesign.swic.thecpu.r_op_Av[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[59] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[27] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[27] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[27] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[27] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I2=thedesign.swic.thecpu.r_op_Bv[27] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[27] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[27] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[59] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[4] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[27] I2=thedesign.swic.thecpu.r_op_Bv[27] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[27] I1=thedesign.swic.thecpu.r_op_Bv[27] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[2] I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[3] I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001111100001110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D Q=thedesign.swic.thecpu.doalu.o_c[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[58] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[26] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[26] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[58] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[26] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[5] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[26] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[26] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[26] I2=thedesign.swic.thecpu.r_op_Bv[26] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[26] I1=thedesign.swic.thecpu.r_op_Bv[26] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O I3=thedesign.swic.thecpu.r_op_Av[26] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[2] I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[3] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110101011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[31] I2=thedesign.swic.thecpu.r_op_Bv[2] I3=thedesign.swic.thecpu.r_op_Bv[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D Q=thedesign.swic.thecpu.doalu.o_c[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[57] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[25] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[25] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[25] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[25] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[57] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[25] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[6] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[25] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I2=thedesign.swic.thecpu.r_op_Bv[25] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[25] I2=thedesign.swic.thecpu.r_op_Bv[25] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[25] I1=thedesign.swic.thecpu.r_op_Bv[25] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[4] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[2] I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[30] I3=thedesign.swic.thecpu.r_op_Av[29] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.o_op[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[3] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D Q=thedesign.swic.thecpu.doalu.o_c[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[56] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[24] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.i_stb I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[24] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I3=thedesign.swic.thecpu.r_op_Av[24] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[24] I1=thedesign.swic.thecpu.r_op_Bv[24] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[24] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[24] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[7] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[24] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O I3=thedesign.swic.thecpu.r_op_Av[24] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[56] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[24] I2=thedesign.swic.thecpu.r_op_Bv[24] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.instruction_decoder.o_op[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[3] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[7] I3=thedesign.swic.thecpu.r_op_Av[8] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[5] I3=thedesign.swic.thecpu.r_op_Av[6] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[3] I3=thedesign.swic.thecpu.r_op_Av[4] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[1] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.r_op_Av[0] I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000110110001
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[1] I3=thedesign.swic.thecpu.r_op_Av[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Av[0] I3=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[23] I3=thedesign.swic.thecpu.r_op_Av[24] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[21] I3=thedesign.swic.thecpu.r_op_Av[22] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[19] I3=thedesign.swic.thecpu.r_op_Av[20] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[17] I3=thedesign.swic.thecpu.r_op_Av[18] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I3=thedesign.swic.thecpu.r_op_Av[31] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D Q=thedesign.swic.thecpu.doalu.o_c[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[55] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[23] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[55] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[8] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[23] I2=thedesign.swic.thecpu.r_op_Bv[23] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[23] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I3=thedesign.swic.thecpu.r_op_Bv[23] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[23] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I2=thedesign.swic.thecpu.r_op_Bv[23] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I1=thedesign.swic.thecpu.r_op_Av[23] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[23] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[23] I1=thedesign.swic.thecpu.r_op_Bv[23] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[4] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[18] I3=thedesign.swic.thecpu.r_op_Av[19] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[22] I3=thedesign.swic.thecpu.r_op_Av[23] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[31] I1=thedesign.swic.thecpu.instruction_decoder.o_op[1] I2=thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D Q=thedesign.swic.thecpu.doalu.o_c[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[54] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[22] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I3=thedesign.swic.thecpu.r_op_Av[22] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[22] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[22] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[54] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[9] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[22] I2=thedesign.swic.thecpu.r_op_Bv[22] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[22] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Av[22] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[22] I1=thedesign.swic.thecpu.r_op_Bv[22] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[23] I3=thedesign.swic.thecpu.r_op_Av[22] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[25] I3=thedesign.swic.thecpu.r_op_Av[24] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[27] I3=thedesign.swic.thecpu.r_op_Av[26] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D Q=thedesign.swic.thecpu.doalu.o_c[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.o_hi I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[53] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[21] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[53] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[21] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.r_op_Bv[21] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[21] I2=thedesign.swic.thecpu.r_op_Bv[21] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[21] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[10] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[3] I2=thedesign.swic.thecpu.instruction_decoder.o_op[1] I3=thedesign.swic.thecpu.instruction_decoder.o_op[2] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I3=thedesign.swic.thecpu.r_op_Av[21] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[21] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Av[21] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[21] I1=thedesign.swic.thecpu.r_op_Bv[21] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[4] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Bv[3] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_op[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.i_stb I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.o_hi I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[62] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[30] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[30] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_3_O I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_1_O I3=thedesign.swic.thecpu.r_op_Av[30] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[30] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av[30] I1=thedesign.swic.thecpu.r_op_Bv[30] I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_2_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[30] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Av[30] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I0_O O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[62] I1=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I1_O I3=thedesign.swic.thecpu.r_op_Bv[1] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av[30] I2=thedesign.swic.thecpu.r_op_Bv[30] I3=thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=thedesign.swic.thecpu.r_op_Bv[4] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[2] I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.r_op_Bv[4] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_op[1] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O I1=thedesign.swic.thecpu.r_op_Bv[3] I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010111100001101
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Bv[2] I1=thedesign.swic.thecpu.r_op_Bv[1] I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001111100001110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Bv[0] I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.r_op_Av[30] O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.o_valid_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.doalu.o_valid R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:182|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I3=thedesign.swic.thecpu.doalu.o_valid O=thedesign.swic.thecpu.doalu.o_valid_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[31] E=thedesign.swic.thecpu.doalu.i_stb Q=thedesign.swic.thecpu.doalu.pre_sign
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:136|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.r_busy_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.doalu.r_busy R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_stb O=thedesign.swic.thecpu.doalu.r_busy_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.r_busy I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_busy O=thedesign.swic.thecpu.doalu.r_busy_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.set_ovfl_SB_DFFE_Q_D E=thedesign.swic.thecpu.doalu.i_stb Q=thedesign.swic.thecpu.doalu.set_ovfl
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.set_ovfl_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_DFFE_Q_D O=thedesign.swic.thecpu.doalu.set_ovfl_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_op[2] I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I2=thedesign.swic.thecpu.instruction_decoder.o_op[1] I3=thedesign.swic.thecpu.instruction_decoder.o_op[3] O=thedesign.swic.thecpu.doalu.set_ovfl_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000101000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.set_ovfl I2=thedesign.swic.thecpu.doalu.pre_sign I3=thedesign.swic.thecpu.doalu.n O=thedesign.swic.thecpu.doalu.set_ovfl_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_1_O I2=thedesign.swic.thecpu.doalu.set_ovfl_SB_LUT4_I1_O I3=thedesign.swic.thecpu.flags[3] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_O I2=thedesign.swic.thecpu.doalu.set_ovfl_SB_LUT4_I1_O I3=thedesign.swic.thecpu.iflags[3] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done_SB_DFF_Q_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D[4] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[4] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D[3] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[3] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D[2] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[2] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D[1] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[1] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_4_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[0] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[5] I2=$true I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[4] I2=$true I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[3] I2=$true I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[2] I2=$true I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[1] I2=$true I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[4] I1=$true
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[3] I1=$true
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[2] I1=$true
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[0] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[1] I1=$true
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSS C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D[5] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[5] S=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[5] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[4] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[3] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[2] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I0_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[1] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Av[31] I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed I3=thedesign.swic.thecpu.r_op_Bv[31] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_DFFESR_Q_D E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_stb I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I1=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_stb I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011011100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_done_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_done R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_done_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_done I1=thedesign.swic.thecpu.doalu.i_stb I2=thedesign.swic.thecpu.DIVIDE.thedivide.i_signed_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.doalu.o_valid_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[63] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[62] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[53] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[52] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[51] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[50] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[49] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[48] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[47] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[46] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[45] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[44] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[61] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[43] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[42] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[41] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[40] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[39] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[38] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[37] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[36] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[35] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[34] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[60] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_30_D E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[33] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[32] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[31] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[30] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[29] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[28] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[27] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[26] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[25] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[24] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[59] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[23] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[22] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[21] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[20] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[19] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[18] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[17] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[16] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[15] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[14] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[58] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[13] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[12] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[11] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[10] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[9] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[8] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[7] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[6] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[5] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[4] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[57] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[3] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[2] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[1] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[0] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[56] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[55] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[54] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[42] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[9] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[41] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[8] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[61] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[28] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[60] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[27] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[59] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[26] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[58] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[25] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[57] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[24] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[56] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[23] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[55] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[22] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[54] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[21] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[53] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[20] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[34] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[33] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[40] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[7] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[52] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[19] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[51] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[18] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[50] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[17] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[49] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[16] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[48] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[15] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[47] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[14] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[46] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[13] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[45] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[12] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[44] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[11] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[43] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[10] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[39] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[6] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[38] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[5] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[37] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[4] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[36] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[63] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[30] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[35] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[62] I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[29] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[9] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[10] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[42] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[8] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[9] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[41] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[27] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[28] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[60] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[26] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[27] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[59] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[25] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[26] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[58] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[24] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[25] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[57] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[23] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[24] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[56] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[22] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[23] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[55] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[21] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[22] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[54] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[20] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[21] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[53] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[33] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[34] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[19] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[20] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[52] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[7] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[8] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[40] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[18] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[19] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[51] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[17] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[18] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[50] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[16] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[17] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[49] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[15] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[16] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[48] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[14] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[15] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[47] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[13] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[14] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[46] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[12] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[13] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[45] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[11] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[12] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[44] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[10] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[11] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[43] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[6] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[7] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[39] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[5] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[6] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[38] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[4] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[5] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[37] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[3] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[4] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[36] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[2] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[35] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[29] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[30] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[62] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[28] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[29] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[61] I1=$false
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:129|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[32] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[31] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[22] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[21] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[20] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[19] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[18] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[17] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[16] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[15] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[14] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[13] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[30] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[12] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[11] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[10] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[9] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[8] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[7] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[6] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[5] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[4] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[3] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[29] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[2] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[1] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[0] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[28] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[27] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[26] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[25] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[24] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av[23] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a_SB_DFFE_Q_E Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[32] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[32] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_1_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_10_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[22] I3=thedesign.swic.thecpu.r_op_Bv[21] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_11_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[21] I3=thedesign.swic.thecpu.r_op_Bv[20] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_12_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[20] I3=thedesign.swic.thecpu.r_op_Bv[19] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_13_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[19] I3=thedesign.swic.thecpu.r_op_Bv[18] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_14_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[18] I3=thedesign.swic.thecpu.r_op_Bv[17] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_15_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[17] I3=thedesign.swic.thecpu.r_op_Bv[16] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_16_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[16] I3=thedesign.swic.thecpu.r_op_Bv[15] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_17_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[15] I3=thedesign.swic.thecpu.r_op_Bv[14] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_18_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[14] I3=thedesign.swic.thecpu.r_op_Bv[13] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_19_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[13] I3=thedesign.swic.thecpu.r_op_Bv[12] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[31] I3=thedesign.swic.thecpu.r_op_Bv[30] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_2_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_20_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[12] I3=thedesign.swic.thecpu.r_op_Bv[11] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_21_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[11] I3=thedesign.swic.thecpu.r_op_Bv[10] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_22_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[10] I3=thedesign.swic.thecpu.r_op_Bv[9] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_23_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[9] I3=thedesign.swic.thecpu.r_op_Bv[8] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_24_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[8] I3=thedesign.swic.thecpu.r_op_Bv[7] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_25_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[7] I3=thedesign.swic.thecpu.r_op_Bv[6] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_26_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[6] I3=thedesign.swic.thecpu.r_op_Bv[5] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_27_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[5] I3=thedesign.swic.thecpu.r_op_Bv[4] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_28_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[4] I3=thedesign.swic.thecpu.r_op_Bv[3] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_29_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[3] I3=thedesign.swic.thecpu.r_op_Bv[2] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[30] I3=thedesign.swic.thecpu.r_op_Bv[29] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_3_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_30_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[2] I3=thedesign.swic.thecpu.r_op_Bv[1] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_31_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[1] I3=thedesign.swic.thecpu.r_op_Bv[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[29] I3=thedesign.swic.thecpu.r_op_Bv[28] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_4_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[28] I3=thedesign.swic.thecpu.r_op_Bv[27] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_5_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[27] I3=thedesign.swic.thecpu.r_op_Bv[26] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_6_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[26] I3=thedesign.swic.thecpu.r_op_Bv[25] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_7_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[25] I3=thedesign.swic.thecpu.r_op_Bv[24] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_8_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[24] I3=thedesign.swic.thecpu.r_op_Bv[23] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_9_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[23] I3=thedesign.swic.thecpu.r_op_Bv[22] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[32] I3=thedesign.swic.thecpu.r_op_Bv[31] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[65] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_1_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[64] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_10_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[55] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[56] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[56] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[23] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[56] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[23] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[23] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_11_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[54] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[55] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[55] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[22] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[55] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[22] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[22] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_12_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[53] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[54] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[54] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[21] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[54] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[21] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[21] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_13_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[52] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[53] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[53] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[20] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[53] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[20] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[20] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_14_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[51] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[52] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[52] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[19] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[52] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[19] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[19] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_15_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[50] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[51] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[51] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[18] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[51] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[18] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[18] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_16_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[49] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[50] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[50] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[17] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[50] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[17] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[17] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_17_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[48] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[49] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[49] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[16] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[49] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[16] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[16] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_18_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[47] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[48] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[48] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[15] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[48] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[15] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[15] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_19_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[46] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[47] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[47] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[14] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[47] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[14] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[14] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[65] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[32] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[32] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[65] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[32] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_2_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[63] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_20_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[45] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[46] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[46] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[13] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[46] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[13] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[13] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_21_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[44] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[45] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[45] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[12] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[45] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[12] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[12] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_22_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[43] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[44] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[44] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[11] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[44] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[11] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[11] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_23_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[42] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[43] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[43] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[10] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[43] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[10] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[10] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_24_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[41] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_24_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[42] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[42] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[9] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[42] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[9] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_25_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[40] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[41] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[41] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[8] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[41] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[8] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_26_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[39] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_26_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[40] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[40] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[7] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[40] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[7] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_27_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[38] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[39] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[39] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[6] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[39] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[6] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_27_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_28_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[37] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_28_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[38] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[38] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[5] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[38] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[5] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_29_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[36] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[37] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[37] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[4] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[37] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[4] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[64] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[32] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[64] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[31] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[64] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[31] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[31] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_3_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[62] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_30_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[35] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_30_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_30_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[36] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[36] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[3] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[36] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[3] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_31_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[34] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_31_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_31_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[35] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_31_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[35] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[2] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[35] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[2] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_31_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_32_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[33] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_32_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_32_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_32_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[34] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_32_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_32_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[34] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_32_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[1] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_32_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[34] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[1] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_32_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_33_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[32] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_33_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_33_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_33_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[33] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_33_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=$false O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_33_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[33] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_33_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_33_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[33] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[0] I3=$false O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_33_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[32] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[31] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[31] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[30] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[30] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[29] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[29] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[28] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[28] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[27] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[27] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[26] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[63] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[63] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[30] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[63] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[30] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[30] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_4_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[61] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[26] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[25] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[25] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[24] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[24] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[23] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[23] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[22] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[22] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[21] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[21] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[20] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[20] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[19] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[19] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[18] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[18] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[17] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[17] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[16] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[62] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[62] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[29] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[62] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[29] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[29] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_5_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[60] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[16] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[15] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[15] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[14] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[14] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[13] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[13] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[12] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[12] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[11] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[11] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[10] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[10] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[9] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[9] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[8] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[8] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[7] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[7] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[6] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[61] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[61] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[28] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[61] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[28] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[28] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_6_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[59] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[6] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[5] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[5] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[4] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[4] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[3] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[3] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[2] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[2] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[1] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[1] Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[0] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[60] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[60] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[27] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[60] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[27] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[27] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_7_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[58] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[59] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[59] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[26] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[59] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[26] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[26] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_8_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[57] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[58] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[58] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[25] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[58] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[25] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[25] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D Q=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[56] R=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[57] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[57] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[24] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[57] I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[24] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[24] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_LUT4_I2_O I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[32] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[65] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[32]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:114|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[32] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3 I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[65] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[10] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[42] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[9]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[41] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[8]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[29] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[30] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[62] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[29]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[28] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[29] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[61] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[28]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[27] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[28] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[60] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[27]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[26] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[27] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[59] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[26]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[25] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[26] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[58] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[25]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[24] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[25] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[57] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[24]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[23] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[24] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[56] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[23]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[22] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[23] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[55] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[21] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[22] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[54] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[21]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[20] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[21] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[53] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[20]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[40] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[7]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[34] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[1]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[19] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[20] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[52] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[19]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[18] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[19] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[51] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[18]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[17] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[18] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[50] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[17]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[16] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[17] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[49] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[16]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[15] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[16] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[48] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[15]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[14] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[15] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[47] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[14]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[13] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[14] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[46] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[13]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[12] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[13] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[45] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[12]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[11] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[12] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[44] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[11]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[39] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[6]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[10] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[11] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[43] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[10]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[33] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[0]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[38] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[5]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[37] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[4]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[36] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[3]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[31] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[32] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[64] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[31]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[30] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[31] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[63] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[30]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] CO=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] I0=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[35] I1=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[2]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:305|cpu/slowmpy.v:117|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[32] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[32] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[31] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[22] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[21] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[20] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[19] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[18] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[17] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[16] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[15] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[14] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[13] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[30] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[12] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[11] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[10] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[9] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[8] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[7] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[6] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[5] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[4] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[3] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[29] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[2] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[1] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[0] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[28] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[27] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[26] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[25] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[24] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a[23] I3=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_b[0] O=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.pwire[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_op[1] E=thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_stb Q=thedesign.swic.thecpu.doalu.thempy.o_hi
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1352|cpu/cpuops.v:130|cpu/mpyop.v:312|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.flags_SB_DFFE_Q_D E=thedesign.swic.thecpu.flags_SB_DFFE_Q_E Q=thedesign.swic.thecpu.flags[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1833|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.flags_SB_DFFE_Q_1_D E=thedesign.swic.thecpu.flags_SB_DFFE_Q_E Q=thedesign.swic.thecpu.flags[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1833|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.flags_SB_DFFE_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.wr_gpreg_vl[2] I3=thedesign.swic.thecpu.flags_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.flags_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.flags_SB_DFFE_Q_2_D E=thedesign.swic.thecpu.flags_SB_DFFE_Q_E Q=thedesign.swic.thecpu.flags[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1833|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.flags_SB_DFFE_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.wr_gpreg_vl[1] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_LUT4_I2_O O=thedesign.swic.thecpu.flags_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.flags_SB_DFFE_Q_3_D E=thedesign.swic.thecpu.flags_SB_DFFE_Q_E Q=thedesign.swic.thecpu.flags[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1833|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.flags_SB_DFFE_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.wr_gpreg_vl[0] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_O O=thedesign.swic.thecpu.flags_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.flags_SB_DFFE_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.wr_gpreg_vl[3] I2=thedesign.swic.thecpu.doalu.set_ovfl_SB_LUT4_I1_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid O=thedesign.swic.thecpu.flags_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.wr_reg_id[4] I3=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3 O=thedesign.swic.thecpu.flags_SB_DFFE_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ibus_err_flag_SB_DFFESR_Q_D E=thedesign.swic.thecpu.ibus_err_flag_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.ibus_err_flag R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2114|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.ill_err_i_SB_DFFESR_Q_E_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.ibus_err_flag I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.ibus_err_flag_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I1=thedesign.swic.thecpu.ill_err_i_SB_DFFESR_Q_E_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err O=thedesign.swic.thecpu.ibus_err_flag_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.iflags_SB_DFFE_Q_D E=thedesign.swic.thecpu.iflags_SB_DFFE_Q_E Q=thedesign.swic.thecpu.iflags[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1842|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.iflags_SB_DFFE_Q_1_D E=thedesign.swic.thecpu.iflags_SB_DFFE_Q_E Q=thedesign.swic.thecpu.iflags[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1842|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.iflags_SB_DFFE_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.wr_gpreg_vl[2] I3=thedesign.swic.thecpu.flags_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.iflags_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.iflags_SB_DFFE_Q_2_D E=thedesign.swic.thecpu.iflags_SB_DFFE_Q_E Q=thedesign.swic.thecpu.iflags[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1842|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.iflags_SB_DFFE_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.wr_gpreg_vl[1] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_c_SB_LUT4_I2_O O=thedesign.swic.thecpu.iflags_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.iflags_SB_DFFE_Q_3_D E=thedesign.swic.thecpu.iflags_SB_DFFE_Q_E Q=thedesign.swic.thecpu.iflags[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1842|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.iflags_SB_DFFE_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.wr_gpreg_vl[0] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_O O=thedesign.swic.thecpu.iflags_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.iflags_SB_DFFE_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.wr_gpreg_vl[3] I2=thedesign.swic.thecpu.doalu.set_ovfl_SB_LUT4_I1_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid O=thedesign.swic.thecpu.iflags_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3 I3=thedesign.swic.thecpu.wr_reg_id[4] O=thedesign.swic.thecpu.iflags_SB_DFFE_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ill_err_i_SB_DFFESR_Q_D E=thedesign.swic.thecpu.ill_err_i_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.ill_err_i R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2076|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.ill_err_i_SB_DFFESR_Q_E_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.ill_err_i I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.ill_err_i_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I2=thedesign.swic.cpu_break_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.ill_err_i_SB_DFFESR_Q_E_SB_LUT4_O_I3 O=thedesign.swic.thecpu.ill_err_i_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_reg_id[4] O=thedesign.swic.thecpu.ill_err_i_SB_DFFESR_Q_E_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase_SB_DFFESR_Q_D E=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase R=thedesign.swic.thecpu.instruction_decoder.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:367|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_D_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 O=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.cache_illegal_SB_DFFE_Q_D I3=thedesign.swic.thecpu.instruction_decoder.i_ce O=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.i_ce_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.i_ce_SB_LUT4_O_I1 I2=thedesign.swic.cpu_break_SB_LUT4_I3_O I3=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3 O=thedesign.swic.thecpu.instruction_decoder.i_ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.doalu.r_busy_SB_LUT4_I2_O I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl_SB_LUT4_I3_O O=thedesign.swic.thecpu.instruction_decoder.i_ce_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.cache_illegal_SB_DFFE_Q_D O=thedesign.swic.thecpu.instruction_decoder.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[13] O=thedesign.swic.thecpu.instruction_decoder.iword[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_1_I2 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[14] O=thedesign.swic.thecpu.instruction_decoder.iword[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_1_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[30] I3=thedesign.hb_dwbi_delay.o_wb_data[30] O=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_1_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_2_I2 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[12] O=thedesign.swic.thecpu.instruction_decoder.iword[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_2_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[28] I3=thedesign.hb_dwbi_delay.o_wb_data[28] O=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_2_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_3_I2 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[5] O=thedesign.swic.thecpu.instruction_decoder.iword[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_3_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[21] I3=thedesign.hb_dwbi_delay.o_wb_data[21] O=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_3_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_4_I2 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[4] O=thedesign.swic.thecpu.instruction_decoder.iword[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_4_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_4_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[20] I3=thedesign.hb_dwbi_delay.o_wb_data[20] O=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_4_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_5_I2 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[11] O=thedesign.swic.thecpu.instruction_decoder.iword[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_5_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[27] I3=thedesign.hb_dwbi_delay.o_wb_data[27] O=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_5_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_6_I2 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[3] O=thedesign.swic.thecpu.instruction_decoder.iword[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_6_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[19] I3=thedesign.hb_dwbi_delay.o_wb_data[19] O=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_6_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[29] I3=thedesign.hb_dwbi_delay.o_wb_data[29] O=thedesign.swic.thecpu.instruction_decoder.iword_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_ALU
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.o_op_SB_DFFESR_Q_R I3=thedesign.swic.thecpu.instruction_decoder.w_wR_SB_LUT4_O_I0 O=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_mem_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op[1] O=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_cis_op[0] I1=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.instruction_decoder.w_mem_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op[1] O=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op[3] I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op[2] O=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.op_valid_SB_DFFESR_Q_D I2=thedesign.swic.thecpu.instruction_decoder.o_illegal I3=thedesign.swic.thecpu.instruction_decoder.o_ALU O=thedesign.swic.thecpu.op_valid_alu_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_div E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_DV
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_DV I2=thedesign.swic.thecpu.op_valid_SB_DFFESR_Q_D I3=thedesign.swic.thecpu.instruction_decoder.o_illegal O=thedesign.swic.thecpu.op_valid_div_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_mem E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_M
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_M I2=thedesign.swic.thecpu.op_valid_SB_DFFESR_Q_D I3=thedesign.swic.thecpu.instruction_decoder.o_illegal O=thedesign.swic.thecpu.op_valid_mem_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_break E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_break
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_break I3=thedesign.swic.thecpu.instruction_decoder.o_illegal O=thedesign.swic.thecpu.r_op_break_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword[21] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_cond[2] R=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword[20] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_cond[1] R=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword[19] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_cond[0] R=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.dcd_preA[4] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] I3=thedesign.swic.thecpu.SET_GIE.r_gie O=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.dcd_preB[4] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.dcd_preA[4] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_dcdR[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword[30] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_dcdR[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword[29] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_dcdR[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword[28] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_dcdR[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.iword[27] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_dcdR[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_illegal_SB_DFFESS_Q_D E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_illegal S=thedesign.swic.thecpu.instruction_decoder.w_lock
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:389|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_illegal_SB_DFFESS_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.pf.o_illegal I3=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase O=thedesign.swic.thecpu.instruction_decoder.o_illegal_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.o_illegal_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_I1_O I3=thedesign.swic.thecpu.instruction_decoder.o_illegal_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_illegal_SB_DFFESS_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_2_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_illegal_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_cis_op[1] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_op[1] R=thedesign.swic.thecpu.instruction_decoder.o_op_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_cis_op[3] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_op[3] S=thedesign.swic.thecpu.instruction_decoder.o_op_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_cis_op[2] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_op[2] S=thedesign.swic.thecpu.instruction_decoder.o_op_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFESR_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[1] R=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[1] I3=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_1_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_10_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_10_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_10_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_10_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[14] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[14] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[13] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_11_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_11_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_11_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_11_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[13] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[13] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[12] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_12_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_12_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_12_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_12_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[12] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[12] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[11] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_13_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_13_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_13_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_13_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[11] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[11] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[10] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_14_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_14_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_14_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_14_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[10] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[10] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[9] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_15_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_15_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_15_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_15_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[9] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[9] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[8] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_16_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_16_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_16_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_16_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[8] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[8] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[7] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_17_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_17_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_17_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_17_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[7] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[7] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[6] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_18_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_18_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_18_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_18_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[6] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[6] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[5] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_19_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_19_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_19_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_19_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[5] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[5] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[4] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_1_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_1_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[23] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[23] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[22] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_2_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_20_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_20_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_20_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_20_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[4] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[4] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_21_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_21_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_21_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_21_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[3] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[3] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I1=thedesign.swic.thecpu.pf.o_pc[2] I2=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011111000010100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[31] I3=thedesign.hb_dwbi_delay.o_wb_data[31] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase O=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[2] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[1] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_2_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_2_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[22] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[22] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[21] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_3_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_3_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_3_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_3_D_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.pf.o_pc[21] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[21] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[20] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_4_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_4_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_4_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_4_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[20] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[20] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[19] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_5_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_5_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_5_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_5_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[19] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[19] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[18] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_6_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_6_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_6_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_6_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[18] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[18] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[17] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_7_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_7_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_7_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_7_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[17] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[17] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[16] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_8_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_8_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_8_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_8_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[16] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[16] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[15] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_9_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.o_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:429|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_9_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_9_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[15] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_pc[15] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[14] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.o_pc[24] I3=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[23] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010100010
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_pc[24] O=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[9] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[10] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[10]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[8] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[9] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[9]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[20] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[21] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[21]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc[1] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[2]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[19] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[20] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[20]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[18] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[19] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[19]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[17] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[18] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[18]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[16] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[17] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[17]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[15] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[16] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[16]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[14] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[15] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[15]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[13] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[14] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[14]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[12] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[13] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[13]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[7] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[8] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[8]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[11] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[12] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[12]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[10] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[11] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[11]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[6] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[7] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[7]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[5] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[6] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[6]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[4] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[5] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[5]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[3] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[4] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[4]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[2] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[3]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[22] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[23] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[23]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[21] CO=thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[22] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_pc[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:439|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_rB E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_rB
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_wF E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_wF
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_wR E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.o_wR
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[22] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[21] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[12] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[11] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[10] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[9] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[8] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[7] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[6] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[5] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[4] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[3] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[20] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[2] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[1] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[0] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[19] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[18] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[17] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[16] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[15] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[14] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_I[13] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_I[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[14] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[13] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[4] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[3] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[2] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[1] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[0] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[12] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[11] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[10] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[9] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[8] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[7] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[6] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn[5] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:458|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O Q=thedesign.swic.thecpu.instruction_decoder.r_valid R=thedesign.swic.thecpu.instruction_decoder.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:743|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.r_valid I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q O=thedesign.swic.thecpu.op_valid_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.swic.thecpu.instruction_decoder.w_I[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_1_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.swic.thecpu.instruction_decoder.w_I[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_4_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_6_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_2_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_12_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_13_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_16_I1 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_14_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_2_I2 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_16_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_17_I1 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_7_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.iword[21] O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_17_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_18_I1 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_8_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.iword[20] O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_9_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.iword[19] O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.iword[21] I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_2_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.swic.thecpu.instruction_decoder.w_I[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_10_I3 I3=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_11_I3 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3 I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_3_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_4_I3 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_3_I3 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_22_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.iword[20] I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_3_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.swic.thecpu.instruction_decoder.w_I[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.iword[19] I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_4_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.swic.thecpu.instruction_decoder.w_I[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_4_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_5_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.swic.thecpu.instruction_decoder.w_I[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_21_I3 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_6_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_6_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_22_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_4_I3 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_6_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_6_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_22_I3 I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_3_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_7_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_7_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_4_I3 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_7_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_7_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_3_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I2=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_8_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_8_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_4_I1 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_8_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_4_I3 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_8_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_8_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_4_I1 I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_3_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_9_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_4_I3 I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_3_I3 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_9_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_2_I2 O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_2_I2 I2=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_break
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_cis_op[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_1_I3 O=thedesign.swic.thecpu.instruction_decoder.w_cis_op[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001001110010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_2_I1 O=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_2_I1 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1 O=thedesign.swic.thecpu.instruction_decoder.w_cis_op[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_2_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[9] O=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[25] I3=thedesign.hb_dwbi_delay.o_wb_data[25] O=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3 O=thedesign.swic.thecpu.instruction_decoder.w_cis_op[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[24] I3=thedesign.hb_dwbi_delay.o_wb_data[24] O=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[8] O=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_2_I1 I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 O=thedesign.swic.thecpu.instruction_decoder.w_mem_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101011001
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1 I2=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3 O=thedesign.swic.thecpu.instruction_decoder.o_illegal_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op[1] O=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_2_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_I_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_2_I1 I3=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1 O=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_2_I1 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.iword[27] I2=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.iword[29] I2=thedesign.swic.thecpu.instruction_decoder.iword[30] I3=thedesign.swic.thecpu.instruction_decoder.iword[28] O=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O O=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.iword[27] I1=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_dcdA_pc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_dcdB_cc_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.dcd_preB[0] O=thedesign.swic.thecpu.instruction_decoder.w_dcdB_cc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_dcdB_cc_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O O=thedesign.swic.thecpu.instruction_decoder.w_dcdB_cc_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preB[2] I2=thedesign.swic.thecpu.dcd_preB[3] I3=thedesign.swic.thecpu.dcd_preB[1] O=thedesign.swic.thecpu.instruction_decoder.w_dcdB_cc_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dcd_preB[0] I3=thedesign.swic.thecpu.instruction_decoder.w_dcdB_cc_SB_LUT4_O_I2 O=thedesign.swic.thecpu.instruction_decoder.w_dcdB_pc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_div I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op[1] I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_div
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1 O=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_2_I1 O=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[10] O=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[26] I3=thedesign.hb_dwbi_delay.o_wb_data[26] O=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[23] I3=thedesign.hb_dwbi_delay.o_wb_data[23] O=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O I2=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_lock
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[22] I3=thedesign.hb_dwbi_delay.o_wb_data[22] O=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase I2=thedesign.swic.thecpu.instruction_decoder.w_div_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.instruction_decoder.r_nxt_half[7] O=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_mem_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op[3] I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op[2] I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op[1] O=thedesign.swic.thecpu.instruction_decoder.w_mem
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O O=thedesign.swic.thecpu.instruction_decoder.w_rB
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.dcd_preA_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2 O=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O I3=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I2 O=thedesign.swic.thecpu.instruction_decoder.o_op_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.w_mem I2=thedesign.swic.thecpu.instruction_decoder.w_lock_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op_SB_LUT4_O_3_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_wR_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.w_wF_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.w_div I3=thedesign.swic.thecpu.instruction_decoder.w_wF_SB_LUT4_O_I3 O=thedesign.swic.thecpu.instruction_decoder.w_wF
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110111010
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=thedesign.swic.thecpu.instruction_decoder.iword[20] I2=thedesign.swic.thecpu.instruction_decoder.iword[19] I3=thedesign.swic.thecpu.instruction_decoder.iword[21] O=thedesign.swic.thecpu.instruction_decoder.w_wF_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_wF_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.o_ALU_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O O=thedesign.swic.thecpu.instruction_decoder.w_wF_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_wR_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op[3] O=thedesign.swic.thecpu.instruction_decoder.w_wF_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.w_wR_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.w_rB_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O I2=thedesign.swic.thecpu.instruction_decoder.w_mem I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op[0] O=thedesign.swic.thecpu.instruction_decoder.w_wR
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.w_mem_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.instruction_decoder.w_wR_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op[3] O=thedesign.swic.thecpu.instruction_decoder.w_wR_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.w_cis_op[1] I3=thedesign.swic.thecpu.instruction_decoder.w_cis_op[2] O=thedesign.swic.thecpu.instruction_decoder.w_wR_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[24] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_1_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[22] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_10_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[12] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[12] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_11_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[11] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[11] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_12_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[10] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[10] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_13_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[9] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[9] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_14_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[8] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[8] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_15_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[7] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_spreg_vl[7] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[7] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_16_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[6] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_spreg_vl[6] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[6] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_17_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[5] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[5] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_18_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[4] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[4] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_19_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[3] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[3] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[22] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_2_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[20] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_20_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[2] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[2] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[20] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_3_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[19] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[19] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_4_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[18] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[18] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_5_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[17] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[17] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_6_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[16] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[16] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_7_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[15] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[15] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_8_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[14] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[14] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_9_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.ipc[13] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[13] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[24] O=thedesign.swic.thecpu.ipc_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3 Q=thedesign.swic.thecpu.last_write_to_cc R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2318|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.last_write_to_cc I1=thedesign.swic.thecpu.sleep I2=thedesign.swic.cmd_step_SB_LUT4_I1_O_SB_DFFE_E_Q I3=thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase O=thedesign.swic.thecpu.last_write_to_cc_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=thedesign.swic.thecpu.op_valid_div_SB_LUT4_I2_I3 I1=thedesign.swic.thecpu.step I2=thedesign.swic.thecpu.op_illegal I3=thedesign.swic.thecpu.mem_ce O=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_DFFESR_Q_E_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001101010111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.op_valid_mem I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.mem_ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.mem_ce Q=thedesign.swic.thecpu.mem_pc_valid R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1559|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.mem_pc_valid I2=thedesign.swic.thecpu.r_alu_pc_valid_SB_LUT4_I2_O I3=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_I1 O=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I1=thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase I2=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O I3=thedesign.swic.thecpu.SET_GIE.r_gie O=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O O=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I3_O I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O O=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q O=thedesign.swic.thecpu.new_pc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.cpu_break Q=thedesign.swic.thecpu.o_dbg_cc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err Q=thedesign.swic.thecpu.o_dbg_cc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.SET_GIE.r_gie Q=thedesign.swic.thecpu.o_dbg_cc[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.sleep Q=thedesign.swic.thecpu.o_dbg_cc[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.o_dbg_reg[31] R=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_1_D Q=thedesign.swic.thecpu.o_dbg_reg[30] R=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[30] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_2_D Q=thedesign.swic.thecpu.o_dbg_reg[29] R=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[29] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_3_D Q=thedesign.swic.thecpu.o_dbg_reg[28] R=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[28] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_4_D Q=thedesign.swic.thecpu.o_dbg_reg[27] R=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[27] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_5_D Q=thedesign.swic.thecpu.o_dbg_reg[26] R=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[26] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_6_D Q=thedesign.swic.thecpu.o_dbg_reg[25] R=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[25] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_7_D Q=thedesign.swic.thecpu.o_dbg_reg[0] R=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[0] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[31] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I3=thedesign.swic.cmd_addr[0] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D Q=thedesign.swic.thecpu.o_dbg_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_1_D Q=thedesign.swic.thecpu.o_dbg_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_10_D Q=thedesign.swic.thecpu.o_dbg_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[14] I2=thedesign.swic.cmd_addr[0] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_10_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[14] I3=thedesign.swic.thecpu.ipc[14] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_11_D Q=thedesign.swic.thecpu.o_dbg_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_11_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_11_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[13] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[13] I3=thedesign.swic.thecpu.ipc[13] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_11_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase I3=thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_12_D Q=thedesign.swic.thecpu.o_dbg_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[12] I2=thedesign.swic.cmd_addr[0] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_12_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[12] I3=thedesign.swic.thecpu.ipc[12] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_13_D Q=thedesign.swic.thecpu.o_dbg_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_13_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_13_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[11] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[11] I3=thedesign.swic.thecpu.ipc[11] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_13_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag I3=thedesign.swic.thecpu.DIVERR.r_idiv_err_flag O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_13_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_14_D Q=thedesign.swic.thecpu.o_dbg_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_14_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_14_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[10] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[10] I3=thedesign.swic.thecpu.ipc[10] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_14_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag I3=thedesign.swic.thecpu.ibus_err_flag O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_15_D Q=thedesign.swic.thecpu.o_dbg_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_15_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[9] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[9] I3=thedesign.swic.thecpu.ipc[9] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_16_D Q=thedesign.swic.thecpu.o_dbg_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_16_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_16_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[8] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[8] I3=thedesign.swic.thecpu.ipc[8] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_16_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u I3=thedesign.swic.thecpu.ill_err_i O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_17_D Q=thedesign.swic.thecpu.o_dbg_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_17_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_17_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[7] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[7] I3=thedesign.swic.thecpu.ipc[7] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_17_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak I3=thedesign.swic.thecpu.break_en O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_18_D Q=thedesign.swic.thecpu.o_dbg_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_18_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_18_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 I1=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[6] I2=thedesign.swic.cmd_addr[4] I3=thedesign.swic.thecpu.step O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001101110111011
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[6] I3=thedesign.swic.thecpu.ipc[6] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_19_D Q=thedesign.swic.thecpu.o_dbg_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_19_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_19_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[5] I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.cmd_addr[0] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[5] I3=thedesign.swic.thecpu.ipc[5] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[23] I2=thedesign.swic.cmd_addr[0] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111011101110
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[23] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[23] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_2_D Q=thedesign.swic.thecpu.o_dbg_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_20_D Q=thedesign.swic.thecpu.o_dbg_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_20_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.sleep O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[4] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_20_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[4] I3=thedesign.swic.thecpu.ipc[4] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_21_D Q=thedesign.swic.thecpu.o_dbg_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_21_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_21_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[3] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111101110
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[3] I3=thedesign.swic.thecpu.ipc[3] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_21_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_21_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_22_D Q=thedesign.swic.thecpu.o_dbg_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_22_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_22_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[2] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111101110
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[2] I3=thedesign.swic.thecpu.ipc[2] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_22_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_22_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_23_D Q=thedesign.swic.thecpu.o_dbg_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_23_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[1] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111101110
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase I3=thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_23_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFFSR_Q_D_SB_LUT4_O_I3 I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I3 I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_23_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_2_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[22] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[22] I3=thedesign.swic.thecpu.ipc[22] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_3_D Q=thedesign.swic.thecpu.o_dbg_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[21] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[21] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFE_Q_D E=thedesign.swic.thecpu.mem_pc_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2289|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I2_O I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=thedesign.swic.thecpu.instruction_decoder.o_pc[21] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_4_D Q=thedesign.swic.thecpu.o_dbg_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_4_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[20] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[20] I3=thedesign.swic.thecpu.ipc[20] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_5_D Q=thedesign.swic.thecpu.o_dbg_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_5_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[19] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[19] I3=thedesign.swic.thecpu.ipc[19] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_6_D Q=thedesign.swic.thecpu.o_dbg_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_6_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[18] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[18] I3=thedesign.swic.thecpu.ipc[18] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_7_D Q=thedesign.swic.thecpu.o_dbg_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[17] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[17] I3=thedesign.swic.thecpu.ipc[17] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_8_D Q=thedesign.swic.thecpu.o_dbg_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O I2=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_8_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[16] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[16] I3=thedesign.swic.thecpu.ipc[16] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_9_D Q=thedesign.swic.thecpu.o_dbg_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2401|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[15] I2=thedesign.swic.cmd_addr[0] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_9_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[15] I3=thedesign.swic.thecpu.ipc[15] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[24] I2=thedesign.swic.cmd_addr[0] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.cmd_addr[0] I3=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0 O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[3] I2=thedesign.swic.cmd_addr[2] I3=thedesign.swic.cmd_addr[1] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.cmd_addr[4] I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[24] I3=thedesign.swic.thecpu.ipc[24] O=thedesign.swic.thecpu.o_dbg_reg_SB_DFF_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.instruction_decoder.o_illegal E=thedesign.swic.thecpu.op_illegal_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.op_illegal R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1114|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.op_illegal_SB_DFFESR_Q_E I3=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.op_illegal_SB_DFFESR_Q_E_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.r_valid I3=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset O=thedesign.swic.thecpu.op_illegal_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.op_illegal O=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.op_valid_SB_DFFESR_Q_D E=thedesign.swic.thecpu.op_illegal_SB_DFFESR_Q_E_SB_LUT4_I2_O Q=thedesign.swic.thecpu.op_valid R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1035|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.doalu.r_busy_SB_LUT4_I2_O I1=thedesign.swic.thecpu.op_valid I2=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt I3=thedesign.swic.thecpu.r_op_break O=thedesign.swic.thecpu.op_valid_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=thedesign.swic.thecpu.op_valid_SB_LUT4_I2_I1 I1=thedesign.swic.thecpu.op_valid_SB_LUT4_I1_O I2=thedesign.swic.cpu_break_SB_LUT4_I3_O I3=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3 O=thedesign.swic.thecpu.op_valid_SB_LUT4_I1_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.op_valid_alu I2=thedesign.swic.thecpu.op_valid_SB_LUT4_I1_O_SB_LUT4_I1_O I3=thedesign.swic.thecpu.op_valid_mem O=thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.op_valid_SB_LUT4_I1_O I3=thedesign.swic.thecpu.op_valid_SB_LUT4_I2_I1 O=thedesign.swic.thecpu.op_valid_SB_LUT4_I1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.op_valid_SB_LUT4_I2_I1 I2=thedesign.swic.thecpu.op_valid I3=thedesign.swic.thecpu.instruction_decoder.r_valid O=thedesign.swic.thecpu.instruction_decoder.i_ce_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.ibus_err_flag I3=thedesign.swic.thecpu.DIVERR.r_idiv_err_flag O=thedesign.swic.thecpu.op_valid_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.op_valid_alu_SB_DFFESR_Q_D E=thedesign.swic.thecpu.op_illegal_SB_DFFESR_Q_E_SB_LUT4_I2_O Q=thedesign.swic.thecpu.op_valid_alu R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1035|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.op_valid_alu I1=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_O I2=thedesign.swic.thecpu.op_valid_mem I3=thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=thedesign.swic.thecpu.op_valid_alu_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.op_valid_div_SB_DFFESR_Q_D E=thedesign.swic.thecpu.op_illegal_SB_DFFESR_Q_E_SB_LUT4_I2_O Q=thedesign.swic.thecpu.op_valid_div R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1035|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.op_valid_div I3=thedesign.swic.thecpu.op_valid_div_SB_LUT4_I2_I3 O=thedesign.swic.thecpu.op_valid_div_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.op_valid_mem O=thedesign.swic.thecpu.op_valid_div_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.op_valid_mem_SB_DFFESR_Q_D E=thedesign.swic.thecpu.op_illegal_SB_DFFESR_Q_E_SB_LUT4_I2_O Q=thedesign.swic.thecpu.op_valid_mem R=thedesign.swic.thecpu.DIVIDE.thedivide.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1035|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.op_wF_SB_DFF_Q_D Q=thedesign.swic.thecpu.op_wF
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1128|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.op_wF I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_stb_SB_LUT4_O_I1_SB_LUT4_I1_O I3=thedesign.swic.thecpu.op_illegal O=thedesign.swic.thecpu.alu_wF_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.cache_illegal_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.cache_illegal_SB_DFFE_Q_E Q=thedesign.swic.thecpu.pf.cache_illegal
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:219|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_illegal_SB_DFFE_Q_D I2=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_R_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O O=thedesign.swic.thecpu.pf.cache_illegal_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_illegal I3=thedesign.swic.thecpu.pf.o_illegal O=thedesign.swic.thecpu.pf.o_illegal_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf.cache_valid_SB_DFFESR_Q_D E=thedesign.swic.thecpu.pf.cache_valid_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf.cache_valid R=thedesign.swic.thecpu.instruction_decoder.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:203|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf.o_valid I1=thedesign.swic.thecpu.pf.o_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.pf.o_illegal_SB_LUT4_I3_I1 I3=thedesign.swic.thecpu.pf.cache_valid O=thedesign.swic.thecpu.pf.cache_valid_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf.cache_illegal_SB_DFFE_Q_D I1=thedesign.swic.thecpu.pf.o_illegal_SB_LUT4_I3_I1 I2=thedesign.swic.thecpu.pf.o_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_valid O=thedesign.swic.thecpu.pf.cache_valid_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[31] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[30] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[21] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[20] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[19] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[18] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[17] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[16] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[15] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[14] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[13] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[12] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[29] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[11] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[10] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[9] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[8] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[7] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[6] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[5] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[4] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[3] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[2] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[28] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[1] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[0] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[27] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[26] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[25] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[24] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[23] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.hb_dwbi_delay.o_wb_data[22] E=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.cache_word[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:213|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf.inflight_SB_DFFESR_Q_D E=thedesign.swic.thecpu.pf.inflight_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf.inflight[1] R=thedesign.swic.thecpu.pf.inflight_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:120|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf.inflight_SB_DFFESR_Q_1_D E=thedesign.swic.thecpu.pf.inflight_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf.inflight[0] R=thedesign.swic.thecpu.pf.inflight_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:120|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O I2=thedesign.swic.thecpu.pf.inflight[0] I3=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.swic.thecpu.pf.inflight_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011000000100
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O I2=thedesign.swic.thecpu.pf.inflight_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.swic.thecpu.pf.inflight_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100001001000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.inflight[1] I3=thedesign.swic.thecpu.pf.inflight[0] O=thedesign.swic.thecpu.pf.inflight_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O I2=thedesign.swic.thecpu.pf.o_wb_cyc I3=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.swic.thecpu.pf.inflight_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110111101001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_cyc O=thedesign.swic.thecpu.pf.inflight_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.invalid_bus_cycle_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.invalid_bus_cycle_SB_DFFE_Q_E Q=thedesign.swic.thecpu.pf.invalid_bus_cycle
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_cyc I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q O=thedesign.swic.thecpu.pf.invalid_bus_cycle_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.invalid_bus_cycle_SB_DFFE_Q_E I3=thedesign.swic.thecpu.pf.invalid_bus_cycle_SB_DFFE_Q_E_SB_LUT4_I2_I3 O=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb I2=thedesign.swic.thecpu.pf.inflight[1] I3=thedesign.swic.thecpu.pf.invalid_bus_cycle_SB_DFFE_Q_E_SB_LUT4_I2_I3_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf.invalid_bus_cycle_SB_DFFE_Q_E_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.inflight[0] I2=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O I3=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q O=thedesign.swic.thecpu.pf.invalid_bus_cycle_SB_DFFE_Q_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_cyc I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q O=thedesign.swic.thecpu.pf.invalid_bus_cycle_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.pf.invalid_bus_cycle O=thedesign.swic.thecpu.pf.invalid_bus_cycle_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf.o_illegal_SB_DFFESR_Q_D E=thedesign.swic.thecpu.pf.o_illegal_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf.o_illegal R=thedesign.swic.thecpu.instruction_decoder.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf.cache_illegal_SB_DFFE_Q_D I1=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O I2=thedesign.swic.thecpu.pf.cache_valid I3=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_R_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf.o_illegal_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_illegal_SB_LUT4_I3_I1 I2=thedesign.swic.thecpu.pf.o_valid I3=thedesign.swic.thecpu.pf.o_illegal O=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.i_ce I3=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase O=thedesign.swic.thecpu.pf.o_illegal_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf.o_insn[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_4_I1 O=thedesign.swic.thecpu.pf.o_insn[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_10_I3 O=thedesign.swic.thecpu.pf.o_insn[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_10_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_10_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[2] I3=thedesign.hb_dwbi_delay.o_wb_data[2] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_10_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_11_I3 O=thedesign.swic.thecpu.pf.o_insn[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_11_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_11_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[1] I3=thedesign.hb_dwbi_delay.o_wb_data[1] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_11_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_12_I3 O=thedesign.swic.thecpu.pf.o_insn[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_12_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_12_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[8] I3=thedesign.hb_dwbi_delay.o_wb_data[8] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_12_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_13_I3 O=thedesign.swic.thecpu.pf.o_insn[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_13_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_13_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[7] I3=thedesign.hb_dwbi_delay.o_wb_data[7] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_13_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_14_I3 O=thedesign.swic.thecpu.pf.o_insn[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_14_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_14_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[6] I3=thedesign.hb_dwbi_delay.o_wb_data[6] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_14_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_2_I3 O=thedesign.swic.thecpu.pf.o_insn[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_2_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[9] I3=thedesign.hb_dwbi_delay.o_wb_data[9] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_2_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_3_I3 O=thedesign.swic.thecpu.pf.o_insn[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_3_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[0] I3=thedesign.hb_dwbi_delay.o_wb_data[0] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_4_I3 O=thedesign.swic.thecpu.pf.o_insn[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_4_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_4_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[12] I3=thedesign.hb_dwbi_delay.o_wb_data[12] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.dcd_preB_SB_LUT4_O_3_I3 O=thedesign.swic.thecpu.pf.o_insn[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_6_I3 O=thedesign.swic.thecpu.pf.o_insn[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_6_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_6_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[11] I3=thedesign.hb_dwbi_delay.o_wb_data[11] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_7_I3 O=thedesign.swic.thecpu.pf.o_insn[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_7_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_7_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[5] I3=thedesign.hb_dwbi_delay.o_wb_data[5] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_7_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_8_I3 O=thedesign.swic.thecpu.pf.o_insn[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_8_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_8_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[4] I3=thedesign.hb_dwbi_delay.o_wb_data[4] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_8_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_9_I3 O=thedesign.swic.thecpu.pf.o_insn[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_9_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_9_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[3] I3=thedesign.hb_dwbi_delay.o_wb_data[3] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_9_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O Q=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_valid I2=thedesign.swic.thecpu.pf.cache_word[10] I3=thedesign.hb_dwbi_delay.o_wb_data[10] O=thedesign.swic.thecpu.pf.o_insn_SB_LUT4_O_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc[2] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[3]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[11]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[10]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[21]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[20]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[19]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[18]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[17]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[16]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[15]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[14]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[13]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[12]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[9]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[8]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[7]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[6]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[5]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[4]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[23]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20] CO=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21] I0=$false I1=thedesign.swic.thecpu.pf.o_pc[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_1_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_10_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_10_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[14] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[14] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_11_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_11_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[13] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[13] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_12_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_12_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[12] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[12] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_13_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_13_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[11] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[11] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_14_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_14_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[10] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[10] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_15_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_15_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[9] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[9] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_16_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_16_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[8] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[8] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_17_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_17_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[7] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[7] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_18_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_18_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[6] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[6] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_19_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_19_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[5] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[5] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_1_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[23] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_2_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_20_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_20_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[4] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[4] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_21_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_21_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[3] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[3] I3=thedesign.swic.thecpu.pf.o_pc[2] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_22_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc[2] I3=thedesign.swic.thecpu.pf_pc[2] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_2_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[22] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[22] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_3_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3 I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_3_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[21] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_4_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_4_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[20] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[20] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_5_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_5_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[19] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[19] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_6_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_6_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[18] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[18] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_7_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_7_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[17] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[17] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_8_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_8_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[16] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[16] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_9_D E=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O Q=thedesign.swic.thecpu.pf.o_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[15] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[15] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[24] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_pc[24] I3=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22] O=thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:755|cpu/idecode.v:444|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf.o_valid_SB_DFFESR_Q_D E=thedesign.swic.thecpu.pf.o_valid_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf.o_valid R=thedesign.swic.thecpu.instruction_decoder.i_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:158|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.cache_valid O=thedesign.swic.thecpu.pf.o_valid_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.cache_illegal_SB_DFFE_Q_D I2=thedesign.swic.thecpu.pf.o_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_illegal_SB_LUT4_I3_I1 O=thedesign.swic.thecpu.pf.o_valid_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_R_SB_LUT4_O_I3 I3=thedesign.hb_dwbi_delay.o_wb_ack_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.swic.thecpu.pf.o_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.i_ce I2=thedesign.swic.thecpu.pf.o_valid I3=thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase O=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_valid I3=thedesign.swic.thecpu.pf.o_illegal_SB_LUT4_I3_I1 O=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_valid I3=thedesign.swic.thecpu.pf.o_illegal_SB_LUT4_I3_I1 O=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_CARRY CI=thedesign.swic.thecpu.pf.o_wb_addr[0] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[1]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[9] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[10] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[9]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[8] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[9] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[8]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[19] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[20] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[19]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[18] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[19] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[18]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[17] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[18] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[17]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[16] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[17] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[16]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[15] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[16] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[15]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[14] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[15] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[14]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[13] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[14] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[13]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[12] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[13] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[12]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[11] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[12] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[11]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[10] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[11] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[10]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[7] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[8] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[7]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[6] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[7] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[6]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[6] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[5]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[4] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[4]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[4] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[3]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[2]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[21] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[22] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[21]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[20] CO=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[21] I0=$false I1=thedesign.swic.thecpu.pf.o_wb_addr[20]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_1_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_10_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_10_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_10_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_10_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[16] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_10_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[14] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[14] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_10_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_10_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[14] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_10_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_11_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_11_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_11_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_11_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[15] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_11_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[13] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[13] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_11_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_11_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[13] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_11_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_12_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_12_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_12_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_12_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[14] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_12_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[12] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[12] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_12_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_12_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[12] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_12_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_13_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_13_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_13_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_13_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[13] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_13_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[11] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[11] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_13_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_13_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[11] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_13_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_14_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_14_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_14_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_14_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[12] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_14_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[10] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[10] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_14_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_14_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[10] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_14_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_15_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_15_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_15_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_15_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[11] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_15_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[9] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[9] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_15_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_15_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[9] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_15_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_16_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_16_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_16_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_16_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[10] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_16_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[8] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[8] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_16_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_16_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[8] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_16_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_17_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_17_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_17_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_17_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[9] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_17_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[7] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[7] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_17_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_17_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[7] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_17_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_18_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_18_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_18_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_18_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[8] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_18_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[6] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[6] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_18_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_18_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[6] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_18_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_19_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_19_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_19_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_19_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[7] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_19_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[5] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_19_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_19_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[5] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_19_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_1_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[6] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[4] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[4] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_1_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[4] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_2_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_20_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_20_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_20_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_20_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[4] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_20_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[2] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_20_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_20_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[2] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_20_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_21_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_21_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_21_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_21_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[3] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_21_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[1] I3=thedesign.swic.thecpu.pf.o_wb_addr[0] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_21_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_21_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[1] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_21_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_2_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[5] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_2_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[3] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_2_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[3] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_3_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_3_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[21] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[21] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_3_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[21] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_4_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_4_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_4_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[22] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[20] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[20] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_4_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[20] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_4_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_5_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_5_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_5_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3 I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_5_I3_SB_DFFE_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[19] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[19] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_5_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_5_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[19] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_5_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_6_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_6_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_6_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_6_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[20] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[18] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[18] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_6_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_6_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[18] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_7_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_7_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_7_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_7_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[19] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_7_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[17] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[17] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_7_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_7_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[17] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_8_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_8_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_8_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_8_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[18] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_8_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[16] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[16] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_8_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_8_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[16] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_9_I3 O=thedesign.swic.thecpu.pf.o_wb_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_9_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_9_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_9_I3_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf_pc[17] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_9_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_addr[15] I3=thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[15] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_9_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:149|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_9_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[15] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_9_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[0] O=thedesign.sdramscopei.i_wb_addr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.pf_pc[2] O=thedesign.swic.thecpu.pf.o_wb_addr_SB_LUT4_O_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.pf.o_wb_cyc R=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf.o_wb_cyc I2=thedesign.swic.thecpu.pf.invalid_bus_cycle_SB_LUT4_I3_O I3=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110101011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_R_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_stb_SB_DFFESR_Q_D E=thedesign.swic.thecpu.pf.o_wb_stb_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf.o_wb_stb R=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:704|cpu/dblfetch.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_cyc I2=thedesign.swic.thecpu.pf.o_valid_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.pf.o_wb_stb_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf.o_wb_stb_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.pf.inflight[1] I3=thedesign.swic.thecpu.pf.inflight[0] O=thedesign.swic.thecpu.pf.o_wb_stb_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf.o_wb_stb_SB_DFFESR_Q_E_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf.invalid_bus_cycle_SB_LUT4_I3_O I2=thedesign.swic.thecpu.pf.o_wb_stb_SB_DFFESR_Q_E_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf.o_wb_stb_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf.o_wb_stb I1=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_D_SB_LUT4_O_I0 I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl_SB_LUT4_I3_I0 I3=thedesign.swic.thecpu.pf.o_wb_cyc_SB_DFFSR_Q_R O=thedesign.swic.thecpu.pf.o_wb_stb_SB_DFFESR_Q_E_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.pf.o_wb_cyc O=thedesign.swic.thecpu.pf.o_wb_stb_SB_DFFESR_Q_E_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_I1 I2=thedesign.swic.thecpu.pf.o_wb_stb I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl_SB_LUT4_I3_O O=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf.o_wb_cyc I3=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q O=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_I1 E=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O Q=thedesign.swic.thecpu.pf.o_wb_stb_SB_LUT4_I2_O_SB_DFFE_E_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1700|cpu/wbdblpriarb.v:134|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc[2] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I0=$false I1=thedesign.swic.thecpu.pf_pc[3]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[9] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[10] I0=$false I1=thedesign.swic.thecpu.pf_pc[11]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[9] I0=$false I1=thedesign.swic.thecpu.pf_pc[10]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[19] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[20] I0=$false I1=thedesign.swic.thecpu.pf_pc[21]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[18] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[19] I0=$false I1=thedesign.swic.thecpu.pf_pc[20]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[17] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[18] I0=$false I1=thedesign.swic.thecpu.pf_pc[19]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[16] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[17] I0=$false I1=thedesign.swic.thecpu.pf_pc[18]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[15] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[16] I0=$false I1=thedesign.swic.thecpu.pf_pc[17]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[14] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[15] I0=$false I1=thedesign.swic.thecpu.pf_pc[16]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[13] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[14] I0=$false I1=thedesign.swic.thecpu.pf_pc[15]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[12] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[13] I0=$false I1=thedesign.swic.thecpu.pf_pc[14]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[11] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[12] I0=$false I1=thedesign.swic.thecpu.pf_pc[13]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[10] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[11] I0=$false I1=thedesign.swic.thecpu.pf_pc[12]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8] I0=$false I1=thedesign.swic.thecpu.pf_pc[9]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7] I0=$false I1=thedesign.swic.thecpu.pf_pc[8]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6] I0=$false I1=thedesign.swic.thecpu.pf_pc[7]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5] I0=$false I1=thedesign.swic.thecpu.pf_pc[6]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4] I0=$false I1=thedesign.swic.thecpu.pf_pc[5]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3] I0=$false I1=thedesign.swic.thecpu.pf_pc[4]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[21] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[22] I0=$false I1=thedesign.swic.thecpu.pf_pc[23]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[20] CO=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[21] I0=$false I1=thedesign.swic.thecpu.pf_pc[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[24] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_1_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[22] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_10_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[12] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[12] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[12] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[12] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[10] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_11_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[11] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[11] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[11] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[11] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[9] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_12_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[10] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[10] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[10] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[10] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_13_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[9] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[9] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[9] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[9] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_14_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[8] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[8] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[8] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[8] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_15_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[7] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.wr_spreg_vl[7] I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[7] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[7] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_spreg_vl[7] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[7] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_16_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[6] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.wr_spreg_vl[6] I3=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[6] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[6] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_spreg_vl[6] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[6] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_17_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[5] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[5] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[5] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[5] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_18_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[4] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[4] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[4] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[4] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_19_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[3] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[3] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[3] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[3] I3=thedesign.swic.thecpu.pf_pc[2] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[22] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[22] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[22] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[20] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_2_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[20] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_20_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[2] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[2] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[2] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc[2] I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[20] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[20] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[20] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[18] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_3_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[19] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[19] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[19] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[19] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[17] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_4_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[18] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[18] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[18] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[18] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[16] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_5_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[17] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[17] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[17] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[17] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[15] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_6_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[16] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[16] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[16] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[16] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[14] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_7_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[15] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[15] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[15] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[15] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[13] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_8_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[14] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[14] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[14] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[14] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[12] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_9_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc[13] R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[13] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[13] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[13] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[11] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.ipc[24] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[24] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I1=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I2=thedesign.swic.thecpu.pf_pc[24] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[22] O=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001101110110001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3 O=thedesign.swic.thecpu.pf_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[21] O=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[21] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[19] O=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3_SB_DFFE_Q_D E=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_O_SB_LUT4_I2_O I3=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_O I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O I2=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[23] O=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I2_I3_SB_LUT4_I1_O I2=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pf_pc[23] I3=thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[21] O=thedesign.swic.thecpu.pf_pc_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pre_rewrite_flag_A_SB_DFFE_Q_D E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_flag_A
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_A_SB_DFFE_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_A_SB_DFFE_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.wr_reg_id[4] I3=thedesign.swic.thecpu.dcd_preA[4] O=thedesign.swic.thecpu.pre_rewrite_flag_A_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.pre_rewrite_flag_A_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.swic.thecpu.pre_rewrite_flag_A_SB_DFFE_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.iword[29] I1=thedesign.swic.thecpu.wr_reg_id[2] I2=thedesign.swic.thecpu.instruction_decoder.iword[30] I3=thedesign.swic.thecpu.wr_reg_id[3] O=thedesign.swic.thecpu.pre_rewrite_flag_A_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.iword[28] I1=thedesign.swic.thecpu.wr_reg_id[1] I2=thedesign.swic.thecpu.instruction_decoder.iword[27] I3=thedesign.swic.thecpu.wr_reg_id[0] O=thedesign.swic.thecpu.pre_rewrite_flag_A_SB_DFFE_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.pre_rewrite_flag_B_SB_DFFE_Q_D E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_flag_B
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_B_SB_DFFE_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.wr_reg_id[4] I2=thedesign.swic.thecpu.dcd_preB[4] I3=thedesign.swic.thecpu.pre_rewrite_flag_B_SB_DFFE_Q_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.pre_rewrite_flag_B_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_B_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.wr_reg_id[1] I2=thedesign.swic.thecpu.dcd_preB[1] I3=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.swic.thecpu.pre_rewrite_flag_B_SB_DFFE_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=thedesign.swic.thecpu.wr_reg_id[2] I1=thedesign.swic.thecpu.dcd_preB[2] I2=thedesign.swic.thecpu.wr_reg_id[3] I3=thedesign.swic.thecpu.dcd_preB[3] O=thedesign.swic.thecpu.pre_rewrite_flag_B_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.wr_reg_id[0] I3=thedesign.swic.thecpu.dcd_preB[0] O=thedesign.swic.thecpu.pre_rewrite_flag_B_SB_DFFE_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[31] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[30] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[21] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[20] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[19] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[18] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[17] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[16] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[15] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[14] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[13] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[12] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[29] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[11] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[10] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[9] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[8] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[7] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[6] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[5] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[4] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[3] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[2] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[28] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[1] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[0] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[27] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[26] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[25] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[24] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[23] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.swic.thecpu.wr_gpreg_vl[22] E=thedesign.swic.thecpu.instruction_decoder.i_ce Q=thedesign.swic.thecpu.pre_rewrite_value[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:838|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.r_alu_pc_valid_SB_DFFESR_Q_D E=thedesign.swic.thecpu.r_alu_pc_valid_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.r_alu_pc_valid R=thedesign.swic.thecpu.new_pc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1551|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.doalu.r_busy_SB_LUT4_I2_O O=thedesign.swic.thecpu.r_alu_pc_valid_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_alu_pc_valid I3=thedesign.swic.thecpu.doalu.r_busy_SB_LUT4_I2_O O=thedesign.swic.thecpu.r_alu_pc_valid_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.thecpu.r_alu_pc_valid_SB_LUT4_I2_O O=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase_SB_DFFESR_Q_E_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_halted_SB_DFF_Q_D Q=thedesign.swic.thecpu.r_halted
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:2453|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.i_ce_SB_LUT4_O_I1 I1=thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase I2=thedesign.swic.thecpu.pf.o_wb_cyc I3=thedesign.swic.cmd_step_SB_LUT4_I1_O_SB_DFFE_E_Q O=thedesign.swic.thecpu.r_halted_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=thedesign.genbus.wbexec.o_wb_we I1=thedesign.zip_dbg_sel I2=thedesign.swic.thecpu.r_halted I3=thedesign.genbus.wbexec.o_wb_stb O=thedesign.swic.thecpu.r_halted_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.r_op_Av[31] R=thedesign.swic.thecpu.dcd_Apc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_1_D Q=thedesign.swic.thecpu.r_op_Av[30] R=thedesign.swic.thecpu.dcd_Apc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_A I1=thedesign.swic.thecpu.dcd_Acc I2=thedesign.swic.thecpu.pre_rewrite_value[30] I3=thedesign.swic.thecpu.pre_op_Av[30] O=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_2_D Q=thedesign.swic.thecpu.r_op_Av[29] R=thedesign.swic.thecpu.dcd_Apc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_A I1=thedesign.swic.thecpu.dcd_Acc I2=thedesign.swic.thecpu.pre_rewrite_value[29] I3=thedesign.swic.thecpu.pre_op_Av[29] O=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_3_D Q=thedesign.swic.thecpu.r_op_Av[28] R=thedesign.swic.thecpu.dcd_Apc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_A I1=thedesign.swic.thecpu.dcd_Acc I2=thedesign.swic.thecpu.pre_rewrite_value[28] I3=thedesign.swic.thecpu.pre_op_Av[28] O=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_4_D Q=thedesign.swic.thecpu.r_op_Av[27] R=thedesign.swic.thecpu.dcd_Apc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_A I1=thedesign.swic.thecpu.dcd_Acc I2=thedesign.swic.thecpu.pre_rewrite_value[27] I3=thedesign.swic.thecpu.pre_op_Av[27] O=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_5_D Q=thedesign.swic.thecpu.r_op_Av[26] R=thedesign.swic.thecpu.dcd_Apc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_A I1=thedesign.swic.thecpu.dcd_Acc I2=thedesign.swic.thecpu.pre_rewrite_value[26] I3=thedesign.swic.thecpu.pre_op_Av[26] O=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_6_D Q=thedesign.swic.thecpu.r_op_Av[25] R=thedesign.swic.thecpu.dcd_Apc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_A I1=thedesign.swic.thecpu.dcd_Acc I2=thedesign.swic.thecpu.pre_rewrite_value[25] I3=thedesign.swic.thecpu.pre_op_Av[25] O=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_7_D Q=thedesign.swic.thecpu.r_op_Av[0] R=thedesign.swic.thecpu.dcd_Apc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Acc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] I2=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110101110101
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_A I1=thedesign.swic.thecpu.dcd_Acc I2=thedesign.swic.thecpu.pre_rewrite_value[0] I3=thedesign.swic.thecpu.pre_op_Av[0] O=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_A I1=thedesign.swic.thecpu.dcd_Acc I2=thedesign.swic.thecpu.pre_rewrite_value[31] I3=thedesign.swic.thecpu.pre_op_Av[31] O=thedesign.swic.thecpu.r_op_Av_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_D Q=thedesign.swic.thecpu.r_op_Av[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D Q=thedesign.swic.thecpu.r_op_Av[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_10_D Q=thedesign.swic.thecpu.r_op_Av[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_10_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_10_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.pre_rewrite_flag_A I3=thedesign.swic.thecpu.pre_rewrite_value[14] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[14] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[14] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_10_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.pre_rewrite_flag_A I3=thedesign.swic.thecpu.pre_op_Av[14] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_11_D Q=thedesign.swic.thecpu.r_op_Av[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_11_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_11_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_11_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110011111110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[13] I3=thedesign.swic.thecpu.pre_op_Av[13] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Acc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] I2=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase I3=thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[13] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[13] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_12_D Q=thedesign.swic.thecpu.r_op_Av[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_12_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_12_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.pre_op_Av[12] I3=thedesign.swic.thecpu.pre_rewrite_flag_A O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[12] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[12] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_12_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.pre_rewrite_value[12] I3=thedesign.swic.thecpu.pre_rewrite_flag_A O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_13_D Q=thedesign.swic.thecpu.r_op_Av[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_13_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_13_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_13_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110011111110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[11] I3=thedesign.swic.thecpu.pre_op_Av[11] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_13_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Acc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] I2=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag I3=thedesign.swic.thecpu.DIVERR.r_idiv_err_flag O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[11] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[11] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_14_D Q=thedesign.swic.thecpu.r_op_Av[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_14_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_14_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_14_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.dcd_Apc O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011111110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[10] I3=thedesign.swic.thecpu.pre_op_Av[10] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_14_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[10] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[10] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Acc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] I2=thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag I3=thedesign.swic.thecpu.ibus_err_flag O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_15_D Q=thedesign.swic.thecpu.r_op_Av[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_15_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_15_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_15_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[9] I3=thedesign.swic.thecpu.pre_op_Av[9] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[9] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[9] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dcd_Acc I3=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_16_D Q=thedesign.swic.thecpu.r_op_Av[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_16_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_16_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_16_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110011111110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[8] I3=thedesign.swic.thecpu.pre_op_Av[8] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Acc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] I2=thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u I3=thedesign.swic.thecpu.ill_err_i O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[8] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[8] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_17_D Q=thedesign.swic.thecpu.r_op_Av[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_17_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_17_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_17_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110011111110
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[7] I3=thedesign.swic.thecpu.pre_op_Av[7] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Acc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] I2=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak I3=thedesign.swic.thecpu.break_en O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[7] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[7] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_18_D Q=thedesign.swic.thecpu.r_op_Av[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_18_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_18_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_18_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[6] I3=thedesign.swic.thecpu.pre_op_Av[6] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[6] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[6] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] I2=thedesign.swic.thecpu.dcd_Acc I3=thedesign.swic.thecpu.step O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_19_D Q=thedesign.swic.thecpu.r_op_Av[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_19_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_19_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] I2=thedesign.swic.thecpu.dcd_Acc I3=thedesign.swic.thecpu.dcd_Apc O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[5] I3=thedesign.swic.thecpu.pre_op_Av[5] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[5] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[5] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[23] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[23] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dcd_Acc I3=thedesign.swic.thecpu.dcd_Apc O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[23] I3=thedesign.swic.thecpu.pre_op_Av[23] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_2_D Q=thedesign.swic.thecpu.r_op_Av[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_20_D Q=thedesign.swic.thecpu.r_op_Av[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_20_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_20_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.pre_rewrite_flag_A I3=thedesign.swic.thecpu.pre_rewrite_value[4] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dcd_Acc I3=thedesign.swic.thecpu.sleep O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_20_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[4] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[4] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.pre_rewrite_flag_A I3=thedesign.swic.thecpu.pre_op_Av[4] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_20_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_21_D Q=thedesign.swic.thecpu.r_op_Av[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_21_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_21_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dcd_Apc I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_21_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[3] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[3] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_21_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Acc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] I2=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I2_SB_LUT4_O_I2 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_21_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110101110101
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_A I1=thedesign.swic.thecpu.dcd_Acc I2=thedesign.swic.thecpu.pre_rewrite_value[3] I3=thedesign.swic.thecpu.pre_op_Av[3] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_22_D Q=thedesign.swic.thecpu.r_op_Av[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_22_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_22_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.dcd_Apc I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_22_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[2] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[2] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_22_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Acc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] I2=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_22_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_A I1=thedesign.swic.thecpu.dcd_Acc I2=thedesign.swic.thecpu.pre_rewrite_value[2] I3=thedesign.swic.thecpu.pre_op_Av[2] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_23_D Q=thedesign.swic.thecpu.r_op_Av[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_23_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase I3=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000110110001
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I1_SB_LUT4_O_I3 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_23_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dcd_Acc I3=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Apc I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_2_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_2_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[22] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[22] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[22] I3=thedesign.swic.thecpu.pre_op_Av[22] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_3_D Q=thedesign.swic.thecpu.r_op_Av[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Apc I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_3_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_3_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[21] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[21] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[21] I3=thedesign.swic.thecpu.pre_op_Av[21] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_4_D Q=thedesign.swic.thecpu.r_op_Av[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Apc I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_4_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_4_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[20] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[20] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[20] I3=thedesign.swic.thecpu.pre_op_Av[20] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_5_D Q=thedesign.swic.thecpu.r_op_Av[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Apc I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_5_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_5_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[19] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[19] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[19] I3=thedesign.swic.thecpu.pre_op_Av[19] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_6_D Q=thedesign.swic.thecpu.r_op_Av[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Apc I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_6_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_6_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[18] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[18] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[18] I3=thedesign.swic.thecpu.pre_op_Av[18] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_7_D Q=thedesign.swic.thecpu.r_op_Av[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Apc I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_7_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_7_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[17] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[17] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[17] I3=thedesign.swic.thecpu.pre_op_Av[17] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_8_D Q=thedesign.swic.thecpu.r_op_Av[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Apc I2=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_8_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_8_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[16] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[16] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[16] I3=thedesign.swic.thecpu.pre_op_Av[16] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_9_D Q=thedesign.swic.thecpu.r_op_Av[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:949|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_9_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_9_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.pre_rewrite_flag_A I3=thedesign.swic.thecpu.pre_rewrite_value[15] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[15] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[15] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_9_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.pre_rewrite_flag_A I3=thedesign.swic.thecpu.pre_op_Av[15] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.pre_op_Av[24] I3=thedesign.swic.thecpu.pre_rewrite_flag_A O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Apc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdA_SB_LUT4_I2_O I2=thedesign.swic.thecpu.instruction_decoder.o_pc[24] I3=thedesign.swic.thecpu.SET_USER_PC.r_upc[24] O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_1_D_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.pre_rewrite_value[24] I3=thedesign.swic.thecpu.pre_rewrite_flag_A O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[0] Q=thedesign.swic.thecpu.r_op_Bv[0] R=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[0] I2=thedesign.swic.thecpu.instruction_decoder.r_I[0] I3=$false O=thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D Q=thedesign.swic.thecpu.r_op_Bv[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_1_D Q=thedesign.swic.thecpu.r_op_Bv[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_10_D Q=thedesign.swic.thecpu.r_op_Bv[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_10_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_10_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[21] I2=thedesign.swic.thecpu.instruction_decoder.r_I[19] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[19] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[21] I2=thedesign.swic.thecpu.instruction_decoder.r_I[21] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_11_D Q=thedesign.swic.thecpu.r_op_Bv[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_11_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_11_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[20] I2=thedesign.swic.thecpu.instruction_decoder.r_I[18] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[18] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[20] I2=thedesign.swic.thecpu.instruction_decoder.r_I[20] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_12_D Q=thedesign.swic.thecpu.r_op_Bv[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_12_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_12_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[19] I2=thedesign.swic.thecpu.instruction_decoder.r_I[17] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[17] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[19] I2=thedesign.swic.thecpu.instruction_decoder.r_I[19] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_13_D Q=thedesign.swic.thecpu.r_op_Bv[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_13_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_13_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[18] I2=thedesign.swic.thecpu.instruction_decoder.r_I[16] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[16] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[18] I2=thedesign.swic.thecpu.instruction_decoder.r_I[18] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_14_D Q=thedesign.swic.thecpu.r_op_Bv[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_14_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_14_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[17] I2=thedesign.swic.thecpu.instruction_decoder.r_I[15] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[15] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[17] I2=thedesign.swic.thecpu.instruction_decoder.r_I[17] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_15_D Q=thedesign.swic.thecpu.r_op_Bv[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_15_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_15_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[16] I2=thedesign.swic.thecpu.instruction_decoder.r_I[14] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[14] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[16] I2=thedesign.swic.thecpu.instruction_decoder.r_I[16] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_16_D Q=thedesign.swic.thecpu.r_op_Bv[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_16_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_16_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[15] I2=thedesign.swic.thecpu.instruction_decoder.r_I[13] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[13] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[15] I2=thedesign.swic.thecpu.instruction_decoder.r_I[15] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_17_D Q=thedesign.swic.thecpu.r_op_Bv[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_17_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_17_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[14] I2=thedesign.swic.thecpu.instruction_decoder.r_I[12] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[12] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[14] I2=thedesign.swic.thecpu.instruction_decoder.r_I[14] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_18_D Q=thedesign.swic.thecpu.r_op_Bv[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_18_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_18_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[13] I2=thedesign.swic.thecpu.instruction_decoder.r_I[11] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[11] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[13] I2=thedesign.swic.thecpu.instruction_decoder.r_I[13] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_19_D Q=thedesign.swic.thecpu.r_op_Bv[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_19_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_19_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[12] I2=thedesign.swic.thecpu.instruction_decoder.r_I[10] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[10] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[12] I2=thedesign.swic.thecpu.instruction_decoder.r_I[12] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_1_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_1_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[28] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[30] I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_2_D Q=thedesign.swic.thecpu.r_op_Bv[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_20_D Q=thedesign.swic.thecpu.r_op_Bv[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_20_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_20_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[11] I2=thedesign.swic.thecpu.instruction_decoder.r_I[9] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[9] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[11] I2=thedesign.swic.thecpu.instruction_decoder.r_I[11] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_21_D Q=thedesign.swic.thecpu.r_op_Bv[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_21_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_21_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[10] I2=thedesign.swic.thecpu.instruction_decoder.r_I[8] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[8] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[10] I2=thedesign.swic.thecpu.instruction_decoder.r_I[10] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_22_D Q=thedesign.swic.thecpu.r_op_Bv[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_22_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_22_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[9] I2=thedesign.swic.thecpu.instruction_decoder.r_I[7] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[7] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[9] I2=thedesign.swic.thecpu.instruction_decoder.r_I[9] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_23_D Q=thedesign.swic.thecpu.r_op_Bv[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_23_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_23_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[8] I2=thedesign.swic.thecpu.instruction_decoder.r_I[6] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[6] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[8] I2=thedesign.swic.thecpu.instruction_decoder.r_I[8] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_23_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_24_D Q=thedesign.swic.thecpu.r_op_Bv[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_24_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_24_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[7] I2=thedesign.swic.thecpu.instruction_decoder.r_I[5] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[5] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[7] I2=thedesign.swic.thecpu.instruction_decoder.r_I[7] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_24_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_25_D Q=thedesign.swic.thecpu.r_op_Bv[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_25_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_25_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[6] I2=thedesign.swic.thecpu.instruction_decoder.r_I[4] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[4] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[6] I2=thedesign.swic.thecpu.instruction_decoder.r_I[6] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_25_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_26_D Q=thedesign.swic.thecpu.r_op_Bv[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_26_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_26_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[5] I2=thedesign.swic.thecpu.instruction_decoder.r_I[3] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[3] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[5] I2=thedesign.swic.thecpu.instruction_decoder.r_I[5] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_26_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_27_D Q=thedesign.swic.thecpu.r_op_Bv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_27_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_27_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[4] I2=thedesign.swic.thecpu.instruction_decoder.r_I[2] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[4] I2=thedesign.swic.thecpu.instruction_decoder.r_I[4] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_27_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_28_D Q=thedesign.swic.thecpu.r_op_Bv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_28_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_28_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[3] I2=thedesign.swic.thecpu.instruction_decoder.r_I[1] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[1] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_28_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[3] I2=thedesign.swic.thecpu.instruction_decoder.r_I[3] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_28_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_29_D Q=thedesign.swic.thecpu.r_op_Bv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_29_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_29_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[2] I2=thedesign.swic.thecpu.instruction_decoder.r_I[0] I3=$false O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[2] I2=thedesign.swic.thecpu.instruction_decoder.r_I[2] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_29_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_2_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_2_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[27] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[29] I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_3_D Q=thedesign.swic.thecpu.r_op_Bv[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_30_D Q=thedesign.swic.thecpu.r_op_Bv[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_30_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_30_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase I2=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I3=thedesign.swic.thecpu.SET_GIE.r_gie O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_30_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[1] I2=thedesign.swic.thecpu.instruction_decoder.r_I[1] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_30_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_3_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_3_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[26] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[28] I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_4_D Q=thedesign.swic.thecpu.r_op_Bv[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_4_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_4_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[25] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[27] I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_5_D Q=thedesign.swic.thecpu.r_op_Bv[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_5_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_5_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[24] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[26] I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_6_D Q=thedesign.swic.thecpu.r_op_Bv[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_6_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_6_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[23] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[25] I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_7_D Q=thedesign.swic.thecpu.r_op_Bv[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_7_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_7_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[24] I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[22] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[24] I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_8_D Q=thedesign.swic.thecpu.r_op_Bv[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_8_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_8_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[23] I2=thedesign.swic.thecpu.instruction_decoder.r_I[21] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[21] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[23] I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_40mhz D=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_9_D Q=thedesign.swic.thecpu.r_op_Bv[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:988|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I2=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_9_D_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_9_D_SB_LUT4_O_I3 O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_pcB_v[22] I2=thedesign.swic.thecpu.instruction_decoder.r_I[20] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[20] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI[22] I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Bpc_SB_LUT4_I3_O I1=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[29] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111011100100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_rB I1=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.swic.thecpu.instruction_decoder.r_I[22] I3=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110111010010
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_B I1=thedesign.swic.thecpu.dcd_Bcc I2=thedesign.swic.thecpu.pre_rewrite_value[31] I3=thedesign.swic.thecpu.pre_op_Bv[31] O=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[28] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[29] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[27] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[28] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[26] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[27] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[25] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[26] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[24] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[25] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[23] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[24] I0=$false I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_D Q=thedesign.swic.thecpu.r_op_F[6] R=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1008|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_1_D Q=thedesign.swic.thecpu.r_op_F[5] R=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1008|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_cond[1] I3=thedesign.swic.thecpu.instruction_decoder.o_cond[0] O=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_2_D Q=thedesign.swic.thecpu.r_op_F[4] R=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1008|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_cond[0] I3=thedesign.swic.thecpu.instruction_decoder.o_cond[1] O=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_3_D Q=thedesign.swic.thecpu.r_op_F[3] R=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1008|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_cond[2] I2=thedesign.swic.thecpu.instruction_decoder.o_cond[1] I3=thedesign.swic.thecpu.instruction_decoder.o_cond[0] O=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_4_D Q=thedesign.swic.thecpu.r_op_F[2] R=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1008|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_D I3=thedesign.swic.thecpu.instruction_decoder.o_cond[2] O=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_5_D Q=thedesign.swic.thecpu.r_op_F[1] R=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1008|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_1_D I3=thedesign.swic.thecpu.instruction_decoder.o_cond[2] O=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clk_40mhz D=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_6_D Q=thedesign.swic.thecpu.r_op_F[0] R=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1008|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_2_D I3=thedesign.swic.thecpu.instruction_decoder.o_cond[2] O=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_cond[1] I3=thedesign.swic.thecpu.instruction_decoder.o_cond[0] O=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_cond[1] I2=thedesign.swic.thecpu.instruction_decoder.o_cond[0] I3=thedesign.swic.thecpu.instruction_decoder.o_cond[2] O=thedesign.swic.thecpu.r_op_F_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.r_op_break_SB_DFFESR_Q_D E=thedesign.swic.thecpu.r_op_break_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.r_op_break R=thedesign.swic.thecpu.new_pc
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.dbg_clear_pipe_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.instruction_decoder.r_valid O=thedesign.swic.thecpu.r_op_break_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_RAM40_4K MASK[0]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[1]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[2]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[3]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[4]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[5]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[6]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[7]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[8]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[9]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[10]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[11]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[12]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[13]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[14]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[15]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O RADDR[0]=thedesign.swic.cmd_addr[0] RADDR[1]=thedesign.swic.cmd_addr[1] RADDR[2]=thedesign.swic.cmd_addr[2] RADDR[3]=thedesign.swic.cmd_addr[3] RADDR[4]=thedesign.swic.cmd_addr[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[0] RDATA[1]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[1] RDATA[2]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[2] RDATA[3]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[3] RDATA[4]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[4] RDATA[5]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[5] RDATA[6]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[6] RDATA[7]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[7] RDATA[8]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[8] RDATA[9]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[9] RDATA[10]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[10] RDATA[11]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[11] RDATA[12]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[12] RDATA[13]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[13] RDATA[14]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[14] RDATA[15]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[15] RE=$true WADDR[0]=thedesign.swic.thecpu.wr_reg_id[0] WADDR[1]=thedesign.swic.thecpu.wr_reg_id[1] WADDR[2]=thedesign.swic.thecpu.wr_reg_id[2] WADDR[3]=thedesign.swic.thecpu.wr_reg_id[3] WADDR[4]=thedesign.swic.thecpu.wr_reg_id[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_40mhz WCLKE=thedesign.swic.thecpu.wr_reg_ce WDATA[0]=thedesign.swic.thecpu.wr_gpreg_vl[0] WDATA[1]=thedesign.swic.thecpu.wr_gpreg_vl[1] WDATA[2]=thedesign.swic.thecpu.wr_gpreg_vl[2] WDATA[3]=thedesign.swic.thecpu.wr_gpreg_vl[3] WDATA[4]=thedesign.swic.thecpu.wr_gpreg_vl[4] WDATA[5]=thedesign.swic.thecpu.wr_gpreg_vl[5] WDATA[6]=thedesign.swic.thecpu.wr_gpreg_vl[6] WDATA[7]=thedesign.swic.thecpu.wr_gpreg_vl[7] WDATA[8]=thedesign.swic.thecpu.wr_gpreg_vl[8] WDATA[9]=thedesign.swic.thecpu.wr_gpreg_vl[9] WDATA[10]=thedesign.swic.thecpu.wr_gpreg_vl[10] WDATA[11]=thedesign.swic.thecpu.wr_gpreg_vl[11] WDATA[12]=thedesign.swic.thecpu.wr_gpreg_vl[12] WDATA[13]=thedesign.swic.thecpu.wr_gpreg_vl[13] WDATA[14]=thedesign.swic.thecpu.wr_gpreg_vl[14] WDATA[15]=thedesign.swic.thecpu.wr_gpreg_vl[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[1]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[2]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[3]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[4]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[5]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[6]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[7]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[8]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[9]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[10]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[11]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[12]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[13]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[14]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[15]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O RADDR[0]=thedesign.swic.thecpu.dcd_preB[0] RADDR[1]=thedesign.swic.thecpu.dcd_preB[1] RADDR[2]=thedesign.swic.thecpu.dcd_preB[2] RADDR[3]=thedesign.swic.thecpu.dcd_preB[3] RADDR[4]=thedesign.swic.thecpu.dcd_preB[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_40mhz RCLKE=thedesign.swic.thecpu.instruction_decoder.i_ce RDATA[0]=thedesign.swic.thecpu.pre_op_Bv[0] RDATA[1]=thedesign.swic.thecpu.pre_op_Bv[1] RDATA[2]=thedesign.swic.thecpu.pre_op_Bv[2] RDATA[3]=thedesign.swic.thecpu.pre_op_Bv[3] RDATA[4]=thedesign.swic.thecpu.pre_op_Bv[4] RDATA[5]=thedesign.swic.thecpu.pre_op_Bv[5] RDATA[6]=thedesign.swic.thecpu.pre_op_Bv[6] RDATA[7]=thedesign.swic.thecpu.pre_op_Bv[7] RDATA[8]=thedesign.swic.thecpu.pre_op_Bv[8] RDATA[9]=thedesign.swic.thecpu.pre_op_Bv[9] RDATA[10]=thedesign.swic.thecpu.pre_op_Bv[10] RDATA[11]=thedesign.swic.thecpu.pre_op_Bv[11] RDATA[12]=thedesign.swic.thecpu.pre_op_Bv[12] RDATA[13]=thedesign.swic.thecpu.pre_op_Bv[13] RDATA[14]=thedesign.swic.thecpu.pre_op_Bv[14] RDATA[15]=thedesign.swic.thecpu.pre_op_Bv[15] RE=$true WADDR[0]=thedesign.swic.thecpu.wr_reg_id[0] WADDR[1]=thedesign.swic.thecpu.wr_reg_id[1] WADDR[2]=thedesign.swic.thecpu.wr_reg_id[2] WADDR[3]=thedesign.swic.thecpu.wr_reg_id[3] WADDR[4]=thedesign.swic.thecpu.wr_reg_id[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_40mhz WCLKE=thedesign.swic.thecpu.wr_reg_ce WDATA[0]=thedesign.swic.thecpu.wr_gpreg_vl[0] WDATA[1]=thedesign.swic.thecpu.wr_gpreg_vl[1] WDATA[2]=thedesign.swic.thecpu.wr_gpreg_vl[2] WDATA[3]=thedesign.swic.thecpu.wr_gpreg_vl[3] WDATA[4]=thedesign.swic.thecpu.wr_gpreg_vl[4] WDATA[5]=thedesign.swic.thecpu.wr_gpreg_vl[5] WDATA[6]=thedesign.swic.thecpu.wr_gpreg_vl[6] WDATA[7]=thedesign.swic.thecpu.wr_gpreg_vl[7] WDATA[8]=thedesign.swic.thecpu.wr_gpreg_vl[8] WDATA[9]=thedesign.swic.thecpu.wr_gpreg_vl[9] WDATA[10]=thedesign.swic.thecpu.wr_gpreg_vl[10] WDATA[11]=thedesign.swic.thecpu.wr_gpreg_vl[11] WDATA[12]=thedesign.swic.thecpu.wr_gpreg_vl[12] WDATA[13]=thedesign.swic.thecpu.wr_gpreg_vl[13] WDATA[14]=thedesign.swic.thecpu.wr_gpreg_vl[14] WDATA[15]=thedesign.swic.thecpu.wr_gpreg_vl[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[1]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[2]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[3]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[4]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[5]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[6]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[7]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[8]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[9]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[10]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[11]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[12]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[13]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[14]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[15]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O RADDR[0]=thedesign.swic.thecpu.instruction_decoder.iword[27] RADDR[1]=thedesign.swic.thecpu.instruction_decoder.iword[28] RADDR[2]=thedesign.swic.thecpu.instruction_decoder.iword[29] RADDR[3]=thedesign.swic.thecpu.instruction_decoder.iword[30] RADDR[4]=thedesign.swic.thecpu.dcd_preA[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_40mhz RCLKE=thedesign.swic.thecpu.instruction_decoder.i_ce RDATA[0]=thedesign.swic.thecpu.pre_op_Av[0] RDATA[1]=thedesign.swic.thecpu.pre_op_Av[1] RDATA[2]=thedesign.swic.thecpu.pre_op_Av[2] RDATA[3]=thedesign.swic.thecpu.pre_op_Av[3] RDATA[4]=thedesign.swic.thecpu.pre_op_Av[4] RDATA[5]=thedesign.swic.thecpu.pre_op_Av[5] RDATA[6]=thedesign.swic.thecpu.pre_op_Av[6] RDATA[7]=thedesign.swic.thecpu.pre_op_Av[7] RDATA[8]=thedesign.swic.thecpu.pre_op_Av[8] RDATA[9]=thedesign.swic.thecpu.pre_op_Av[9] RDATA[10]=thedesign.swic.thecpu.pre_op_Av[10] RDATA[11]=thedesign.swic.thecpu.pre_op_Av[11] RDATA[12]=thedesign.swic.thecpu.pre_op_Av[12] RDATA[13]=thedesign.swic.thecpu.pre_op_Av[13] RDATA[14]=thedesign.swic.thecpu.pre_op_Av[14] RDATA[15]=thedesign.swic.thecpu.pre_op_Av[15] RE=$true WADDR[0]=thedesign.swic.thecpu.wr_reg_id[0] WADDR[1]=thedesign.swic.thecpu.wr_reg_id[1] WADDR[2]=thedesign.swic.thecpu.wr_reg_id[2] WADDR[3]=thedesign.swic.thecpu.wr_reg_id[3] WADDR[4]=thedesign.swic.thecpu.wr_reg_id[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_40mhz WCLKE=thedesign.swic.thecpu.wr_reg_ce WDATA[0]=thedesign.swic.thecpu.wr_gpreg_vl[0] WDATA[1]=thedesign.swic.thecpu.wr_gpreg_vl[1] WDATA[2]=thedesign.swic.thecpu.wr_gpreg_vl[2] WDATA[3]=thedesign.swic.thecpu.wr_gpreg_vl[3] WDATA[4]=thedesign.swic.thecpu.wr_gpreg_vl[4] WDATA[5]=thedesign.swic.thecpu.wr_gpreg_vl[5] WDATA[6]=thedesign.swic.thecpu.wr_gpreg_vl[6] WDATA[7]=thedesign.swic.thecpu.wr_gpreg_vl[7] WDATA[8]=thedesign.swic.thecpu.wr_gpreg_vl[8] WDATA[9]=thedesign.swic.thecpu.wr_gpreg_vl[9] WDATA[10]=thedesign.swic.thecpu.wr_gpreg_vl[10] WDATA[11]=thedesign.swic.thecpu.wr_gpreg_vl[11] WDATA[12]=thedesign.swic.thecpu.wr_gpreg_vl[12] WDATA[13]=thedesign.swic.thecpu.wr_gpreg_vl[13] WDATA[14]=thedesign.swic.thecpu.wr_gpreg_vl[14] WDATA[15]=thedesign.swic.thecpu.wr_gpreg_vl[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[1]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[2]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[3]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[4]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[5]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[6]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[7]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[8]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[9]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[10]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[11]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[12]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[13]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[14]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[15]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O RADDR[0]=thedesign.swic.cmd_addr[0] RADDR[1]=thedesign.swic.cmd_addr[1] RADDR[2]=thedesign.swic.cmd_addr[2] RADDR[3]=thedesign.swic.cmd_addr[3] RADDR[4]=thedesign.swic.cmd_addr[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_40mhz RCLKE=$true RDATA[0]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[16] RDATA[1]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[17] RDATA[2]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[18] RDATA[3]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[19] RDATA[4]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[20] RDATA[5]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[21] RDATA[6]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[22] RDATA[7]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[23] RDATA[8]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[24] RDATA[9]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[25] RDATA[10]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[26] RDATA[11]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[27] RDATA[12]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[28] RDATA[13]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[29] RDATA[14]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[30] RDATA[15]=thedesign.swic.thecpu.SETDBG.pre_dbg_reg[31] RE=$true WADDR[0]=thedesign.swic.thecpu.wr_reg_id[0] WADDR[1]=thedesign.swic.thecpu.wr_reg_id[1] WADDR[2]=thedesign.swic.thecpu.wr_reg_id[2] WADDR[3]=thedesign.swic.thecpu.wr_reg_id[3] WADDR[4]=thedesign.swic.thecpu.wr_reg_id[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_40mhz WCLKE=thedesign.swic.thecpu.wr_reg_ce WDATA[0]=thedesign.swic.thecpu.wr_gpreg_vl[16] WDATA[1]=thedesign.swic.thecpu.wr_gpreg_vl[17] WDATA[2]=thedesign.swic.thecpu.wr_gpreg_vl[18] WDATA[3]=thedesign.swic.thecpu.wr_gpreg_vl[19] WDATA[4]=thedesign.swic.thecpu.wr_gpreg_vl[20] WDATA[5]=thedesign.swic.thecpu.wr_gpreg_vl[21] WDATA[6]=thedesign.swic.thecpu.wr_gpreg_vl[22] WDATA[7]=thedesign.swic.thecpu.wr_gpreg_vl[23] WDATA[8]=thedesign.swic.thecpu.wr_gpreg_vl[24] WDATA[9]=thedesign.swic.thecpu.wr_gpreg_vl[25] WDATA[10]=thedesign.swic.thecpu.wr_gpreg_vl[26] WDATA[11]=thedesign.swic.thecpu.wr_gpreg_vl[27] WDATA[12]=thedesign.swic.thecpu.wr_gpreg_vl[28] WDATA[13]=thedesign.swic.thecpu.wr_gpreg_vl[29] WDATA[14]=thedesign.swic.thecpu.wr_gpreg_vl[30] WDATA[15]=thedesign.swic.thecpu.wr_gpreg_vl[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[1]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[2]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[3]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[4]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[5]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[6]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[7]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[8]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[9]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[10]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[11]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[12]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[13]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[14]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[15]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O RADDR[0]=thedesign.swic.thecpu.dcd_preB[0] RADDR[1]=thedesign.swic.thecpu.dcd_preB[1] RADDR[2]=thedesign.swic.thecpu.dcd_preB[2] RADDR[3]=thedesign.swic.thecpu.dcd_preB[3] RADDR[4]=thedesign.swic.thecpu.dcd_preB[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_40mhz RCLKE=thedesign.swic.thecpu.instruction_decoder.i_ce RDATA[0]=thedesign.swic.thecpu.pre_op_Bv[16] RDATA[1]=thedesign.swic.thecpu.pre_op_Bv[17] RDATA[2]=thedesign.swic.thecpu.pre_op_Bv[18] RDATA[3]=thedesign.swic.thecpu.pre_op_Bv[19] RDATA[4]=thedesign.swic.thecpu.pre_op_Bv[20] RDATA[5]=thedesign.swic.thecpu.pre_op_Bv[21] RDATA[6]=thedesign.swic.thecpu.pre_op_Bv[22] RDATA[7]=thedesign.swic.thecpu.pre_op_Bv[23] RDATA[8]=thedesign.swic.thecpu.pre_op_Bv[24] RDATA[9]=thedesign.swic.thecpu.pre_op_Bv[25] RDATA[10]=thedesign.swic.thecpu.pre_op_Bv[26] RDATA[11]=thedesign.swic.thecpu.pre_op_Bv[27] RDATA[12]=thedesign.swic.thecpu.pre_op_Bv[28] RDATA[13]=thedesign.swic.thecpu.pre_op_Bv[29] RDATA[14]=thedesign.swic.thecpu.pre_op_Bv[30] RDATA[15]=thedesign.swic.thecpu.pre_op_Bv[31] RE=$true WADDR[0]=thedesign.swic.thecpu.wr_reg_id[0] WADDR[1]=thedesign.swic.thecpu.wr_reg_id[1] WADDR[2]=thedesign.swic.thecpu.wr_reg_id[2] WADDR[3]=thedesign.swic.thecpu.wr_reg_id[3] WADDR[4]=thedesign.swic.thecpu.wr_reg_id[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_40mhz WCLKE=thedesign.swic.thecpu.wr_reg_ce WDATA[0]=thedesign.swic.thecpu.wr_gpreg_vl[16] WDATA[1]=thedesign.swic.thecpu.wr_gpreg_vl[17] WDATA[2]=thedesign.swic.thecpu.wr_gpreg_vl[18] WDATA[3]=thedesign.swic.thecpu.wr_gpreg_vl[19] WDATA[4]=thedesign.swic.thecpu.wr_gpreg_vl[20] WDATA[5]=thedesign.swic.thecpu.wr_gpreg_vl[21] WDATA[6]=thedesign.swic.thecpu.wr_gpreg_vl[22] WDATA[7]=thedesign.swic.thecpu.wr_gpreg_vl[23] WDATA[8]=thedesign.swic.thecpu.wr_gpreg_vl[24] WDATA[9]=thedesign.swic.thecpu.wr_gpreg_vl[25] WDATA[10]=thedesign.swic.thecpu.wr_gpreg_vl[26] WDATA[11]=thedesign.swic.thecpu.wr_gpreg_vl[27] WDATA[12]=thedesign.swic.thecpu.wr_gpreg_vl[28] WDATA[13]=thedesign.swic.thecpu.wr_gpreg_vl[29] WDATA[14]=thedesign.swic.thecpu.wr_gpreg_vl[30] WDATA[15]=thedesign.swic.thecpu.wr_gpreg_vl[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[1]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[2]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[3]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[4]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[5]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[6]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[7]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[8]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[9]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[10]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[11]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[12]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[13]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[14]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O MASK[15]=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O RADDR[0]=thedesign.swic.thecpu.instruction_decoder.iword[27] RADDR[1]=thedesign.swic.thecpu.instruction_decoder.iword[28] RADDR[2]=thedesign.swic.thecpu.instruction_decoder.iword[29] RADDR[3]=thedesign.swic.thecpu.instruction_decoder.iword[30] RADDR[4]=thedesign.swic.thecpu.dcd_preA[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_40mhz RCLKE=thedesign.swic.thecpu.instruction_decoder.i_ce RDATA[0]=thedesign.swic.thecpu.pre_op_Av[16] RDATA[1]=thedesign.swic.thecpu.pre_op_Av[17] RDATA[2]=thedesign.swic.thecpu.pre_op_Av[18] RDATA[3]=thedesign.swic.thecpu.pre_op_Av[19] RDATA[4]=thedesign.swic.thecpu.pre_op_Av[20] RDATA[5]=thedesign.swic.thecpu.pre_op_Av[21] RDATA[6]=thedesign.swic.thecpu.pre_op_Av[22] RDATA[7]=thedesign.swic.thecpu.pre_op_Av[23] RDATA[8]=thedesign.swic.thecpu.pre_op_Av[24] RDATA[9]=thedesign.swic.thecpu.pre_op_Av[25] RDATA[10]=thedesign.swic.thecpu.pre_op_Av[26] RDATA[11]=thedesign.swic.thecpu.pre_op_Av[27] RDATA[12]=thedesign.swic.thecpu.pre_op_Av[28] RDATA[13]=thedesign.swic.thecpu.pre_op_Av[29] RDATA[14]=thedesign.swic.thecpu.pre_op_Av[30] RDATA[15]=thedesign.swic.thecpu.pre_op_Av[31] RE=$true WADDR[0]=thedesign.swic.thecpu.wr_reg_id[0] WADDR[1]=thedesign.swic.thecpu.wr_reg_id[1] WADDR[2]=thedesign.swic.thecpu.wr_reg_id[2] WADDR[3]=thedesign.swic.thecpu.wr_reg_id[3] WADDR[4]=thedesign.swic.thecpu.wr_reg_id[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_40mhz WCLKE=thedesign.swic.thecpu.wr_reg_ce WDATA[0]=thedesign.swic.thecpu.wr_gpreg_vl[16] WDATA[1]=thedesign.swic.thecpu.wr_gpreg_vl[17] WDATA[2]=thedesign.swic.thecpu.wr_gpreg_vl[18] WDATA[3]=thedesign.swic.thecpu.wr_gpreg_vl[19] WDATA[4]=thedesign.swic.thecpu.wr_gpreg_vl[20] WDATA[5]=thedesign.swic.thecpu.wr_gpreg_vl[21] WDATA[6]=thedesign.swic.thecpu.wr_gpreg_vl[22] WDATA[7]=thedesign.swic.thecpu.wr_gpreg_vl[23] WDATA[8]=thedesign.swic.thecpu.wr_gpreg_vl[24] WDATA[9]=thedesign.swic.thecpu.wr_gpreg_vl[25] WDATA[10]=thedesign.swic.thecpu.wr_gpreg_vl[26] WDATA[11]=thedesign.swic.thecpu.wr_gpreg_vl[27] WDATA[12]=thedesign.swic.thecpu.wr_gpreg_vl[28] WDATA[13]=thedesign.swic.thecpu.wr_gpreg_vl[29] WDATA[14]=thedesign.swic.thecpu.wr_gpreg_vl[30] WDATA[15]=thedesign.swic.thecpu.wr_gpreg_vl[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D E=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.sleep R=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1930|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I1=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3 I2=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=thedesign.buspici.r_interrupt O=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I1=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2 I2=thedesign.swic.thecpu.iflags_SB_DFFE_Q_D_SB_LUT4_O_I0 I3=thedesign.buspici.r_interrupt O=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_R I1=thedesign.swic.cpu_break_SB_LUT4_I3_O_SB_LUT4_I2_I3 I2=thedesign.swic.thecpu.SET_GIE.r_gie I3=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101110
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I3=thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.sleep_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_DFFESR C=clk_40mhz D=thedesign.swic.thecpu.wr_spreg_vl[6] E=thedesign.swic.thecpu.step_SB_DFFESR_Q_E Q=thedesign.swic.thecpu.step R=thedesign.swic.cmd_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:1956|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.swic.dbg_cmd_write_SB_LUT4_I3_O_SB_DFF_D_Q I2=thedesign.swic.thecpu.flags_SB_DFFE_Q_D_SB_LUT4_O_I0 I3=thedesign.swic.thecpu.SET_GIE.r_gie O=thedesign.swic.thecpu.step_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10] I0=thedesign.swic.thecpu.w_op_BnI[9] I1=thedesign.swic.thecpu.instruction_decoder.r_I[9]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9] I0=thedesign.swic.thecpu.w_op_BnI[8] I1=thedesign.swic.thecpu.instruction_decoder.r_I[8]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29] I0=thedesign.swic.thecpu.w_op_BnI[28] I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28] I0=thedesign.swic.thecpu.w_op_BnI[27] I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27] I0=thedesign.swic.thecpu.w_op_BnI[26] I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26] I0=thedesign.swic.thecpu.w_op_BnI[25] I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25] I0=thedesign.swic.thecpu.w_op_BnI[24] I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24] I0=thedesign.swic.thecpu.w_op_BnI[23] I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23] I0=thedesign.swic.thecpu.w_op_BnI[22] I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22] I0=thedesign.swic.thecpu.w_op_BnI[21] I1=thedesign.swic.thecpu.instruction_decoder.r_I[21]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21] I0=thedesign.swic.thecpu.w_op_BnI[20] I1=thedesign.swic.thecpu.instruction_decoder.r_I[20]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] I0=thedesign.swic.thecpu.w_op_BnI[1] I1=thedesign.swic.thecpu.instruction_decoder.r_I[1]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8] I0=thedesign.swic.thecpu.w_op_BnI[7] I1=thedesign.swic.thecpu.instruction_decoder.r_I[7]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20] I0=thedesign.swic.thecpu.w_op_BnI[19] I1=thedesign.swic.thecpu.instruction_decoder.r_I[19]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19] I0=thedesign.swic.thecpu.w_op_BnI[18] I1=thedesign.swic.thecpu.instruction_decoder.r_I[18]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18] I0=thedesign.swic.thecpu.w_op_BnI[17] I1=thedesign.swic.thecpu.instruction_decoder.r_I[17]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17] I0=thedesign.swic.thecpu.w_op_BnI[16] I1=thedesign.swic.thecpu.instruction_decoder.r_I[16]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16] I0=thedesign.swic.thecpu.w_op_BnI[15] I1=thedesign.swic.thecpu.instruction_decoder.r_I[15]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15] I0=thedesign.swic.thecpu.w_op_BnI[14] I1=thedesign.swic.thecpu.instruction_decoder.r_I[14]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14] I0=thedesign.swic.thecpu.w_op_BnI[13] I1=thedesign.swic.thecpu.instruction_decoder.r_I[13]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13] I0=thedesign.swic.thecpu.w_op_BnI[12] I1=thedesign.swic.thecpu.instruction_decoder.r_I[12]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12] I0=thedesign.swic.thecpu.w_op_BnI[11] I1=thedesign.swic.thecpu.instruction_decoder.r_I[11]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11] I0=thedesign.swic.thecpu.w_op_BnI[10] I1=thedesign.swic.thecpu.instruction_decoder.r_I[10]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7] I0=thedesign.swic.thecpu.w_op_BnI[6] I1=thedesign.swic.thecpu.instruction_decoder.r_I[6]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] I0=thedesign.swic.thecpu.w_op_BnI[0] I1=thedesign.swic.thecpu.instruction_decoder.r_I[0]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6] I0=thedesign.swic.thecpu.w_op_BnI[5] I1=thedesign.swic.thecpu.instruction_decoder.r_I[5]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5] I0=thedesign.swic.thecpu.w_op_BnI[4] I1=thedesign.swic.thecpu.instruction_decoder.r_I[4]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4] I0=thedesign.swic.thecpu.w_op_BnI[3] I1=thedesign.swic.thecpu.instruction_decoder.r_I[3]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31] I0=thedesign.swic.thecpu.w_op_BnI[30] I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] I0=thedesign.swic.thecpu.w_op_BnI[2] I1=thedesign.swic.thecpu.instruction_decoder.r_I[2]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30] I0=thedesign.swic.thecpu.w_op_BnI[29] I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:994|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_rB I2=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I3 O=thedesign.swic.thecpu.w_op_BnI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_rB I2=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_1_I2 I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_1_I3 O=thedesign.swic.thecpu.w_op_BnI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_rB I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[22] I3=thedesign.swic.thecpu.pre_op_Bv[22] O=thedesign.swic.thecpu.w_op_BnI[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_rB I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[21] I3=thedesign.swic.thecpu.pre_op_Bv[21] O=thedesign.swic.thecpu.w_op_BnI[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_rB I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[20] I3=thedesign.swic.thecpu.pre_op_Bv[20] O=thedesign.swic.thecpu.w_op_BnI[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_rB I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[19] I3=thedesign.swic.thecpu.pre_op_Bv[19] O=thedesign.swic.thecpu.w_op_BnI[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_rB I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[18] I3=thedesign.swic.thecpu.pre_op_Bv[18] O=thedesign.swic.thecpu.w_op_BnI[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_rB I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[17] I3=thedesign.swic.thecpu.pre_op_Bv[17] O=thedesign.swic.thecpu.w_op_BnI[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_rB I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[16] I3=thedesign.swic.thecpu.pre_op_Bv[16] O=thedesign.swic.thecpu.w_op_BnI[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[15] I3=thedesign.swic.thecpu.pre_op_Bv[15] O=thedesign.swic.thecpu.w_op_BnI[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[14] I3=thedesign.swic.thecpu.pre_op_Bv[14] O=thedesign.swic.thecpu.w_op_BnI[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_19_I1 I2=thedesign.swic.thecpu.instruction_decoder.o_rB I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_19_I3 O=thedesign.swic.thecpu.w_op_BnI[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[13] I3=thedesign.swic.thecpu.pre_op_Bv[13] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Bcc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I2=thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase I3=thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_19_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Bcc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I2=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O_SB_LUT4_I2_1_O I3=thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl_SB_LUT4_I1_O_SB_LUT4_I2_O O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_B I1=thedesign.swic.thecpu.dcd_Bcc I2=thedesign.swic.thecpu.pre_rewrite_value[2] I3=thedesign.swic.thecpu.pre_op_Bv[2] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_rB I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_2_I3 O=thedesign.swic.thecpu.w_op_BnI[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[12] I3=thedesign.swic.thecpu.pre_op_Bv[12] O=thedesign.swic.thecpu.w_op_BnI[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_21_I1 I2=thedesign.swic.thecpu.instruction_decoder.o_rB I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_21_I3 O=thedesign.swic.thecpu.w_op_BnI[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[11] I3=thedesign.swic.thecpu.pre_op_Bv[11] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_21_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Bcc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I2=thedesign.swic.thecpu.DIVERR.r_udiv_err_flag I3=thedesign.swic.thecpu.DIVERR.r_idiv_err_flag O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_21_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_22_I1 I2=thedesign.swic.thecpu.instruction_decoder.o_rB I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_22_I3 O=thedesign.swic.thecpu.w_op_BnI[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[10] I3=thedesign.swic.thecpu.pre_op_Bv[10] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_22_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Bcc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I2=thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag I3=thedesign.swic.thecpu.ibus_err_flag O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_22_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_23_I0 I1=thedesign.swic.thecpu.instruction_decoder.o_rB I2=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap I3=thedesign.swic.thecpu.dcd_Bcc O=thedesign.swic.thecpu.w_op_BnI[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[9] I3=thedesign.swic.thecpu.pre_op_Bv[9] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_23_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_24_I1 I2=thedesign.swic.thecpu.instruction_decoder.o_rB I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_24_I3 O=thedesign.swic.thecpu.w_op_BnI[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[8] I3=thedesign.swic.thecpu.pre_op_Bv[8] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_24_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Bcc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I2=thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u I3=thedesign.swic.thecpu.ill_err_i O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_24_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_25_I1 I2=thedesign.swic.thecpu.instruction_decoder.o_rB I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_25_I3 O=thedesign.swic.thecpu.w_op_BnI[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[7] I3=thedesign.swic.thecpu.pre_op_Bv[7] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_25_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Bcc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I2=thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak I3=thedesign.swic.thecpu.break_en O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_25_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_26_I1 I2=thedesign.swic.thecpu.step I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_30_I2 O=thedesign.swic.thecpu.w_op_BnI[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[6] I3=thedesign.swic.thecpu.pre_op_Bv[6] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_26_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_30_I2 I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_27_I3 O=thedesign.swic.thecpu.w_op_BnI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[5] I3=thedesign.swic.thecpu.pre_op_Bv[5] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_27_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_rB I1=thedesign.swic.thecpu.dcd_Bcc I2=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_28_I2 I3=thedesign.swic.thecpu.sleep O=thedesign.swic.thecpu.w_op_BnI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[4] I3=thedesign.swic.thecpu.pre_op_Bv[4] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_28_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_rB I1=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I1 I2=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_30_I2 I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I3 O=thedesign.swic.thecpu.w_op_BnI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.dcd_Bcc I2=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I1_SB_LUT4_O_I3 O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_B I1=thedesign.swic.thecpu.dcd_Bcc I2=thedesign.swic.thecpu.pre_rewrite_value[1] I3=thedesign.swic.thecpu.pre_op_Bv[1] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_O I2=thedesign.swic.thecpu.doalu.c I3=thedesign.swic.thecpu.iflags[1] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Acc I1=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I3_SB_LUT4_I3_I1 I2=thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I3 O=thedesign.swic.thecpu.r_op_Av_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.pre_rewrite_flag_A I2=thedesign.swic.thecpu.pre_rewrite_value[1] I3=thedesign.swic.thecpu.pre_op_Av[1] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I3_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.alu_wF_SB_LUT4_I0_1_O I2=thedesign.swic.thecpu.doalu.c I3=thedesign.swic.thecpu.flags[1] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_29_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_B I1=thedesign.swic.thecpu.dcd_Bcc I2=thedesign.swic.thecpu.pre_rewrite_value[30] I3=thedesign.swic.thecpu.pre_op_Bv[30] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_rB I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_3_I3 O=thedesign.swic.thecpu.w_op_BnI[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_rB I1=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_30_I1 I2=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_30_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_I2_O O=thedesign.swic.thecpu.w_op_BnI[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_30_I1_SB_LUT4_O_I0 I1=thedesign.swic.thecpu.dcd_Bcc I2=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I3=thedesign.swic.thecpu.DIVIDE.thedivide.r_z_SB_LUT4_I3_I2_SB_LUT4_I2_1_O O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_30_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_B I1=thedesign.swic.thecpu.dcd_Bcc I2=thedesign.swic.thecpu.pre_op_Bv[0] I3=thedesign.swic.thecpu.pre_rewrite_value[0] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_30_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I2=thedesign.swic.thecpu.dcd_Bcc I3=thedesign.swic.thecpu.instruction_decoder.o_rB O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_30_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_B I1=thedesign.swic.thecpu.dcd_Bcc I2=thedesign.swic.thecpu.pre_rewrite_value[29] I3=thedesign.swic.thecpu.pre_op_Bv[29] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[28] I3=thedesign.swic.thecpu.pre_op_Bv[28] O=thedesign.swic.thecpu.w_op_BnI[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[27] I3=thedesign.swic.thecpu.pre_op_Bv[27] O=thedesign.swic.thecpu.w_op_BnI[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[26] I3=thedesign.swic.thecpu.pre_op_Bv[26] O=thedesign.swic.thecpu.w_op_BnI[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[25] I3=thedesign.swic.thecpu.pre_op_Bv[25] O=thedesign.swic.thecpu.w_op_BnI[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0 I1=thedesign.swic.thecpu.pre_rewrite_flag_B I2=thedesign.swic.thecpu.pre_rewrite_value[24] I3=thedesign.swic.thecpu.pre_op_Bv[24] O=thedesign.swic.thecpu.w_op_BnI[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_rB I3=thedesign.swic.thecpu.dcd_Bcc O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_8_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.swic.thecpu.instruction_decoder.o_rB I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_9_I3 O=thedesign.swic.thecpu.w_op_BnI[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_B I1=thedesign.swic.thecpu.dcd_Bcc I2=thedesign.swic.thecpu.pre_rewrite_value[23] I3=thedesign.swic.thecpu.pre_op_Bv[23] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_9_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=thedesign.swic.thecpu.dcd_Bcc I1=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I2=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I2_SB_LUT4_O_I3 O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=thedesign.swic.thecpu.pre_rewrite_flag_B I1=thedesign.swic.thecpu.dcd_Bcc I2=thedesign.swic.thecpu.pre_rewrite_value[3] I3=thedesign.swic.thecpu.pre_op_Bv[3] O=thedesign.swic.thecpu.w_op_BnI_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[9] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[10] I0=thedesign.swic.thecpu.w_pcB_v[11] I1=thedesign.swic.thecpu.instruction_decoder.r_I[9]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[8] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[9] I0=thedesign.swic.thecpu.w_pcB_v[10] I1=thedesign.swic.thecpu.instruction_decoder.r_I[8]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[20] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[21] I0=thedesign.swic.thecpu.w_pcB_v[22] I1=thedesign.swic.thecpu.instruction_decoder.r_I[20]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[1] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[2] I0=thedesign.swic.thecpu.w_pcB_v[3] I1=thedesign.swic.thecpu.instruction_decoder.r_I[1]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[19] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[20] I0=thedesign.swic.thecpu.w_pcB_v[21] I1=thedesign.swic.thecpu.instruction_decoder.r_I[19]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[18] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[19] I0=thedesign.swic.thecpu.w_pcB_v[20] I1=thedesign.swic.thecpu.instruction_decoder.r_I[18]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[17] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[18] I0=thedesign.swic.thecpu.w_pcB_v[19] I1=thedesign.swic.thecpu.instruction_decoder.r_I[17]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[16] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[17] I0=thedesign.swic.thecpu.w_pcB_v[18] I1=thedesign.swic.thecpu.instruction_decoder.r_I[16]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[15] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[16] I0=thedesign.swic.thecpu.w_pcB_v[17] I1=thedesign.swic.thecpu.instruction_decoder.r_I[15]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[14] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[15] I0=thedesign.swic.thecpu.w_pcB_v[16] I1=thedesign.swic.thecpu.instruction_decoder.r_I[14]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[13] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[14] I0=thedesign.swic.thecpu.w_pcB_v[15] I1=thedesign.swic.thecpu.instruction_decoder.r_I[13]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[12] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[13] I0=thedesign.swic.thecpu.w_pcB_v[14] I1=thedesign.swic.thecpu.instruction_decoder.r_I[12]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[7] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[8] I0=thedesign.swic.thecpu.w_pcB_v[9] I1=thedesign.swic.thecpu.instruction_decoder.r_I[7]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[11] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[12] I0=thedesign.swic.thecpu.w_pcB_v[13] I1=thedesign.swic.thecpu.instruction_decoder.r_I[11]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[10] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[11] I0=thedesign.swic.thecpu.w_pcB_v[12] I1=thedesign.swic.thecpu.instruction_decoder.r_I[10]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[1] I0=thedesign.swic.thecpu.w_pcB_v[2] I1=thedesign.swic.thecpu.instruction_decoder.r_I[0]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[6] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[7] I0=thedesign.swic.thecpu.w_pcB_v[8] I1=thedesign.swic.thecpu.instruction_decoder.r_I[6]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[5] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[6] I0=thedesign.swic.thecpu.w_pcB_v[7] I1=thedesign.swic.thecpu.instruction_decoder.r_I[5]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[4] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[5] I0=thedesign.swic.thecpu.w_pcB_v[6] I1=thedesign.swic.thecpu.instruction_decoder.r_I[4]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[3] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[4] I0=thedesign.swic.thecpu.w_pcB_v[5] I1=thedesign.swic.thecpu.instruction_decoder.r_I[3]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[2] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[3] I0=thedesign.swic.thecpu.w_pcB_v[4] I1=thedesign.swic.thecpu.instruction_decoder.r_I[2]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[22] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[23] I0=thedesign.swic.thecpu.w_pcB_v[24] I1=thedesign.swic.thecpu.instruction_decoder.r_I[22]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[21] CO=thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[22] I0=thedesign.swic.thecpu.w_pcB_v[23] I1=thedesign.swic.thecpu.instruction_decoder.r_I[21]
.attr src "toplevel.v:158|main.v:775|cpu/zipbones.v:211|cpu/zipcpu.v:992|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[24] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[24] O=thedesign.swic.thecpu.w_pcB_v[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[23] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[23] O=thedesign.swic.thecpu.w_pcB_v[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[14] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[14] O=thedesign.swic.thecpu.w_pcB_v[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[13] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[13] O=thedesign.swic.thecpu.w_pcB_v[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[12] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[12] O=thedesign.swic.thecpu.w_pcB_v[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[11] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[11] O=thedesign.swic.thecpu.w_pcB_v[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[10] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[10] O=thedesign.swic.thecpu.w_pcB_v[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[9] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[9] O=thedesign.swic.thecpu.w_pcB_v[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[8] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[8] O=thedesign.swic.thecpu.w_pcB_v[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[7] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[7] O=thedesign.swic.thecpu.w_pcB_v[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[6] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[6] O=thedesign.swic.thecpu.w_pcB_v[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[5] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[5] O=thedesign.swic.thecpu.w_pcB_v[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[22] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[22] O=thedesign.swic.thecpu.w_pcB_v[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[4] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[4] O=thedesign.swic.thecpu.w_pcB_v[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[3] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[3] O=thedesign.swic.thecpu.w_pcB_v[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[2] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[2] O=thedesign.swic.thecpu.w_pcB_v[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[21] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[21] O=thedesign.swic.thecpu.w_pcB_v[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[20] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[20] O=thedesign.swic.thecpu.w_pcB_v[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[19] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[19] O=thedesign.swic.thecpu.w_pcB_v[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[18] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[18] O=thedesign.swic.thecpu.w_pcB_v[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[17] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[17] O=thedesign.swic.thecpu.w_pcB_v[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[16] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[16] O=thedesign.swic.thecpu.w_pcB_v[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] I1=thedesign.swic.thecpu.SET_GIE.r_gie I2=thedesign.swic.thecpu.SET_USER_PC.r_upc[15] I3=thedesign.swic.thecpu.instruction_decoder.o_pc[15] O=thedesign.swic.thecpu.w_pcB_v[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[31] O=thedesign.swic.thecpu.wr_gpreg_vl[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_1_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[30] O=thedesign.swic.thecpu.wr_gpreg_vl[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_10_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[21] O=thedesign.swic.thecpu.wr_gpreg_vl[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_10_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[21] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_10_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_10_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[21] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[21] I3=thedesign.swic.thecpu.dbg_val[21] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_10_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_11_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[20] O=thedesign.swic.thecpu.wr_gpreg_vl[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_11_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[20] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_11_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_11_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[20] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[20] I3=thedesign.swic.thecpu.dbg_val[20] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_12_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[19] O=thedesign.swic.thecpu.wr_gpreg_vl[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_12_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[19] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_12_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_12_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[19] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[19] I3=thedesign.swic.thecpu.dbg_val[19] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_13_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[18] O=thedesign.swic.thecpu.wr_gpreg_vl[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_13_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[18] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_13_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_13_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[18] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[18] I3=thedesign.swic.thecpu.dbg_val[18] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_14_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[17] O=thedesign.swic.thecpu.wr_gpreg_vl[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_14_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[17] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_14_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_14_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[17] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[17] I3=thedesign.swic.thecpu.dbg_val[17] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_15_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[16] O=thedesign.swic.thecpu.wr_gpreg_vl[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_15_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[16] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_15_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_15_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[16] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[16] I3=thedesign.swic.thecpu.dbg_val[16] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_16_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[15] O=thedesign.swic.thecpu.wr_gpreg_vl[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_16_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[15] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_16_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_16_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[15] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[15] I3=thedesign.swic.thecpu.dbg_val[15] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_16_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_17_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[14] O=thedesign.swic.thecpu.wr_gpreg_vl[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_17_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[14] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_17_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_17_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[14] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[14] I3=thedesign.swic.thecpu.dbg_val[14] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_17_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_18_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[13] O=thedesign.swic.thecpu.wr_gpreg_vl[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_18_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[13] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_18_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_18_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[13] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[13] I3=thedesign.swic.thecpu.dbg_val[13] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_18_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_19_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[12] O=thedesign.swic.thecpu.wr_gpreg_vl[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_19_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[12] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_19_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_19_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[12] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[12] I3=thedesign.swic.thecpu.dbg_val[12] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_19_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_1_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[30] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[30] I3=thedesign.swic.thecpu.dbg_val[30] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_2_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[29] O=thedesign.swic.thecpu.wr_gpreg_vl[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_20_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[11] O=thedesign.swic.thecpu.wr_gpreg_vl[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_20_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[11] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_20_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_20_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[11] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[11] I3=thedesign.swic.thecpu.dbg_val[11] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_20_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_21_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[10] O=thedesign.swic.thecpu.wr_gpreg_vl[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_21_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[10] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_21_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_21_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[10] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[10] I3=thedesign.swic.thecpu.dbg_val[10] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_21_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_22_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[9] O=thedesign.swic.thecpu.wr_gpreg_vl[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_22_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[9] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_22_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_22_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[9] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[9] I3=thedesign.swic.thecpu.dbg_val[9] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_22_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_23_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[8] O=thedesign.swic.thecpu.wr_gpreg_vl[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_23_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[8] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_23_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_23_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[8] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[8] I3=thedesign.swic.thecpu.dbg_val[8] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_23_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_24_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[7] O=thedesign.swic.thecpu.wr_gpreg_vl[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_spreg_vl_SB_LUT4_O_1_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[7] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_24_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_25_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[6] O=thedesign.swic.thecpu.wr_gpreg_vl[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_spreg_vl_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[6] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_25_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[5] O=thedesign.swic.thecpu.wr_gpreg_vl[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[5] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[5] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[5] I3=thedesign.swic.thecpu.dbg_val[5] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_27_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[4] O=thedesign.swic.thecpu.wr_gpreg_vl[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_27_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[4] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_27_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_27_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[4] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[4] I3=thedesign.swic.thecpu.dbg_val[4] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_28_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[3] O=thedesign.swic.thecpu.wr_gpreg_vl[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_28_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[3] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_28_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_28_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[3] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[3] I3=thedesign.swic.thecpu.dbg_val[3] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_29_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[2] O=thedesign.swic.thecpu.wr_gpreg_vl[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_29_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[2] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_29_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_29_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[2] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[2] I3=thedesign.swic.thecpu.dbg_val[2] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_2_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[29] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[29] I3=thedesign.swic.thecpu.dbg_val[29] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_3_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[28] O=thedesign.swic.thecpu.wr_gpreg_vl[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_30_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[1] O=thedesign.swic.thecpu.wr_gpreg_vl[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_30_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[1] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_30_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[1] I3=thedesign.swic.thecpu.dbg_val[1] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_31_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[0] O=thedesign.swic.thecpu.wr_gpreg_vl[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_31_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[0] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_31_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[0] I3=thedesign.swic.thecpu.dbg_val[0] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_31_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_3_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[28] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[28] I3=thedesign.swic.thecpu.dbg_val[28] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_4_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[27] O=thedesign.swic.thecpu.wr_gpreg_vl[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_4_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[27] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_4_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[27] I3=thedesign.swic.thecpu.dbg_val[27] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_5_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[26] O=thedesign.swic.thecpu.wr_gpreg_vl[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_5_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[26] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[26] I3=thedesign.swic.thecpu.dbg_val[26] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_6_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[25] O=thedesign.swic.thecpu.wr_gpreg_vl[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_6_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[25] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[25] I3=thedesign.swic.thecpu.dbg_val[25] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_7_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[24] O=thedesign.swic.thecpu.wr_gpreg_vl[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[24] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[24] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[24] I3=thedesign.swic.thecpu.dbg_val[24] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_8_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[23] O=thedesign.swic.thecpu.wr_gpreg_vl[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_8_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[23] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_8_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_8_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[23] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[23] I3=thedesign.swic.thecpu.dbg_val[23] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_9_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[22] O=thedesign.swic.thecpu.wr_gpreg_vl[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_9_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[22] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_9_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_9_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[22] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[22] I3=thedesign.swic.thecpu.dbg_val[22] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.DIVIDE.thedivide.o_valid I2=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.DIVIDE.thedivide.w_n O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.n I3=thedesign.swic.thecpu.dbg_val[31] O=thedesign.swic.thecpu.wr_gpreg_vl_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.swic.thecpu.alu_wR_SB_LUT4_I2_O_SB_LUT4_I3_O O=thedesign.swic.thecpu.wr_reg_ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[4] I3=thedesign.swic.thecpu.alu_reg[4] O=thedesign.swic.thecpu.wr_reg_id[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[2] I3=thedesign.swic.thecpu.alu_reg[2] O=thedesign.swic.thecpu.wr_reg_id[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[3] I3=thedesign.swic.thecpu.alu_reg[3] O=thedesign.swic.thecpu.wr_reg_id[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[1] I3=thedesign.swic.thecpu.alu_reg[1] O=thedesign.swic.thecpu.wr_reg_id[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[0] I3=thedesign.swic.thecpu.alu_reg[0] O=thedesign.swic.thecpu.wr_reg_id[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_spreg_vl_SB_LUT4_O_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[6] O=thedesign.swic.thecpu.wr_spreg_vl[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid I2=thedesign.swic.thecpu.wr_spreg_vl_SB_LUT4_O_1_I2 I3=thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[7] O=thedesign.swic.thecpu.wr_spreg_vl[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[7] I3=thedesign.swic.thecpu.dbg_val[7] O=thedesign.swic.thecpu.wr_spreg_vl_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=thedesign.swic.thecpu.dbgv I2=thedesign.swic.thecpu.doalu.o_c[6] I3=thedesign.swic.thecpu.dbg_val[6] O=thedesign.swic.thecpu.wr_spreg_vl_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_DFFSR C=clk_40mhz D=thedesign.watchdogi.o_int_SB_DFFSR_Q_D Q=thedesign.watchdogi.o_int R=thedesign.watchdogi.wb_write
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.watchdogi.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=thedesign.watchdogi.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I1 I2=thedesign.watchdogi.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=thedesign.watchdogi.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=thedesign.watchdogi.o_int_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=thedesign.watchdogi.r_value[12] I1=thedesign.watchdogi.r_value[11] I2=thedesign.watchdogi.r_value[10] I3=thedesign.watchdogi.r_value[9] O=thedesign.watchdogi.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.watchdogi.r_value[0] I1=thedesign.watchdogi.r_value[15] I2=thedesign.watchdogi.r_value[14] I3=thedesign.watchdogi.r_value[13] O=thedesign.watchdogi.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=thedesign.watchdogi.r_value[4] I1=thedesign.watchdogi.r_value[3] I2=thedesign.watchdogi.r_value[2] I3=thedesign.watchdogi.r_value[1] O=thedesign.watchdogi.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=thedesign.watchdogi.r_value[8] I1=thedesign.watchdogi.r_value[7] I2=thedesign.watchdogi.r_value[6] I3=thedesign.watchdogi.r_value[5] O=thedesign.watchdogi.o_int_SB_DFFSR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_DFFESR C=clk_40mhz D=thedesign.bustimeri.r_running_SB_DFFESR_Q_D E=thedesign.watchdogi.r_running_SB_DFFESR_Q_E Q=thedesign.watchdogi.r_running R=thedesign.watchdogi.r_running_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.watchdogi.r_running_SB_LUT4_I2_1_I3 I3=thedesign.watchdogi.wb_write O=thedesign.watchdogi.r_running_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.watchdogi.wb_write O=thedesign.watchdogi.r_running_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.watchdogi.r_running I3=thedesign.watchdogi.o_int_SB_DFFSR_Q_D O=thedesign.watchdogi.r_running_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.watchdogi.r_running I3=thedesign.watchdogi.r_running_SB_LUT4_I2_1_I3 O=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_running_SB_LUT4_I2_O_SB_DFFE_E_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_O Q=thedesign.watchdogi.r_running_SB_LUT4_I2_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:152|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.bustimeri.r_running_SB_DFFESR_Q_D I3=thedesign.watchdogi.wb_write O=thedesign.watchdogi.r_running_SB_LUT4_I2_O_SB_DFFE_E_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_1_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_10_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[5] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_10_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[5] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[5] O=thedesign.watchdogi.r_value_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_11_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[4] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_11_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[4] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[4] O=thedesign.watchdogi.r_value_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_12_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[3] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_12_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[3] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=thedesign.watchdogi.r_value_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_13_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[2] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_13_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[2] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=thedesign.watchdogi.r_value_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_14_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[1] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_14_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[1] I2=$true I3=thedesign.watchdogi.r_value[0] O=thedesign.watchdogi.r_value_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_15_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[0] I3=thedesign.watchdogi.r_value[0] O=thedesign.watchdogi.r_value_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[14] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[14] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[14] O=thedesign.watchdogi.r_value_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_2_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[13] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[13] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[13] O=thedesign.watchdogi.r_value_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_3_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[12] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_3_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[12] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[12] O=thedesign.watchdogi.r_value_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_4_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[11] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_4_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[11] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[11] O=thedesign.watchdogi.r_value_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_5_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[10] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_5_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[10] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[10] O=thedesign.watchdogi.r_value_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_6_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[9] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_6_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[9] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[9] O=thedesign.watchdogi.r_value_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_7_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[8] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_7_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[8] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[8] O=thedesign.watchdogi.r_value_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_8_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[7] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_8_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[7] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[7] O=thedesign.watchdogi.r_value_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_40mhz D=thedesign.watchdogi.r_value_SB_DFFE_Q_9_D E=thedesign.watchdogi.r_running_SB_LUT4_I2_1_O Q=thedesign.watchdogi.r_value[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:138|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.wb_write I2=thedesign.hb_dwbi_delay.o_dly_data[6] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_9_D_SB_LUT4_O_I3 O=thedesign.watchdogi.r_value_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=thedesign.watchdogi.r_value[6] I2=$true I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[6] O=thedesign.watchdogi.r_value_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=thedesign.watchdogi.wb_write I1=thedesign.watchdogi.r_value[15] I2=thedesign.hb_dwbi_delay.o_dly_data[15] I3=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[15] O=thedesign.watchdogi.r_value_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010010110001
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[9] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[10] I0=thedesign.watchdogi.r_value[9] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[8] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[9] I0=thedesign.watchdogi.r_value[8] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[13] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[14] I0=thedesign.watchdogi.r_value[13] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[12] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[13] I0=thedesign.watchdogi.r_value[12] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[11] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[12] I0=thedesign.watchdogi.r_value[11] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[10] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[11] I0=thedesign.watchdogi.r_value[10] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[7] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[8] I0=thedesign.watchdogi.r_value[7] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[6] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[7] I0=thedesign.watchdogi.r_value[6] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[5] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[6] I0=thedesign.watchdogi.r_value[5] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[4] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[5] I0=thedesign.watchdogi.r_value[4] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[3] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[4] I0=thedesign.watchdogi.r_value[3] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[2] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I0=thedesign.watchdogi.r_value[2] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value[0] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I0=thedesign.watchdogi.r_value[1] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[14] CO=thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[15] I0=thedesign.watchdogi.r_value[14] I1=$true
.attr src "toplevel.v:158|main.v:806|cpu/ziptimer.v:146|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=thedesign.hb_dwbi_delay.o_dly_we I2=thedesign.sdramscopei.i_wb_addr I3=thedesign.consolei.i_wb_stb_SB_LUT4_O_I3_SB_LUT4_I2_O O=thedesign.watchdogi.wb_write
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=clk_40mhz D=thedesign.wb_ack_SB_DFF_Q_D Q=thedesign.wb_ack
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:503|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_ack I2=thedesign.hb_dwbi_delay.o_dly_cyc I3=thedesign.hb_dwbi_delay.i_dly_err O=thedesign.hb_dwbi_delay.o_wb_ack_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFSR C=clk_40mhz D=thedesign.r_wb_dio_ack[0] Q=thedesign.wb_dio_ack R=thedesign.wb_dio_ack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=thedesign.hb_dwbi_delay.o_dly_cyc O=thedesign.wb_dio_ack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=thedesign.sdramscopei.br_wb_ack_SB_LUT4_I0_O I1=thedesign.wb_dio_ack I2=thedesign.bkrami.o_wb_ack_SB_LUT4_I0_O I3=thedesign.bkrami.o_wb_ack_SB_LUT4_I2_O O=thedesign.wb_many_ack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011001010110000
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_D Q=thedesign.wb_idata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_1_D Q=thedesign.wb_idata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_10_D Q=thedesign.wb_idata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_10_D_SB_LUT4_O_I1 I2=thedesign.sdrami.last_ram_data[5] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[21] O=thedesign.wb_idata_SB_DFF_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[21] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[21] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_11_D Q=thedesign.wb_idata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_11_D_SB_LUT4_O_I1 I2=thedesign.sdrami.last_ram_data[4] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[20] O=thedesign.wb_idata_SB_DFF_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[20] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[20] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_12_D Q=thedesign.wb_idata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_12_D_SB_LUT4_O_I1 I2=thedesign.sdrami.last_ram_data[3] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[19] O=thedesign.wb_idata_SB_DFF_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[19] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[19] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_13_D Q=thedesign.wb_idata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_13_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_13_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdrami.last_ram_data[2] O=thedesign.wb_idata_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.r_wb_sio_data[18] I1=thedesign.r_wb_bus_select[5] I2=thedesign.consolei.o_wb_data[18] I3=thedesign.r_wb_bus_select[2] O=thedesign.wb_idata_SB_DFF_Q_13_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[18] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[18] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_13_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_14_D Q=thedesign.wb_idata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_14_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_14_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdrami.last_ram_data[1] O=thedesign.wb_idata_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.r_wb_sio_data[17] I1=thedesign.r_wb_bus_select[5] I2=thedesign.consolei.o_wb_data[18] I3=thedesign.r_wb_bus_select[2] O=thedesign.wb_idata_SB_DFF_Q_14_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[17] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[17] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_15_D Q=thedesign.wb_idata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_15_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_15_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdrami.last_ram_data[0] O=thedesign.wb_idata_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.r_wb_sio_data[16] I1=thedesign.r_wb_bus_select[5] I2=thedesign.sdramscopei.o_bus_data[16] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_15_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[16] I1=thedesign.r_wb_bus_select[1] I2=thedesign.consolei.o_wb_data[18] I3=thedesign.r_wb_bus_select[2] O=thedesign.wb_idata_SB_DFF_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_16_D Q=thedesign.wb_idata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_16_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_16_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[15] O=thedesign.wb_idata_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[15] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[15] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_16_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.r_wb_sio_data[15] I1=thedesign.r_wb_bus_select[5] I2=thedesign.r_wb_dio_data[15] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_17_D Q=thedesign.wb_idata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_17_D_SB_LUT4_O_I1 I2=r_ram_data[14] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[14] O=thedesign.wb_idata_SB_DFF_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.r_wb_dio_data[14] I1=thedesign.r_wb_bus_select[3] I2=thedesign.sdramscopei.o_bus_data[14] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[14] I1=thedesign.r_wb_bus_select[1] I2=thedesign.consolei.o_wb_data[14] I3=thedesign.r_wb_bus_select[2] O=thedesign.wb_idata_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_18_D Q=thedesign.wb_idata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_18_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_18_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[13] O=thedesign.wb_idata_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[13] O=thedesign.wb_idata_SB_DFF_Q_18_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.consolei.o_wb_data[14] I1=thedesign.r_wb_bus_select[2] I2=thedesign.sdramscopei.o_bus_data[13] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[13] I1=thedesign.r_wb_bus_select[1] I2=thedesign.r_wb_dio_data[13] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_19_D Q=thedesign.wb_idata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_19_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_19_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[12] O=thedesign.wb_idata_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[0] I3=thedesign.sdramscopei.o_bus_data[12] O=thedesign.wb_idata_SB_DFF_Q_19_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.consolei.o_wb_data[12] I3=thedesign.r_wb_bus_select[2] O=thedesign.wb_idata_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_wb_dio_data[12] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[12] I1=thedesign.r_wb_bus_select[1] I2=thedesign.r_wb_sio_data[12] I3=thedesign.r_wb_bus_select[5] O=thedesign.wb_idata_SB_DFF_Q_19_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_1_D_SB_LUT4_O_I1 I2=thedesign.sdrami.last_ram_data[14] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[30] O=thedesign.wb_idata_SB_DFF_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[30] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[30] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_2_D Q=thedesign.wb_idata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_20_D Q=thedesign.wb_idata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_20_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_20_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[11] O=thedesign.wb_idata_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.r_wb_sio_data[11] I1=thedesign.r_wb_bus_select[5] I2=thedesign.r_wb_dio_data[11] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_20_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[11] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[11] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_20_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_21_D Q=thedesign.wb_idata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_21_D_SB_LUT4_O_I1 I2=r_ram_data[10] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[1] I3=thedesign.bkrami.o_wb_data[10] O=thedesign.wb_idata_SB_DFF_Q_21_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.r_wb_sio_data[10] I1=thedesign.r_wb_bus_select[5] I2=thedesign.r_wb_dio_data[10] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.consolei.o_wb_data[14] I1=thedesign.r_wb_bus_select[2] I2=thedesign.sdramscopei.o_bus_data[10] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_22_D Q=thedesign.wb_idata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_22_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_22_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[9] O=thedesign.wb_idata_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[9] I1=thedesign.r_wb_bus_select[1] I2=thedesign.r_wb_dio_data[9] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_22_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.r_wb_sio_data[9] I1=thedesign.r_wb_bus_select[5] I2=thedesign.sdramscopei.o_bus_data[9] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_22_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_23_D Q=thedesign.wb_idata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_23_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_23_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[8] O=thedesign.wb_idata_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[2] I3=thedesign.consolei.o_wb_data[8] O=thedesign.wb_idata_SB_DFF_Q_23_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.o_bus_data[8] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_wb_dio_data[8] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[8] I1=thedesign.r_wb_bus_select[1] I2=thedesign.r_wb_sio_data[8] I3=thedesign.r_wb_bus_select[5] O=thedesign.wb_idata_SB_DFF_Q_23_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_24_D Q=thedesign.wb_idata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_24_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_24_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[7] O=thedesign.wb_idata_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.r_wb_sio_data[7] I1=thedesign.r_wb_bus_select[5] I2=thedesign.r_wb_dio_data[7] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_24_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[7] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[7] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_24_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_25_D Q=thedesign.wb_idata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_25_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_25_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[6] O=thedesign.wb_idata_SB_DFF_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[2] I3=thedesign.consolei.o_wb_data[6] O=thedesign.wb_idata_SB_DFF_Q_25_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.o_bus_data[6] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_wb_sio_data[6] I3=thedesign.r_wb_bus_select[5] O=thedesign.wb_idata_SB_DFF_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[6] I1=thedesign.r_wb_bus_select[1] I2=thedesign.r_wb_dio_data[6] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_25_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_26_D Q=thedesign.wb_idata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_26_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_26_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[5] O=thedesign.wb_idata_SB_DFF_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[2] I3=thedesign.consolei.o_wb_data[5] O=thedesign.wb_idata_SB_DFF_Q_26_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.o_bus_data[5] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_wb_dio_data[5] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[5] I1=thedesign.r_wb_bus_select[1] I2=thedesign.r_wb_sio_data[5] I3=thedesign.r_wb_bus_select[5] O=thedesign.wb_idata_SB_DFF_Q_26_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_27_D Q=thedesign.wb_idata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_27_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_27_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[4] O=thedesign.wb_idata_SB_DFF_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[0] I3=thedesign.sdramscopei.o_bus_data[4] O=thedesign.wb_idata_SB_DFF_Q_27_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.consolei.o_wb_data[4] I3=thedesign.r_wb_bus_select[2] O=thedesign.wb_idata_SB_DFF_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_wb_sio_data[4] I3=thedesign.r_wb_bus_select[5] O=thedesign.wb_idata_SB_DFF_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[4] I1=thedesign.r_wb_bus_select[1] I2=thedesign.r_wb_dio_data[4] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_27_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_28_D Q=thedesign.wb_idata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_28_D_SB_LUT4_O_I1 I2=r_ram_data[3] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[0] I3=thedesign.sdramscopei.o_bus_data[3] O=thedesign.wb_idata_SB_DFF_Q_28_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[3] I1=thedesign.r_wb_bus_select[1] I2=thedesign.r_wb_sio_data[3] I3=thedesign.r_wb_bus_select[5] O=thedesign.wb_idata_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.consolei.o_wb_data[3] I1=thedesign.r_wb_bus_select[2] I2=thedesign.r_wb_dio_data[3] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_29_D Q=thedesign.wb_idata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_29_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_29_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[2] O=thedesign.wb_idata_SB_DFF_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[2] I3=thedesign.consolei.o_wb_data[2] O=thedesign.wb_idata_SB_DFF_Q_29_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.sdramscopei.o_bus_data[2] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.r_wb_dio_data[2] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[2] I1=thedesign.r_wb_bus_select[1] I2=thedesign.r_wb_sio_data[2] I3=thedesign.r_wb_bus_select[5] O=thedesign.wb_idata_SB_DFF_Q_29_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_2_D_SB_LUT4_O_I1 I2=thedesign.sdrami.last_ram_data[13] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[29] O=thedesign.wb_idata_SB_DFF_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[29] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[29] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_3_D Q=thedesign.wb_idata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_30_D Q=thedesign.wb_idata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_30_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_30_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[1] O=thedesign.wb_idata_SB_DFF_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[2] I3=thedesign.consolei.o_wb_data[1] O=thedesign.wb_idata_SB_DFF_Q_30_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[1] I1=thedesign.r_wb_bus_select[1] I2=thedesign.r_wb_dio_data[1] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.r_wb_sio_data[1] I1=thedesign.r_wb_bus_select[5] I2=thedesign.sdramscopei.o_bus_data[1] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_30_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_31_D Q=thedesign.wb_idata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_31_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_31_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=r_ram_data[0] O=thedesign.wb_idata_SB_DFF_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[2] I3=thedesign.consolei.o_wb_data[0] O=thedesign.wb_idata_SB_DFF_Q_31_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[0] I1=thedesign.r_wb_bus_select[1] I2=thedesign.r_wb_dio_data[0] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.r_wb_sio_data[0] I1=thedesign.r_wb_bus_select[5] I2=thedesign.sdramscopei.o_bus_data[0] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_31_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_3_D_SB_LUT4_O_I1 I2=thedesign.sdrami.last_ram_data[12] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[28] O=thedesign.wb_idata_SB_DFF_Q_3_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[28] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[28] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_4_D Q=thedesign.wb_idata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_4_D_SB_LUT4_O_I1 I2=thedesign.sdrami.last_ram_data[11] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[27] O=thedesign.wb_idata_SB_DFF_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[27] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[27] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_5_D Q=thedesign.wb_idata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_5_D_SB_LUT4_O_I1 I2=thedesign.sdrami.last_ram_data[10] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[26] O=thedesign.wb_idata_SB_DFF_Q_5_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[26] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[26] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_6_D Q=thedesign.wb_idata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_6_D_SB_LUT4_O_I1 I2=thedesign.sdrami.last_ram_data[9] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[25] O=thedesign.wb_idata_SB_DFF_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[25] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[25] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_7_D Q=thedesign.wb_idata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_7_D_SB_LUT4_O_I1 I2=thedesign.sdrami.last_ram_data[8] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[24] O=thedesign.wb_idata_SB_DFF_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[24] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[24] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_8_D Q=thedesign.wb_idata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_8_D_SB_LUT4_O_I1 I2=thedesign.sdrami.last_ram_data[7] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[23] O=thedesign.wb_idata_SB_DFF_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[23] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[23] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk_40mhz D=thedesign.wb_idata_SB_DFF_Q_9_D Q=thedesign.wb_idata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:547|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_9_D_SB_LUT4_O_I1 I2=thedesign.sdrami.last_ram_data[6] I3=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 O=thedesign.wb_idata_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_sio_data[22] O=thedesign.wb_idata_SB_DFF_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[22] I1=thedesign.r_wb_bus_select[1] I2=thedesign.sdramscopei.o_bus_data[22] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I0 I1=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I1 I2=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2 I3=thedesign.sdrami.last_ram_data[15] O=thedesign.wb_idata_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=thedesign.r_wb_sio_data[31] I1=thedesign.r_wb_bus_select[5] I2=thedesign.sdramscopei.o_bus_data[31] I3=thedesign.r_wb_bus_select[0] O=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=thedesign.bkrami.o_wb_data[31] I1=thedesign.r_wb_bus_select[1] I2=thedesign.r_wb_dio_data[31] I3=thedesign.r_wb_bus_select[3] O=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=thedesign.r_wb_bus_select[5] I3=thedesign.r_wb_bus_select[1] O=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=thedesign.r_wb_bus_select[0] I2=thedesign.r_wb_bus_select[3] I3=thedesign.r_wb_bus_select[2] O=thedesign.wb_idata_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_DFFSR C=clk_40mhz D=thedesign.hb_dwbi_delay.o_dly_cyc Q=thedesign.wb_many_ack R=thedesign.wb_many_ack_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:423|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[23] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[24] I0=thedesign.zip_dbg_sel I1=thedesign.genbus.packxi.o_pck_word[25]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[9] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[10] I0=thedesign.genbus.wbexec.o_wb_addr[9] I1=thedesign.genbus.packxi.o_pck_word[11]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[8] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[9] I0=thedesign.genbus.wbexec.o_wb_addr[8] I1=thedesign.genbus.packxi.o_pck_word[10]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[26] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[27] I0=thedesign.genbus.wbexec.o_wb_addr[26] I1=thedesign.genbus.packxi.o_pck_word[28]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[25] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[26] I0=thedesign.genbus.wbexec.o_wb_addr[25] I1=thedesign.genbus.packxi.o_pck_word[27]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[24] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[25] I0=thedesign.genbus.wbexec.o_wb_addr[24] I1=thedesign.genbus.packxi.o_pck_word[26]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[22] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[23] I0=thedesign.genbus.wbexec.o_wb_addr[22] I1=thedesign.genbus.packxi.o_pck_word[24]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[21] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[22] I0=thedesign.genbus.wbexec.o_wb_addr[21] I1=thedesign.genbus.packxi.o_pck_word[23]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[20] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[21] I0=thedesign.genbus.wbexec.o_wb_addr[20] I1=thedesign.genbus.packxi.o_pck_word[22]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[1] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[2] I0=thedesign.genbus.wbexec.o_wb_addr[1] I1=thedesign.genbus.packxi.o_pck_word[3]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[19] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[20] I0=thedesign.genbus.wbexec.o_wb_addr[19] I1=thedesign.genbus.packxi.o_pck_word[21]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[18] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[19] I0=thedesign.genbus.wbexec.o_wb_addr[18] I1=thedesign.genbus.packxi.o_pck_word[20]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[17] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[18] I0=thedesign.genbus.wbexec.o_wb_addr[17] I1=thedesign.genbus.packxi.o_pck_word[19]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[7] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[8] I0=thedesign.genbus.wbexec.o_wb_addr[7] I1=thedesign.genbus.packxi.o_pck_word[9]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[16] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[17] I0=thedesign.genbus.wbexec.o_wb_addr[16] I1=thedesign.genbus.packxi.o_pck_word[18]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[15] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[16] I0=thedesign.genbus.wbexec.o_wb_addr[15] I1=thedesign.genbus.packxi.o_pck_word[17]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[14] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[15] I0=thedesign.genbus.wbexec.o_wb_addr[14] I1=thedesign.genbus.packxi.o_pck_word[16]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[13] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[14] I0=thedesign.genbus.wbexec.o_wb_addr[13] I1=thedesign.genbus.packxi.o_pck_word[15]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[12] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[13] I0=thedesign.genbus.wbexec.o_wb_addr[12] I1=thedesign.genbus.packxi.o_pck_word[14]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[11] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[12] I0=thedesign.genbus.wbexec.o_wb_addr[11] I1=thedesign.genbus.packxi.o_pck_word[13]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[10] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[11] I0=thedesign.genbus.wbexec.o_wb_addr[10] I1=thedesign.genbus.packxi.o_pck_word[12]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[1] I0=thedesign.swic.dbg_addr I1=thedesign.genbus.packxi.o_pck_word[2]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[6] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[7] I0=thedesign.genbus.wbexec.o_wb_addr[6] I1=thedesign.genbus.packxi.o_pck_word[8]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[5] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[6] I0=thedesign.genbus.wbexec.o_wb_addr[5] I1=thedesign.genbus.packxi.o_pck_word[7]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[4] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[5] I0=thedesign.genbus.wbexec.o_wb_addr[4] I1=thedesign.genbus.packxi.o_pck_word[6]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[3] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[4] I0=thedesign.genbus.wbexec.o_wb_addr[3] I1=thedesign.genbus.packxi.o_pck_word[5]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[2] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[3] I0=thedesign.genbus.wbexec.o_wb_addr[2] I1=thedesign.genbus.packxi.o_pck_word[4]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[28] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[29] I0=thedesign.genbus.wbexec.o_wb_addr[28] I1=thedesign.genbus.packxi.o_pck_word[30]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[27] CO=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[28] I0=thedesign.genbus.wbexec.o_wb_addr[27] I1=thedesign.genbus.packxi.o_pck_word[29]
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=clk_40mhz D=thedesign.zip_dbg_sel_SB_DFFE_Q_D E=thedesign.swic.dbg_ack_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=thedesign.zip_dbg_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=thedesign.genbus.packxi.o_pck_stb_SB_LUT4_I0_O I2=thedesign.zip_dbg_sel_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=thedesign.zip_dbg_sel_SB_DFFE_Q_D_SB_LUT4_O_I3 O=thedesign.zip_dbg_sel_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=thedesign.genbus.packxi.o_pck_word[1] I1=thedesign.zip_dbg_sel I2=thedesign.genbus.packxi.o_pck_word[25] I3=thedesign.zip_dbg_sel_SB_CARRY_I0_CO[23] O=thedesign.zip_dbg_sel_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010110110000111
.gate SB_LUT4 I0=$false I1=$false I2=thedesign.zip_dbg_sel I3=thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[23] O=thedesign.zip_dbg_sel_SB_DFFE_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:158|main.v:859|../hexbus/hbconsole.v:116|../hexbus/hbexec.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.names $true thedesign.sdramscopei.o_bus_data_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names $true thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI[0]
1 1
.names thedesign.sdrami.r_addr[4] thedesign.sdrami.fwd_bank_valid_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI[1]
1 1
.names $false thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.r_pwrcount_data[0] thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.r_pwrcount_data[0] thedesign.r_pwrcount_data_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names thedesign.bustimeri.r_value[0] thedesign.bustimeri.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names $false thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[0]
1 1
.names thedesign.genbus.addidles.idle_counter[0] thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[1]
1 1
.names $true thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.genbus.unpackx.r_len[0] thedesign.genbus.unpackx.r_len_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false thedesign.zip_dbg_sel_SB_CARRY_I0_CO[0]
1 1
.names $false thedesign.genbus.wbexec.inc_SB_CARRY_I0_CO[0]
1 1
.names $false thedesign.sdram_sel_SB_LUT4_I2_I3[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[8] thedesign.sdram_sel_SB_LUT4_I2_I3[1]
1 1
.names $true thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.sdrami.refresh_clk[0] thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true thedesign.sdrami.in_refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.sdrami.in_refresh_clk[0] thedesign.sdrami.in_refresh_clk_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true thedesign.sdrami.clocks_til_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.sdrami.clocks_til_idle[0] thedesign.sdrami.clocks_til_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.sdrami.startup_idle[0] thedesign.sdrami.startup_idle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
1 1
.names thedesign.sdrami.maintenance_clocks[0] thedesign.sdrami.maintenance_clocks_zero_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
1 1
.names $false thedesign.sdramscopei.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.sdramscopei.counter[0] thedesign.sdramscopei.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false thedesign.sdramscopei.waddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.sdramscopei.waddr[0] thedesign.sdramscopei.waddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false thedesign.sdramscopei.raddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.sdramscopei.raddr[0] thedesign.sdramscopei.raddr_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false thedesign.sdramscopei.this_addr_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names $false thedesign.sdramscopei.this_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names thedesign.sdramscopei.this_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2 thedesign.sdramscopei.this_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
1 1
.names $false thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names thedesign.swic.thecpu.pf_pc[2] thedesign.swic.thecpu.pf_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names $false thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names $false thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.r_bit[0] thedesign.swic.thecpu.DIVIDE.thedivide.r_bit_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
1 1
.names $true thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[0]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_31_I2 thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1]
1 1
.names $true thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
1 1
.names $true thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_7_I2_SB_CARRY_I1_CO thedesign.swic.thecpu.DIVIDE.thedivide.diff_SB_LUT4_O_I2_SB_CARRY_I1_CO[32]
1 1
.names $false thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 thedesign.swic.thecpu.doalu.n_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[32]
1 1
.names $true thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names thedesign.swic.thecpu.doalu.c_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 thedesign.swic.thecpu.doalu.o_c_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[32]
1 1
.names $false thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2 thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[33]
1 1
.names $false thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[0]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3 thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[33]
1 1
.names $false thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[33] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count[0] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[1] thedesign.swic.thecpu.instruction_decoder.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names thedesign.swic.thecpu.pf.o_pc[2] thedesign.swic.thecpu.pf.o_pc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names $false thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[0] thedesign.sdram_sel_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
1 1
.names $true thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names thedesign.watchdogi.r_value[0] thedesign.watchdogi.r_value_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_4_D thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count_SB_DFFSR_Q_D[0]
1 1
.names thedesign.bkrami.o_wb_data[4] thedesign.bkrami.mem.2.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[5] thedesign.bkrami.mem.2.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[0] thedesign.bkrami.mem.0.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[1] thedesign.bkrami.mem.0.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[6] thedesign.bkrami.mem.3.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[7] thedesign.bkrami.mem.3.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[8] thedesign.bkrami.mem.4.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[9] thedesign.bkrami.mem.4.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[10] thedesign.bkrami.mem.5.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[11] thedesign.bkrami.mem.5.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[12] thedesign.bkrami.mem.6.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[13] thedesign.bkrami.mem.6.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[2] thedesign.bkrami.mem.1.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[3] thedesign.bkrami.mem.1.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[22] thedesign.bkrami.mem.11.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[23] thedesign.bkrami.mem.11.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[20] thedesign.bkrami.mem.10.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[21] thedesign.bkrami.mem.10.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[18] thedesign.bkrami.mem.9.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[19] thedesign.bkrami.mem.9.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[14] thedesign.bkrami.mem.7.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[15] thedesign.bkrami.mem.7.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[28] thedesign.bkrami.mem.14.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[29] thedesign.bkrami.mem.14.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[26] thedesign.bkrami.mem.13.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[27] thedesign.bkrami.mem.13.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[24] thedesign.bkrami.mem.12.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[25] thedesign.bkrami.mem.12.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[16] thedesign.bkrami.mem.8.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[17] thedesign.bkrami.mem.8.0.0_RDATA[11]
1 1
.names thedesign.bkrami.o_wb_data[30] thedesign.bkrami.mem.15.0.0_RDATA[3]
1 1
.names thedesign.bkrami.o_wb_data[31] thedesign.bkrami.mem.15.0.0_RDATA[11]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_30_D thedesign.r_pwrcount_data_SB_DFFSS_Q_D[0]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_29_D_SB_LUT4_O_I2 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[1]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_28_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[2]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_27_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[3]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_26_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[4]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_25_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[5]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_24_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[6]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_23_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[7]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_22_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[8]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_21_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[9]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_20_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[10]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_19_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[11]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_18_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[12]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_17_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[13]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_16_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[14]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_15_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[15]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_14_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[16]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_13_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[17]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_12_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[18]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_11_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[19]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_10_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[20]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_9_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[21]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_8_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[22]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_7_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[23]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_6_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[24]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_5_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[25]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_4_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[26]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_3_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[27]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_2_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[28]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_1_D_SB_LUT4_O_I3 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[29]
1 1
.names thedesign.r_pwrcount_data_SB_DFF_Q_D_SB_LUT4_O_I1 thedesign.r_pwrcount_data_SB_DFFSS_Q_D[30]
1 1
.names thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_29_D thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[0]
1 1
.names thedesign.genbus.addidles.idle_stb_SB_DFFSR_Q_D[30] thedesign.genbus.addidles.idle_counter_SB_DFFSR_Q_D[30]
1 1
.names $false thedesign.sdram_sel_SB_LUT4_I2_O[0]
1 1
.names $false thedesign.sdram_sel_SB_LUT4_I2_O[1]
1 1
.names $false thedesign.sdram_sel_SB_LUT4_I2_O[2]
1 1
.names $false thedesign.sdram_sel_SB_LUT4_I2_O[3]
1 1
.names $false thedesign.sdram_sel_SB_LUT4_I2_O[4]
1 1
.names $false thedesign.sdram_sel_SB_LUT4_I2_O[5]
1 1
.names $false thedesign.sdram_sel_SB_LUT4_I2_O[6]
1 1
.names $false thedesign.sdram_sel_SB_LUT4_I2_O[7]
1 1
.names thedesign.sdrami.startup_idle_SB_DFFE_Q_11_D thedesign.sdrami.startup_idle_SB_DFFE_Q_D[0]
1 1
.names thedesign.sdrami.in_refresh_clk_SB_DFFESR_Q_D thedesign.sdrami.in_refresh_clk_SB_DFFESS_Q_D[0]
1 1
.names thedesign.sdrami.refresh_clk_SB_DFFESS_Q_4_D thedesign.sdrami.refresh_clk_SB_DFFESS_Q_D[0]
1 1
.names thedesign.sdramscopei.counter_SB_DFFESR_Q_3_D thedesign.sdramscopei.counter_SB_DFFESR_Q_D[0]
1 1
.names thedesign.sdramscopei.waddr_SB_DFFESR_Q_3_D thedesign.sdramscopei.waddr_SB_DFFESR_Q_D[0]
1 1
.names thedesign.sdramscopei.raddr_SB_DFFESR_Q_3_D thedesign.sdramscopei.raddr_SB_DFFESR_Q_D[0]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_30_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[1]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_29_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[2]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_28_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[3]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_27_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[4]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_26_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[5]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_25_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[6]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_24_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[7]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_23_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[8]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_22_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[9]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_21_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[10]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_20_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[11]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_19_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[12]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_18_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[13]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_17_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[14]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_16_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[15]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_15_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[16]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_14_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[17]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_13_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[18]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_12_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[19]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_11_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[20]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_10_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[21]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_9_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[22]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_8_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[23]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_7_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[24]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_6_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[25]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_5_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[26]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_4_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[27]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_3_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[28]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_2_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[29]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_1_D_SB_LUT4_O_I3 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[30]
1 1
.names thedesign.swic.thecpu.r_op_Bv_SB_DFF_Q_D_SB_LUT4_O_I1 thedesign.swic.thecpu.r_op_Bv_SB_DFFSR_Q_D[31]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[0] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[0]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[1] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[1]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[2] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[2]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[3] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[3]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[4] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[4]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[5] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[5]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[6] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[6]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[7] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[7]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[8] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[8]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[9] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[9]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[10] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[10]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[11] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[11]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[12] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[12]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[13] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[13]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[14] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[14]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[15] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[15]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[16] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[16]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[17] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[17]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[18] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[18]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[19] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[19]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[20] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[20]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[21] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[21]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[22] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[22]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[23] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[23]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[24] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[24]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[25] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[25]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[26] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[26]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[27] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[27]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[28] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[28]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[29] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[29]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[30] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[30]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[31] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[31]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial[32] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[32]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_30_D thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p_SB_DFFE_Q_D[33]
1 1
.names thedesign.hbi_pp.o_pp_data[0] hbi_io.i_data[0]
1 1
.names thedesign.hbi_pp.o_pp_data[1] hbi_io.i_data[1]
1 1
.names thedesign.hbi_pp.o_pp_data[2] hbi_io.i_data[2]
1 1
.names thedesign.hbi_pp.o_pp_data[3] hbi_io.i_data[3]
1 1
.names thedesign.hbi_pp.o_pp_data[4] hbi_io.i_data[4]
1 1
.names thedesign.hbi_pp.o_pp_data[5] hbi_io.i_data[5]
1 1
.names thedesign.hbi_pp.o_pp_data[6] hbi_io.i_data[6]
1 1
.names thedesign.hbi_pp.o_pp_data[7] hbi_io.i_data[7]
1 1
.names i_pp_dir hbi_io.i_dir
1 1
.names io_pp_data[0] hbi_io.io_data[0]
1 1
.names io_pp_data[1] hbi_io.io_data[1]
1 1
.names io_pp_data[2] hbi_io.io_data[2]
1 1
.names io_pp_data[3] hbi_io.io_data[3]
1 1
.names io_pp_data[4] hbi_io.io_data[4]
1 1
.names io_pp_data[5] hbi_io.io_data[5]
1 1
.names io_pp_data[6] hbi_io.io_data[6]
1 1
.names io_pp_data[7] hbi_io.io_data[7]
1 1
.names i_btn[0] i_gpio[0]
1 1
.names i_btn[1] i_gpio[1]
1 1
.names hbi_io.o_data[0] i_pp_data[0]
1 1
.names hbi_io.o_data[1] i_pp_data[1]
1 1
.names hbi_io.o_data[2] i_pp_data[2]
1 1
.names hbi_io.o_data[3] i_pp_data[3]
1 1
.names hbi_io.o_data[4] i_pp_data[4]
1 1
.names hbi_io.o_data[5] i_pp_data[5]
1 1
.names hbi_io.o_data[6] i_pp_data[6]
1 1
.names hbi_io.o_data[7] i_pp_data[7]
1 1
.names $undef i_ram_data[0]
1 1
.names $undef i_ram_data[1]
1 1
.names $undef i_ram_data[2]
1 1
.names hbi_io.o_data[0] o_dbgwires[0]
1 1
.names hbi_io.o_data[1] o_dbgwires[1]
1 1
.names hbi_io.o_data[2] o_dbgwires[2]
1 1
.names hbi_io.o_data[3] o_dbgwires[3]
1 1
.names thedesign.hbi_pp.r_dbg o_dbgwires[4]
1 1
.names thedesign.hbi_pp.o_pp_clkfb o_dbgwires[5]
1 1
.names i_pp_clk o_dbgwires[6]
1 1
.names i_pp_dir o_dbgwires[7]
1 1
.names $undef o_dbgwires_scope[0]
1 1
.names $undef o_dbgwires_scope[1]
1 1
.names $undef o_dbgwires_scope[2]
1 1
.names thedesign.sdrami.o_ram_cas_n o_dbgwires_scope[3]
1 1
.names thedesign.sdrami.o_ram_we_n o_dbgwires_scope[4]
1 1
.names thedesign.sdrami.o_ram_ras_n o_dbgwires_scope[5]
1 1
.names thedesign.sdrami.o_ram_cs_n o_dbgwires_scope[6]
1 1
.names $false o_dbgwires_scope[7]
1 1
.names $undef o_debug[0]
1 1
.names $undef o_debug[1]
1 1
.names $undef o_debug[2]
1 1
.names $undef o_debug[3]
1 1
.names $undef o_debug[4]
1 1
.names $undef o_debug[5]
1 1
.names $undef o_debug[6]
1 1
.names $undef o_debug[7]
1 1
.names thedesign.sdrami.o_ram_addr[0] o_debug[8]
1 1
.names thedesign.sdrami.o_ram_addr[1] o_debug[9]
1 1
.names thedesign.sdrami.o_ram_addr[2] o_debug[10]
1 1
.names thedesign.sdrami.o_ram_addr[3] o_debug[11]
1 1
.names thedesign.sdrami.o_ram_addr[4] o_debug[12]
1 1
.names thedesign.sdrami.o_ram_addr[5] o_debug[13]
1 1
.names thedesign.sdrami.o_ram_addr[6] o_debug[14]
1 1
.names thedesign.sdrami.o_ram_addr[7] o_debug[15]
1 1
.names thedesign.sdrami.o_ram_addr[8] o_debug[16]
1 1
.names thedesign.sdrami.o_ram_addr[9] o_debug[17]
1 1
.names $undef o_debug[18]
1 1
.names thedesign.sdrami.r_pending o_debug[19]
1 1
.names thedesign.sdrami.o_ram_dmod o_debug[20]
1 1
.names thedesign.sdrami.o_ram_bs[0] o_debug[21]
1 1
.names thedesign.sdrami.o_ram_bs[1] o_debug[22]
1 1
.names thedesign.sdrami.o_ram_we_n o_debug[23]
1 1
.names thedesign.sdrami.o_ram_cas_n o_debug[24]
1 1
.names thedesign.sdrami.o_ram_ras_n o_debug[25]
1 1
.names thedesign.sdrami.o_ram_cs_n o_debug[26]
1 1
.names thedesign.sdrami.o_wb_stall o_debug[27]
1 1
.names thedesign.sdram_ack o_debug[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_we o_debug[29]
1 1
.names thedesign.sdrami.i_wb_stb o_debug[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc o_debug[31]
1 1
.names o_ledr o_gpio[0]
1 1
.names thedesign.gpioi.o_gpio[1] o_gpio[1]
1 1
.names thedesign.gpioi.o_gpio[2] o_gpio[2]
1 1
.names thedesign.gpioi.o_gpio[3] o_gpio[3]
1 1
.names thedesign.gpioi.o_gpio[4] o_gpio[4]
1 1
.names thedesign.gpioi.o_gpio[5] o_gpio[5]
1 1
.names thedesign.gpioi.o_gpio[6] o_gpio[6]
1 1
.names thedesign.gpioi.o_gpio[7] o_gpio[7]
1 1
.names thedesign.gpioi.o_gpio[8] o_gpio[8]
1 1
.names thedesign.gpioi.o_gpio[9] o_gpio[9]
1 1
.names thedesign.gpioi.o_gpio[10] o_gpio[10]
1 1
.names thedesign.gpioi.o_gpio[1] o_ledg[0]
1 1
.names thedesign.gpioi.o_gpio[2] o_ledg[1]
1 1
.names thedesign.hbi_pp.o_pp_clkfb o_pp_clkfb
1 1
.names thedesign.sdrami.o_ram_addr[0] o_ram_addr[0]
1 1
.names thedesign.sdrami.o_ram_addr[1] o_ram_addr[1]
1 1
.names thedesign.sdrami.o_ram_addr[2] o_ram_addr[2]
1 1
.names thedesign.sdrami.o_ram_addr[3] o_ram_addr[3]
1 1
.names thedesign.sdrami.o_ram_addr[4] o_ram_addr[4]
1 1
.names thedesign.sdrami.o_ram_addr[5] o_ram_addr[5]
1 1
.names thedesign.sdrami.o_ram_addr[6] o_ram_addr[6]
1 1
.names thedesign.sdrami.o_ram_addr[7] o_ram_addr[7]
1 1
.names thedesign.sdrami.o_ram_addr[8] o_ram_addr[8]
1 1
.names thedesign.sdrami.o_ram_addr[9] o_ram_addr[9]
1 1
.names thedesign.sdrami.o_ram_addr[10] o_ram_addr[10]
1 1
.names thedesign.sdrami.o_ram_addr[11] o_ram_addr[11]
1 1
.names thedesign.sdrami.o_ram_addr[12] o_ram_addr[12]
1 1
.names thedesign.sdrami.o_ram_bs[0] o_ram_bs[0]
1 1
.names thedesign.sdrami.o_ram_bs[1] o_ram_bs[1]
1 1
.names thedesign.sdrami.o_ram_cas_n o_ram_cas_n
1 1
.names $true o_ram_cke
1 1
.names clk_40mhz o_ram_clk
1 1
.names thedesign.sdrami.o_ram_cs_n o_ram_cs_n
1 1
.names $undef o_ram_data[0]
1 1
.names $undef o_ram_data[1]
1 1
.names $undef o_ram_data[2]
1 1
.names thedesign.sdrami.o_ram_ras_n o_ram_ras_n
1 1
.names thedesign.sdrami.o_ram_we_n o_ram_we_n
1 1
.names thedesign.sdrami.o_ram_data[0] ram_data[0]
1 1
.names thedesign.sdrami.o_ram_data[1] ram_data[1]
1 1
.names thedesign.sdrami.o_ram_data[2] ram_data[2]
1 1
.names thedesign.sdrami.o_ram_data[3] ram_data[3]
1 1
.names thedesign.sdrami.o_ram_data[4] ram_data[4]
1 1
.names thedesign.sdrami.o_ram_data[5] ram_data[5]
1 1
.names thedesign.sdrami.o_ram_data[6] ram_data[6]
1 1
.names thedesign.sdrami.o_ram_data[7] ram_data[7]
1 1
.names thedesign.sdrami.o_ram_data[8] ram_data[8]
1 1
.names thedesign.sdrami.o_ram_data[9] ram_data[9]
1 1
.names thedesign.sdrami.o_ram_data[10] ram_data[10]
1 1
.names thedesign.sdrami.o_ram_data[11] ram_data[11]
1 1
.names thedesign.sdrami.o_ram_data[12] ram_data[12]
1 1
.names thedesign.sdrami.o_ram_data[13] ram_data[13]
1 1
.names thedesign.sdrami.o_ram_data[14] ram_data[14]
1 1
.names thedesign.sdrami.o_ram_data[15] ram_data[15]
1 1
.names thedesign.sdrami.o_ram_dmod ram_drive_data
1 1
.names clk_40mhz s_clk
1 1
.names $false s_reset
1 1
.names thedesign.sdrami.o_ram_data[0] sdramioi.i_data[0]
1 1
.names thedesign.sdrami.o_ram_data[1] sdramioi.i_data[1]
1 1
.names thedesign.sdrami.o_ram_data[2] sdramioi.i_data[2]
1 1
.names thedesign.sdrami.o_ram_data[3] sdramioi.i_data[3]
1 1
.names thedesign.sdrami.o_ram_data[4] sdramioi.i_data[4]
1 1
.names thedesign.sdrami.o_ram_data[5] sdramioi.i_data[5]
1 1
.names thedesign.sdrami.o_ram_data[6] sdramioi.i_data[6]
1 1
.names thedesign.sdrami.o_ram_data[7] sdramioi.i_data[7]
1 1
.names thedesign.sdrami.o_ram_data[8] sdramioi.i_data[8]
1 1
.names thedesign.sdrami.o_ram_data[9] sdramioi.i_data[9]
1 1
.names thedesign.sdrami.o_ram_data[10] sdramioi.i_data[10]
1 1
.names thedesign.sdrami.o_ram_data[11] sdramioi.i_data[11]
1 1
.names thedesign.sdrami.o_ram_data[12] sdramioi.i_data[12]
1 1
.names thedesign.sdrami.o_ram_data[13] sdramioi.i_data[13]
1 1
.names thedesign.sdrami.o_ram_data[14] sdramioi.i_data[14]
1 1
.names thedesign.sdrami.o_ram_data[15] sdramioi.i_data[15]
1 1
.names io_ram_data[0] sdramioi.io_data[0]
1 1
.names io_ram_data[1] sdramioi.io_data[1]
1 1
.names io_ram_data[2] sdramioi.io_data[2]
1 1
.names io_ram_data[3] sdramioi.io_data[3]
1 1
.names io_ram_data[4] sdramioi.io_data[4]
1 1
.names io_ram_data[5] sdramioi.io_data[5]
1 1
.names io_ram_data[6] sdramioi.io_data[6]
1 1
.names io_ram_data[7] sdramioi.io_data[7]
1 1
.names io_ram_data[8] sdramioi.io_data[8]
1 1
.names io_ram_data[9] sdramioi.io_data[9]
1 1
.names io_ram_data[10] sdramioi.io_data[10]
1 1
.names io_ram_data[11] sdramioi.io_data[11]
1 1
.names io_ram_data[12] sdramioi.io_data[12]
1 1
.names io_ram_data[13] sdramioi.io_data[13]
1 1
.names io_ram_data[14] sdramioi.io_data[14]
1 1
.names io_ram_data[15] sdramioi.io_data[15]
1 1
.names r_delay_in[0] sdramioi.o_data[0]
1 1
.names r_delay_in[1] sdramioi.o_data[1]
1 1
.names r_delay_in[2] sdramioi.o_data[2]
1 1
.names r_delay_in[3] sdramioi.o_data[3]
1 1
.names r_delay_in[4] sdramioi.o_data[4]
1 1
.names r_delay_in[5] sdramioi.o_data[5]
1 1
.names r_delay_in[6] sdramioi.o_data[6]
1 1
.names r_delay_in[7] sdramioi.o_data[7]
1 1
.names r_delay_in[8] sdramioi.o_data[8]
1 1
.names r_delay_in[9] sdramioi.o_data[9]
1 1
.names r_delay_in[10] sdramioi.o_data[10]
1 1
.names r_delay_in[11] sdramioi.o_data[11]
1 1
.names r_delay_in[12] sdramioi.o_data[12]
1 1
.names r_delay_in[13] sdramioi.o_data[13]
1 1
.names r_delay_in[14] sdramioi.o_data[14]
1 1
.names r_delay_in[15] sdramioi.o_data[15]
1 1
.names thedesign.bkrami.o_wb_ack thedesign.bkram_ack
1 1
.names thedesign.bkrami.o_wb_data[0] thedesign.bkram_data[0]
1 1
.names thedesign.bkrami.o_wb_data[1] thedesign.bkram_data[1]
1 1
.names thedesign.bkrami.o_wb_data[2] thedesign.bkram_data[2]
1 1
.names thedesign.bkrami.o_wb_data[3] thedesign.bkram_data[3]
1 1
.names thedesign.bkrami.o_wb_data[4] thedesign.bkram_data[4]
1 1
.names thedesign.bkrami.o_wb_data[5] thedesign.bkram_data[5]
1 1
.names thedesign.bkrami.o_wb_data[6] thedesign.bkram_data[6]
1 1
.names thedesign.bkrami.o_wb_data[7] thedesign.bkram_data[7]
1 1
.names thedesign.bkrami.o_wb_data[8] thedesign.bkram_data[8]
1 1
.names thedesign.bkrami.o_wb_data[9] thedesign.bkram_data[9]
1 1
.names thedesign.bkrami.o_wb_data[10] thedesign.bkram_data[10]
1 1
.names thedesign.bkrami.o_wb_data[11] thedesign.bkram_data[11]
1 1
.names thedesign.bkrami.o_wb_data[12] thedesign.bkram_data[12]
1 1
.names thedesign.bkrami.o_wb_data[13] thedesign.bkram_data[13]
1 1
.names thedesign.bkrami.o_wb_data[14] thedesign.bkram_data[14]
1 1
.names thedesign.bkrami.o_wb_data[15] thedesign.bkram_data[15]
1 1
.names thedesign.bkrami.o_wb_data[16] thedesign.bkram_data[16]
1 1
.names thedesign.bkrami.o_wb_data[17] thedesign.bkram_data[17]
1 1
.names thedesign.bkrami.o_wb_data[18] thedesign.bkram_data[18]
1 1
.names thedesign.bkrami.o_wb_data[19] thedesign.bkram_data[19]
1 1
.names thedesign.bkrami.o_wb_data[20] thedesign.bkram_data[20]
1 1
.names thedesign.bkrami.o_wb_data[21] thedesign.bkram_data[21]
1 1
.names thedesign.bkrami.o_wb_data[22] thedesign.bkram_data[22]
1 1
.names thedesign.bkrami.o_wb_data[23] thedesign.bkram_data[23]
1 1
.names thedesign.bkrami.o_wb_data[24] thedesign.bkram_data[24]
1 1
.names thedesign.bkrami.o_wb_data[25] thedesign.bkram_data[25]
1 1
.names thedesign.bkrami.o_wb_data[26] thedesign.bkram_data[26]
1 1
.names thedesign.bkrami.o_wb_data[27] thedesign.bkram_data[27]
1 1
.names thedesign.bkrami.o_wb_data[28] thedesign.bkram_data[28]
1 1
.names thedesign.bkrami.o_wb_data[29] thedesign.bkram_data[29]
1 1
.names thedesign.bkrami.o_wb_data[30] thedesign.bkram_data[30]
1 1
.names thedesign.bkrami.o_wb_data[31] thedesign.bkram_data[31]
1 1
.names $false thedesign.bkram_stall
1 1
.names clk_40mhz thedesign.bkrami.i_clk
1 1
.names $false thedesign.bkrami.i_reset
1 1
.names thedesign.sdramscopei.i_wb_addr thedesign.bkrami.i_wb_addr[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[1] thedesign.bkrami.i_wb_addr[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[2] thedesign.bkrami.i_wb_addr[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[3] thedesign.bkrami.i_wb_addr[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[4] thedesign.bkrami.i_wb_addr[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[5] thedesign.bkrami.i_wb_addr[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[6] thedesign.bkrami.i_wb_addr[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[7] thedesign.bkrami.i_wb_addr[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[8] thedesign.bkrami.i_wb_addr[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[9] thedesign.bkrami.i_wb_addr[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[10] thedesign.bkrami.i_wb_addr[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.bkrami.i_wb_cyc
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.bkrami.i_wb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.bkrami.i_wb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.bkrami.i_wb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.bkrami.i_wb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.bkrami.i_wb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.bkrami.i_wb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.bkrami.i_wb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.bkrami.i_wb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.bkrami.i_wb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.bkrami.i_wb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.bkrami.i_wb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.bkrami.i_wb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.bkrami.i_wb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.bkrami.i_wb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.bkrami.i_wb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.bkrami.i_wb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.bkrami.i_wb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.bkrami.i_wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.bkrami.i_wb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.bkrami.i_wb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.bkrami.i_wb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.bkrami.i_wb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.bkrami.i_wb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.bkrami.i_wb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.bkrami.i_wb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.bkrami.i_wb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.bkrami.i_wb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.bkrami.i_wb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.bkrami.i_wb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.bkrami.i_wb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.bkrami.i_wb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.bkrami.i_wb_data[31]
1 1
.names thedesign.hb_dwbi_delay.o_dly_sel[0] thedesign.bkrami.i_wb_sel[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_sel[1] thedesign.bkrami.i_wb_sel[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_sel[2] thedesign.bkrami.i_wb_sel[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_sel[3] thedesign.bkrami.i_wb_sel[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_we thedesign.bkrami.i_wb_we
1 1
.names thedesign.r_wb_dio_bus_select thedesign.bkrami.last_addr[0]
1 1
.names $false thedesign.bkrami.o_wb_stall
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.bkrami.unused
1 1
.names thedesign.r_wb_dio_bus_select thedesign.bkrami.w_addr[0]
1 1
.names thedesign.bkrami.last_addr[1] thedesign.bkrami.w_addr[1]
1 1
.names thedesign.bkrami.last_addr[2] thedesign.bkrami.w_addr[2]
1 1
.names thedesign.bkrami.last_addr[3] thedesign.bkrami.w_addr[3]
1 1
.names thedesign.bkrami.last_addr[4] thedesign.bkrami.w_addr[4]
1 1
.names thedesign.bkrami.last_addr[5] thedesign.bkrami.w_addr[5]
1 1
.names thedesign.bkrami.last_addr[6] thedesign.bkrami.w_addr[6]
1 1
.names thedesign.bkrami.last_addr[7] thedesign.bkrami.w_addr[7]
1 1
.names thedesign.bkrami.last_addr[8] thedesign.bkrami.w_addr[8]
1 1
.names thedesign.bkrami.last_addr[9] thedesign.bkrami.w_addr[9]
1 1
.names thedesign.bkrami.last_addr[10] thedesign.bkrami.w_addr[10]
1 1
.names thedesign.bkrami.last_data[0] thedesign.bkrami.w_data[0]
1 1
.names thedesign.bkrami.last_data[1] thedesign.bkrami.w_data[1]
1 1
.names thedesign.bkrami.last_data[2] thedesign.bkrami.w_data[2]
1 1
.names thedesign.bkrami.last_data[3] thedesign.bkrami.w_data[3]
1 1
.names thedesign.bkrami.last_data[4] thedesign.bkrami.w_data[4]
1 1
.names thedesign.bkrami.last_data[5] thedesign.bkrami.w_data[5]
1 1
.names thedesign.bkrami.last_data[6] thedesign.bkrami.w_data[6]
1 1
.names thedesign.bkrami.last_data[7] thedesign.bkrami.w_data[7]
1 1
.names thedesign.bkrami.last_data[8] thedesign.bkrami.w_data[8]
1 1
.names thedesign.bkrami.last_data[9] thedesign.bkrami.w_data[9]
1 1
.names thedesign.bkrami.last_data[10] thedesign.bkrami.w_data[10]
1 1
.names thedesign.bkrami.last_data[11] thedesign.bkrami.w_data[11]
1 1
.names thedesign.bkrami.last_data[12] thedesign.bkrami.w_data[12]
1 1
.names thedesign.bkrami.last_data[13] thedesign.bkrami.w_data[13]
1 1
.names thedesign.bkrami.last_data[14] thedesign.bkrami.w_data[14]
1 1
.names thedesign.bkrami.last_data[15] thedesign.bkrami.w_data[15]
1 1
.names thedesign.bkrami.last_data[16] thedesign.bkrami.w_data[16]
1 1
.names thedesign.bkrami.last_data[17] thedesign.bkrami.w_data[17]
1 1
.names thedesign.bkrami.last_data[18] thedesign.bkrami.w_data[18]
1 1
.names thedesign.bkrami.last_data[19] thedesign.bkrami.w_data[19]
1 1
.names thedesign.bkrami.last_data[20] thedesign.bkrami.w_data[20]
1 1
.names thedesign.bkrami.last_data[21] thedesign.bkrami.w_data[21]
1 1
.names thedesign.bkrami.last_data[22] thedesign.bkrami.w_data[22]
1 1
.names thedesign.bkrami.last_data[23] thedesign.bkrami.w_data[23]
1 1
.names thedesign.bkrami.last_data[24] thedesign.bkrami.w_data[24]
1 1
.names thedesign.bkrami.last_data[25] thedesign.bkrami.w_data[25]
1 1
.names thedesign.bkrami.last_data[26] thedesign.bkrami.w_data[26]
1 1
.names thedesign.bkrami.last_data[27] thedesign.bkrami.w_data[27]
1 1
.names thedesign.bkrami.last_data[28] thedesign.bkrami.w_data[28]
1 1
.names thedesign.bkrami.last_data[29] thedesign.bkrami.w_data[29]
1 1
.names thedesign.bkrami.last_data[30] thedesign.bkrami.w_data[30]
1 1
.names thedesign.bkrami.last_data[31] thedesign.bkrami.w_data[31]
1 1
.names thedesign.bkrami.last_sel[0] thedesign.bkrami.w_sel[0]
1 1
.names thedesign.bkrami.last_sel[1] thedesign.bkrami.w_sel[1]
1 1
.names thedesign.bkrami.last_sel[2] thedesign.bkrami.w_sel[2]
1 1
.names thedesign.bkrami.last_sel[3] thedesign.bkrami.w_sel[3]
1 1
.names thedesign.bkrami.last_stb thedesign.bkrami.w_stb
1 1
.names thedesign.bkrami.last_wstb thedesign.bkrami.w_wstb
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[0] thedesign.bus_arbiter.i_a_dat[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[1] thedesign.bus_arbiter.i_a_dat[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[2] thedesign.bus_arbiter.i_a_dat[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[3] thedesign.bus_arbiter.i_a_dat[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[4] thedesign.bus_arbiter.i_a_dat[4]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[5] thedesign.bus_arbiter.i_a_dat[5]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[6] thedesign.bus_arbiter.i_a_dat[6]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[7] thedesign.bus_arbiter.i_a_dat[7]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[8] thedesign.bus_arbiter.i_a_dat[8]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[9] thedesign.bus_arbiter.i_a_dat[9]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[10] thedesign.bus_arbiter.i_a_dat[10]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[11] thedesign.bus_arbiter.i_a_dat[11]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[12] thedesign.bus_arbiter.i_a_dat[12]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[13] thedesign.bus_arbiter.i_a_dat[13]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[14] thedesign.bus_arbiter.i_a_dat[14]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[15] thedesign.bus_arbiter.i_a_dat[15]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[16] thedesign.bus_arbiter.i_a_dat[16]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[17] thedesign.bus_arbiter.i_a_dat[17]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[18] thedesign.bus_arbiter.i_a_dat[18]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[19] thedesign.bus_arbiter.i_a_dat[19]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[20] thedesign.bus_arbiter.i_a_dat[20]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[21] thedesign.bus_arbiter.i_a_dat[21]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[22] thedesign.bus_arbiter.i_a_dat[22]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[23] thedesign.bus_arbiter.i_a_dat[23]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[24] thedesign.bus_arbiter.i_a_dat[24]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[25] thedesign.bus_arbiter.i_a_dat[25]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[26] thedesign.bus_arbiter.i_a_dat[26]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[27] thedesign.bus_arbiter.i_a_dat[27]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[28] thedesign.bus_arbiter.i_a_dat[28]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[29] thedesign.bus_arbiter.i_a_dat[29]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[30] thedesign.bus_arbiter.i_a_dat[30]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[31] thedesign.bus_arbiter.i_a_dat[31]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[0] thedesign.bus_arbiter.i_a_sel[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[1] thedesign.bus_arbiter.i_a_sel[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[2] thedesign.bus_arbiter.i_a_sel[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[3] thedesign.bus_arbiter.i_a_sel[3]
1 1
.names thedesign.hb_dwbi_delay.o_wb_ack thedesign.bus_arbiter.i_ack
1 1
.names thedesign.swic.dbg_addr thedesign.bus_arbiter.i_b_adr[0]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[1] thedesign.bus_arbiter.i_b_adr[1]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[2] thedesign.bus_arbiter.i_b_adr[2]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[3] thedesign.bus_arbiter.i_b_adr[3]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[4] thedesign.bus_arbiter.i_b_adr[4]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[5] thedesign.bus_arbiter.i_b_adr[5]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[6] thedesign.bus_arbiter.i_b_adr[6]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[7] thedesign.bus_arbiter.i_b_adr[7]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[8] thedesign.bus_arbiter.i_b_adr[8]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[9] thedesign.bus_arbiter.i_b_adr[9]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[10] thedesign.bus_arbiter.i_b_adr[10]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[11] thedesign.bus_arbiter.i_b_adr[11]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[12] thedesign.bus_arbiter.i_b_adr[12]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[13] thedesign.bus_arbiter.i_b_adr[13]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[14] thedesign.bus_arbiter.i_b_adr[14]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[15] thedesign.bus_arbiter.i_b_adr[15]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[16] thedesign.bus_arbiter.i_b_adr[16]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[17] thedesign.bus_arbiter.i_b_adr[17]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[18] thedesign.bus_arbiter.i_b_adr[18]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[19] thedesign.bus_arbiter.i_b_adr[19]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[20] thedesign.bus_arbiter.i_b_adr[20]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[21] thedesign.bus_arbiter.i_b_adr[21]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[22] thedesign.bus_arbiter.i_b_adr[22]
1 1
.names thedesign.genbus.wbexec.o_wb_data[0] thedesign.bus_arbiter.i_b_dat[0]
1 1
.names thedesign.genbus.wbexec.o_wb_data[1] thedesign.bus_arbiter.i_b_dat[1]
1 1
.names thedesign.genbus.wbexec.o_wb_data[2] thedesign.bus_arbiter.i_b_dat[2]
1 1
.names thedesign.genbus.wbexec.o_wb_data[3] thedesign.bus_arbiter.i_b_dat[3]
1 1
.names thedesign.genbus.wbexec.o_wb_data[4] thedesign.bus_arbiter.i_b_dat[4]
1 1
.names thedesign.genbus.wbexec.o_wb_data[5] thedesign.bus_arbiter.i_b_dat[5]
1 1
.names thedesign.genbus.wbexec.o_wb_data[6] thedesign.bus_arbiter.i_b_dat[6]
1 1
.names thedesign.genbus.wbexec.o_wb_data[7] thedesign.bus_arbiter.i_b_dat[7]
1 1
.names thedesign.genbus.wbexec.o_wb_data[8] thedesign.bus_arbiter.i_b_dat[8]
1 1
.names thedesign.genbus.wbexec.o_wb_data[9] thedesign.bus_arbiter.i_b_dat[9]
1 1
.names thedesign.genbus.wbexec.o_wb_data[10] thedesign.bus_arbiter.i_b_dat[10]
1 1
.names thedesign.genbus.wbexec.o_wb_data[11] thedesign.bus_arbiter.i_b_dat[11]
1 1
.names thedesign.genbus.wbexec.o_wb_data[12] thedesign.bus_arbiter.i_b_dat[12]
1 1
.names thedesign.genbus.wbexec.o_wb_data[13] thedesign.bus_arbiter.i_b_dat[13]
1 1
.names thedesign.genbus.wbexec.o_wb_data[14] thedesign.bus_arbiter.i_b_dat[14]
1 1
.names thedesign.genbus.wbexec.o_wb_data[15] thedesign.bus_arbiter.i_b_dat[15]
1 1
.names thedesign.genbus.wbexec.o_wb_data[16] thedesign.bus_arbiter.i_b_dat[16]
1 1
.names thedesign.genbus.wbexec.o_wb_data[17] thedesign.bus_arbiter.i_b_dat[17]
1 1
.names thedesign.genbus.wbexec.o_wb_data[18] thedesign.bus_arbiter.i_b_dat[18]
1 1
.names thedesign.genbus.wbexec.o_wb_data[19] thedesign.bus_arbiter.i_b_dat[19]
1 1
.names thedesign.genbus.wbexec.o_wb_data[20] thedesign.bus_arbiter.i_b_dat[20]
1 1
.names thedesign.genbus.wbexec.o_wb_data[21] thedesign.bus_arbiter.i_b_dat[21]
1 1
.names thedesign.genbus.wbexec.o_wb_data[22] thedesign.bus_arbiter.i_b_dat[22]
1 1
.names thedesign.genbus.wbexec.o_wb_data[23] thedesign.bus_arbiter.i_b_dat[23]
1 1
.names thedesign.genbus.wbexec.o_wb_data[24] thedesign.bus_arbiter.i_b_dat[24]
1 1
.names thedesign.genbus.wbexec.o_wb_data[25] thedesign.bus_arbiter.i_b_dat[25]
1 1
.names thedesign.genbus.wbexec.o_wb_data[26] thedesign.bus_arbiter.i_b_dat[26]
1 1
.names thedesign.genbus.wbexec.o_wb_data[27] thedesign.bus_arbiter.i_b_dat[27]
1 1
.names thedesign.genbus.wbexec.o_wb_data[28] thedesign.bus_arbiter.i_b_dat[28]
1 1
.names thedesign.genbus.wbexec.o_wb_data[29] thedesign.bus_arbiter.i_b_dat[29]
1 1
.names thedesign.genbus.wbexec.o_wb_data[30] thedesign.bus_arbiter.i_b_dat[30]
1 1
.names thedesign.genbus.wbexec.o_wb_data[31] thedesign.bus_arbiter.i_b_dat[31]
1 1
.names $true thedesign.bus_arbiter.i_b_sel[0]
1 1
.names $true thedesign.bus_arbiter.i_b_sel[1]
1 1
.names $true thedesign.bus_arbiter.i_b_sel[2]
1 1
.names $true thedesign.bus_arbiter.i_b_sel[3]
1 1
.names thedesign.genbus.wbexec.o_wb_we thedesign.bus_arbiter.i_b_we
1 1
.names clk_40mhz thedesign.bus_arbiter.i_clk
1 1
.names thedesign.hb_dwbi_delay.o_wb_err thedesign.bus_arbiter.i_err
1 1
.names thedesign.hb_dwbi_delay.r_stb thedesign.bus_arbiter.i_stall
1 1
.names thedesign.gpioi.o_int thedesign.bus_int_vector[0]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.bus_int_vector[2]
1 1
.names thedesign.bustimeri.o_int thedesign.bus_int_vector[3]
1 1
.names $false thedesign.buserr_data[0]
1 1
.names $false thedesign.buserr_data[1]
1 1
.names thedesign.r_buserr_addr[0] thedesign.buserr_data[2]
1 1
.names thedesign.r_buserr_addr[1] thedesign.buserr_data[3]
1 1
.names thedesign.r_buserr_addr[2] thedesign.buserr_data[4]
1 1
.names thedesign.r_buserr_addr[3] thedesign.buserr_data[5]
1 1
.names thedesign.r_buserr_addr[4] thedesign.buserr_data[6]
1 1
.names thedesign.r_buserr_addr[5] thedesign.buserr_data[7]
1 1
.names thedesign.r_buserr_addr[6] thedesign.buserr_data[8]
1 1
.names thedesign.r_buserr_addr[7] thedesign.buserr_data[9]
1 1
.names thedesign.r_buserr_addr[8] thedesign.buserr_data[10]
1 1
.names thedesign.r_buserr_addr[9] thedesign.buserr_data[11]
1 1
.names thedesign.r_buserr_addr[10] thedesign.buserr_data[12]
1 1
.names thedesign.r_buserr_addr[11] thedesign.buserr_data[13]
1 1
.names thedesign.r_buserr_addr[12] thedesign.buserr_data[14]
1 1
.names thedesign.r_buserr_addr[13] thedesign.buserr_data[15]
1 1
.names thedesign.r_buserr_addr[14] thedesign.buserr_data[16]
1 1
.names thedesign.r_buserr_addr[15] thedesign.buserr_data[17]
1 1
.names thedesign.r_buserr_addr[16] thedesign.buserr_data[18]
1 1
.names thedesign.r_buserr_addr[17] thedesign.buserr_data[19]
1 1
.names thedesign.r_buserr_addr[18] thedesign.buserr_data[20]
1 1
.names thedesign.r_buserr_addr[19] thedesign.buserr_data[21]
1 1
.names thedesign.r_buserr_addr[20] thedesign.buserr_data[22]
1 1
.names thedesign.r_buserr_addr[21] thedesign.buserr_data[23]
1 1
.names thedesign.r_buserr_addr[22] thedesign.buserr_data[24]
1 1
.names thedesign.buspici.o_data[0] thedesign.buspic_data[0]
1 1
.names thedesign.buspici.o_data[1] thedesign.buspic_data[1]
1 1
.names thedesign.buspici.o_data[2] thedesign.buspic_data[2]
1 1
.names thedesign.buspici.o_data[3] thedesign.buspic_data[3]
1 1
.names thedesign.buspici.o_data[4] thedesign.buspic_data[4]
1 1
.names thedesign.buspici.o_data[5] thedesign.buspic_data[5]
1 1
.names thedesign.buspici.o_data[6] thedesign.buspic_data[6]
1 1
.names thedesign.buspici.o_data[7] thedesign.buspic_data[7]
1 1
.names thedesign.buspici.o_data[8] thedesign.buspic_data[8]
1 1
.names thedesign.buspici.o_data[9] thedesign.buspic_data[9]
1 1
.names thedesign.buspici.o_data[10] thedesign.buspic_data[10]
1 1
.names thedesign.buspici.o_data[11] thedesign.buspic_data[11]
1 1
.names thedesign.buspici.o_data[12] thedesign.buspic_data[12]
1 1
.names thedesign.buspici.o_data[13] thedesign.buspic_data[13]
1 1
.names thedesign.buspici.o_data[14] thedesign.buspic_data[14]
1 1
.names thedesign.buspici.o_data[15] thedesign.buspic_data[15]
1 1
.names thedesign.buspici.o_data[16] thedesign.buspic_data[16]
1 1
.names thedesign.buspici.o_data[17] thedesign.buspic_data[17]
1 1
.names thedesign.buspici.o_data[18] thedesign.buspic_data[18]
1 1
.names thedesign.buspici.o_data[19] thedesign.buspic_data[19]
1 1
.names thedesign.buspici.o_data[20] thedesign.buspic_data[20]
1 1
.names thedesign.buspici.o_data[21] thedesign.buspic_data[21]
1 1
.names thedesign.buspici.o_data[22] thedesign.buspic_data[22]
1 1
.names thedesign.buspici.o_data[23] thedesign.buspic_data[23]
1 1
.names thedesign.buspici.o_data[24] thedesign.buspic_data[24]
1 1
.names thedesign.buspici.o_data[25] thedesign.buspic_data[25]
1 1
.names thedesign.buspici.o_data[26] thedesign.buspic_data[26]
1 1
.names thedesign.buspici.o_data[27] thedesign.buspic_data[27]
1 1
.names thedesign.buspici.o_data[28] thedesign.buspic_data[28]
1 1
.names thedesign.buspici.o_data[29] thedesign.buspic_data[29]
1 1
.names thedesign.buspici.o_data[30] thedesign.buspic_data[30]
1 1
.names thedesign.buspici.o_data[31] thedesign.buspic_data[31]
1 1
.names thedesign.gpioi.o_int thedesign.buspici.i_brd_ints[0]
1 1
.names thedesign.bus_int_vector[1] thedesign.buspici.i_brd_ints[1]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.buspici.i_brd_ints[2]
1 1
.names thedesign.bustimeri.o_int thedesign.buspici.i_brd_ints[3]
1 1
.names clk_40mhz thedesign.buspici.i_clk
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.buspici.i_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.buspici.i_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.buspici.i_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.buspici.i_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.buspici.i_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.buspici.i_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.buspici.i_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.buspici.i_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.buspici.i_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.buspici.i_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.buspici.i_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.buspici.i_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.buspici.i_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.buspici.i_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.buspici.i_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.buspici.i_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.buspici.i_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.buspici.i_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.buspici.i_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.buspici.i_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.buspici.i_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.buspici.i_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.buspici.i_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.buspici.i_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.buspici.i_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.buspici.i_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.buspici.i_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.buspici.i_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.buspici.i_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.buspici.i_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.buspici.i_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.buspici.i_data[31]
1 1
.names $false thedesign.buspici.i_reset
1 1
.names thedesign.buspici.r_int_state[4] thedesign.buspici.nxt_int_state[4]
1 1
.names thedesign.buspici.r_int_state[5] thedesign.buspici.nxt_int_state[5]
1 1
.names thedesign.buspici.r_int_state[6] thedesign.buspici.nxt_int_state[6]
1 1
.names thedesign.buspici.r_int_state[7] thedesign.buspici.nxt_int_state[7]
1 1
.names thedesign.buspici.r_int_state[8] thedesign.buspici.nxt_int_state[8]
1 1
.names thedesign.buspici.r_int_state[9] thedesign.buspici.nxt_int_state[9]
1 1
.names thedesign.buspici.r_int_state[10] thedesign.buspici.nxt_int_state[10]
1 1
.names thedesign.buspici.r_int_state[11] thedesign.buspici.nxt_int_state[11]
1 1
.names thedesign.buspici.r_int_state[12] thedesign.buspici.nxt_int_state[12]
1 1
.names thedesign.buspici.r_int_state[13] thedesign.buspici.nxt_int_state[13]
1 1
.names thedesign.buspici.r_int_state[14] thedesign.buspici.nxt_int_state[14]
1 1
.names thedesign.buspici.r_interrupt thedesign.buspici.o_interrupt
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.buspici.unused[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.buspici.unused[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.buspici.unused[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.buspici.unused[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.buspici.unused[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.buspici.unused[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.buspici.unused[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.buspici.unused[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.buspici.unused[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.buspici.unused[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.buspici.unused[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.buspici.unused[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.buspici.unused[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.buspici.unused[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.buspici.unused[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.buspici.unused[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.buspici.unused[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.buspici.unused[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.buspici.unused[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.buspici.unused[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.buspici.unused[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.buspici.unused[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.buspici.unused[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.buspici.unused[23]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.buspici.unused[24]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.buspici.unused[25]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.buspici.unused[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.buspici.unused[27]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.buspici.unused[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.buspici.unused[29]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.buspici.unused[30]
1 1
.names $false thedesign.bustimer_ack
1 1
.names thedesign.bustimeri.r_value[0] thedesign.bustimer_data[0]
1 1
.names thedesign.bustimeri.r_value[1] thedesign.bustimer_data[1]
1 1
.names thedesign.bustimeri.r_value[2] thedesign.bustimer_data[2]
1 1
.names thedesign.bustimeri.r_value[3] thedesign.bustimer_data[3]
1 1
.names thedesign.bustimeri.r_value[4] thedesign.bustimer_data[4]
1 1
.names thedesign.bustimeri.r_value[5] thedesign.bustimer_data[5]
1 1
.names thedesign.bustimeri.r_value[6] thedesign.bustimer_data[6]
1 1
.names thedesign.bustimeri.r_value[7] thedesign.bustimer_data[7]
1 1
.names thedesign.bustimeri.r_value[8] thedesign.bustimer_data[8]
1 1
.names thedesign.bustimeri.r_value[9] thedesign.bustimer_data[9]
1 1
.names thedesign.bustimeri.r_value[10] thedesign.bustimer_data[10]
1 1
.names thedesign.bustimeri.r_value[11] thedesign.bustimer_data[11]
1 1
.names thedesign.bustimeri.r_value[12] thedesign.bustimer_data[12]
1 1
.names thedesign.bustimeri.r_value[13] thedesign.bustimer_data[13]
1 1
.names thedesign.bustimeri.r_value[14] thedesign.bustimer_data[14]
1 1
.names thedesign.bustimeri.r_value[15] thedesign.bustimer_data[15]
1 1
.names $false thedesign.bustimer_data[16]
1 1
.names $false thedesign.bustimer_data[17]
1 1
.names $false thedesign.bustimer_data[18]
1 1
.names $false thedesign.bustimer_data[19]
1 1
.names $false thedesign.bustimer_data[20]
1 1
.names $false thedesign.bustimer_data[21]
1 1
.names $false thedesign.bustimer_data[22]
1 1
.names $false thedesign.bustimer_data[23]
1 1
.names $false thedesign.bustimer_data[24]
1 1
.names $false thedesign.bustimer_data[25]
1 1
.names $false thedesign.bustimer_data[26]
1 1
.names $false thedesign.bustimer_data[27]
1 1
.names $false thedesign.bustimer_data[28]
1 1
.names $false thedesign.bustimer_data[29]
1 1
.names $false thedesign.bustimer_data[30]
1 1
.names thedesign.bustimeri.r_auto_reload thedesign.bustimer_data[31]
1 1
.names thedesign.bustimeri.o_int thedesign.bustimer_int
1 1
.names $false thedesign.bustimer_stall
1 1
.names thedesign.bustimeri.r_auto_reload thedesign.bustimeri.auto_reload
1 1
.names $true thedesign.bustimeri.i_ce
1 1
.names clk_40mhz thedesign.bustimeri.i_clk
1 1
.names $false thedesign.bustimeri.i_reset
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.bustimeri.i_wb_cyc
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.bustimeri.i_wb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.bustimeri.i_wb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.bustimeri.i_wb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.bustimeri.i_wb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.bustimeri.i_wb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.bustimeri.i_wb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.bustimeri.i_wb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.bustimeri.i_wb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.bustimeri.i_wb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.bustimeri.i_wb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.bustimeri.i_wb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.bustimeri.i_wb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.bustimeri.i_wb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.bustimeri.i_wb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.bustimeri.i_wb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.bustimeri.i_wb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.bustimeri.i_wb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.bustimeri.i_wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.bustimeri.i_wb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.bustimeri.i_wb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.bustimeri.i_wb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.bustimeri.i_wb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.bustimeri.i_wb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.bustimeri.i_wb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.bustimeri.i_wb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.bustimeri.i_wb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.bustimeri.i_wb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.bustimeri.i_wb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.bustimeri.i_wb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.bustimeri.i_wb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.bustimeri.i_wb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.bustimeri.i_wb_data[31]
1 1
.names thedesign.hb_dwbi_delay.o_dly_we thedesign.bustimeri.i_wb_we
1 1
.names thedesign.bustimeri.r_interval_count[0] thedesign.bustimeri.interval_count[0]
1 1
.names thedesign.bustimeri.r_interval_count[1] thedesign.bustimeri.interval_count[1]
1 1
.names thedesign.bustimeri.r_interval_count[2] thedesign.bustimeri.interval_count[2]
1 1
.names thedesign.bustimeri.r_interval_count[3] thedesign.bustimeri.interval_count[3]
1 1
.names thedesign.bustimeri.r_interval_count[4] thedesign.bustimeri.interval_count[4]
1 1
.names thedesign.bustimeri.r_interval_count[5] thedesign.bustimeri.interval_count[5]
1 1
.names thedesign.bustimeri.r_interval_count[6] thedesign.bustimeri.interval_count[6]
1 1
.names thedesign.bustimeri.r_interval_count[7] thedesign.bustimeri.interval_count[7]
1 1
.names thedesign.bustimeri.r_interval_count[8] thedesign.bustimeri.interval_count[8]
1 1
.names thedesign.bustimeri.r_interval_count[9] thedesign.bustimeri.interval_count[9]
1 1
.names thedesign.bustimeri.r_interval_count[10] thedesign.bustimeri.interval_count[10]
1 1
.names thedesign.bustimeri.r_interval_count[11] thedesign.bustimeri.interval_count[11]
1 1
.names thedesign.bustimeri.r_interval_count[12] thedesign.bustimeri.interval_count[12]
1 1
.names thedesign.bustimeri.r_interval_count[13] thedesign.bustimeri.interval_count[13]
1 1
.names thedesign.bustimeri.r_interval_count[14] thedesign.bustimeri.interval_count[14]
1 1
.names thedesign.bustimeri.r_interval_count[15] thedesign.bustimeri.interval_count[15]
1 1
.names $false thedesign.bustimeri.o_wb_ack
1 1
.names thedesign.bustimeri.r_value[0] thedesign.bustimeri.o_wb_data[0]
1 1
.names thedesign.bustimeri.r_value[1] thedesign.bustimeri.o_wb_data[1]
1 1
.names thedesign.bustimeri.r_value[2] thedesign.bustimeri.o_wb_data[2]
1 1
.names thedesign.bustimeri.r_value[3] thedesign.bustimeri.o_wb_data[3]
1 1
.names thedesign.bustimeri.r_value[4] thedesign.bustimeri.o_wb_data[4]
1 1
.names thedesign.bustimeri.r_value[5] thedesign.bustimeri.o_wb_data[5]
1 1
.names thedesign.bustimeri.r_value[6] thedesign.bustimeri.o_wb_data[6]
1 1
.names thedesign.bustimeri.r_value[7] thedesign.bustimeri.o_wb_data[7]
1 1
.names thedesign.bustimeri.r_value[8] thedesign.bustimeri.o_wb_data[8]
1 1
.names thedesign.bustimeri.r_value[9] thedesign.bustimeri.o_wb_data[9]
1 1
.names thedesign.bustimeri.r_value[10] thedesign.bustimeri.o_wb_data[10]
1 1
.names thedesign.bustimeri.r_value[11] thedesign.bustimeri.o_wb_data[11]
1 1
.names thedesign.bustimeri.r_value[12] thedesign.bustimeri.o_wb_data[12]
1 1
.names thedesign.bustimeri.r_value[13] thedesign.bustimeri.o_wb_data[13]
1 1
.names thedesign.bustimeri.r_value[14] thedesign.bustimeri.o_wb_data[14]
1 1
.names thedesign.bustimeri.r_value[15] thedesign.bustimeri.o_wb_data[15]
1 1
.names $false thedesign.bustimeri.o_wb_data[16]
1 1
.names $false thedesign.bustimeri.o_wb_data[17]
1 1
.names $false thedesign.bustimeri.o_wb_data[18]
1 1
.names $false thedesign.bustimeri.o_wb_data[19]
1 1
.names $false thedesign.bustimeri.o_wb_data[20]
1 1
.names $false thedesign.bustimeri.o_wb_data[21]
1 1
.names $false thedesign.bustimeri.o_wb_data[22]
1 1
.names $false thedesign.bustimeri.o_wb_data[23]
1 1
.names $false thedesign.bustimeri.o_wb_data[24]
1 1
.names $false thedesign.bustimeri.o_wb_data[25]
1 1
.names $false thedesign.bustimeri.o_wb_data[26]
1 1
.names $false thedesign.bustimeri.o_wb_data[27]
1 1
.names $false thedesign.bustimeri.o_wb_data[28]
1 1
.names $false thedesign.bustimeri.o_wb_data[29]
1 1
.names $false thedesign.bustimeri.o_wb_data[30]
1 1
.names thedesign.bustimeri.r_auto_reload thedesign.bustimeri.o_wb_data[31]
1 1
.names $false thedesign.bustimeri.o_wb_stall
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.bustimeri.unused[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.bustimeri.unused[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.bustimeri.unused[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.bustimeri.unused[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.bustimeri.unused[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.bustimeri.unused[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.bustimeri.unused[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.bustimeri.unused[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.bustimeri.unused[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.bustimeri.unused[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.bustimeri.unused[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.bustimeri.unused[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.bustimeri.unused[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.bustimeri.unused[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.bustimeri.unused[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.bustimeri.unused[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.bustimeri.unused[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.bustimeri.unused[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.bustimeri.unused[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.bustimeri.unused[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.bustimeri.unused[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.bustimeri.unused[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.bustimeri.unused[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.bustimeri.unused[23]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.bustimeri.unused[24]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.bustimeri.unused[25]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.bustimeri.unused[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.bustimeri.unused[27]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.bustimeri.unused[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.bustimeri.unused[29]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.bustimeri.unused[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.bustimeri.unused[31]
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.bustimeri.unused[32]
1 1
.names thedesign.consolei.o_wb_ack thedesign.console_ack
1 1
.names thedesign.consolei.o_wb_data[0] thedesign.console_data[0]
1 1
.names thedesign.consolei.o_wb_data[1] thedesign.console_data[1]
1 1
.names thedesign.consolei.o_wb_data[2] thedesign.console_data[2]
1 1
.names thedesign.consolei.o_wb_data[3] thedesign.console_data[3]
1 1
.names thedesign.consolei.o_wb_data[4] thedesign.console_data[4]
1 1
.names thedesign.consolei.o_wb_data[5] thedesign.console_data[5]
1 1
.names thedesign.consolei.o_wb_data[6] thedesign.console_data[6]
1 1
.names $false thedesign.console_data[7]
1 1
.names thedesign.consolei.o_wb_data[8] thedesign.console_data[8]
1 1
.names $false thedesign.console_data[9]
1 1
.names thedesign.consolei.o_wb_data[14] thedesign.console_data[10]
1 1
.names $false thedesign.console_data[11]
1 1
.names thedesign.consolei.o_wb_data[12] thedesign.console_data[12]
1 1
.names thedesign.consolei.o_wb_data[14] thedesign.console_data[13]
1 1
.names thedesign.consolei.o_wb_data[14] thedesign.console_data[14]
1 1
.names $false thedesign.console_data[15]
1 1
.names thedesign.consolei.o_wb_data[18] thedesign.console_data[16]
1 1
.names thedesign.consolei.o_wb_data[18] thedesign.console_data[17]
1 1
.names thedesign.consolei.o_wb_data[18] thedesign.console_data[18]
1 1
.names $false thedesign.console_data[19]
1 1
.names $false thedesign.console_data[20]
1 1
.names $false thedesign.console_data[21]
1 1
.names $false thedesign.console_data[22]
1 1
.names $false thedesign.console_data[23]
1 1
.names $false thedesign.console_data[24]
1 1
.names $false thedesign.console_data[25]
1 1
.names $false thedesign.console_data[26]
1 1
.names $false thedesign.console_data[27]
1 1
.names $false thedesign.console_data[28]
1 1
.names $false thedesign.console_data[29]
1 1
.names $false thedesign.console_data[30]
1 1
.names $false thedesign.console_data[31]
1 1
.names $false thedesign.console_stall
1 1
.names clk_40mhz thedesign.consolei.i_clk
1 1
.names thedesign.genbus.o_console_data[0] thedesign.consolei.i_console_data[0]
1 1
.names thedesign.genbus.o_console_data[1] thedesign.consolei.i_console_data[1]
1 1
.names thedesign.genbus.o_console_data[2] thedesign.consolei.i_console_data[2]
1 1
.names thedesign.genbus.o_console_data[3] thedesign.consolei.i_console_data[3]
1 1
.names thedesign.genbus.o_console_data[4] thedesign.consolei.i_console_data[4]
1 1
.names thedesign.genbus.o_console_data[5] thedesign.consolei.i_console_data[5]
1 1
.names thedesign.genbus.o_console_data[6] thedesign.consolei.i_console_data[6]
1 1
.names thedesign.genbus.o_console_stb thedesign.consolei.i_console_stb
1 1
.names $false thedesign.consolei.i_reset
1 1
.names thedesign.sdramscopei.i_wb_addr thedesign.consolei.i_wb_addr[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[1] thedesign.consolei.i_wb_addr[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.consolei.i_wb_cyc
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.consolei.i_wb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.consolei.i_wb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.consolei.i_wb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.consolei.i_wb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.consolei.i_wb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.consolei.i_wb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.consolei.i_wb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.consolei.i_wb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.consolei.i_wb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.consolei.i_wb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.consolei.i_wb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.consolei.i_wb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.consolei.i_wb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.consolei.i_wb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.consolei.i_wb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.consolei.i_wb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.consolei.i_wb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.consolei.i_wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.consolei.i_wb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.consolei.i_wb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.consolei.i_wb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.consolei.i_wb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.consolei.i_wb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.consolei.i_wb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.consolei.i_wb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.consolei.i_wb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.consolei.i_wb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.consolei.i_wb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.consolei.i_wb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.consolei.i_wb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.consolei.i_wb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.consolei.i_wb_data[31]
1 1
.names thedesign.hb_dwbi_delay.o_dly_we thedesign.consolei.i_wb_we
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[0] thedesign.consolei.o_console_data[0]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[1] thedesign.consolei.o_console_data[1]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[2] thedesign.consolei.o_console_data[2]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[3] thedesign.consolei.o_console_data[3]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[4] thedesign.consolei.o_console_data[4]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[5] thedesign.consolei.o_console_data[5]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[6] thedesign.consolei.o_console_data[6]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.consolei.o_console_rx_int
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.consolei.o_console_rxfifo_int
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.o_console_stb
1 1
.names thedesign.bus_int_vector[1] thedesign.consolei.o_console_txfifo_int
1 1
.names $undef thedesign.consolei.o_dbg[0]
1 1
.names $undef thedesign.consolei.o_dbg[1]
1 1
.names $undef thedesign.consolei.o_dbg[2]
1 1
.names $undef thedesign.consolei.o_dbg[3]
1 1
.names $undef thedesign.consolei.o_dbg[4]
1 1
.names $undef thedesign.consolei.o_dbg[5]
1 1
.names $undef thedesign.consolei.o_dbg[6]
1 1
.names $false thedesign.consolei.o_dbg[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.consolei.o_dbg[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.consolei.o_dbg[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.consolei.o_dbg[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.consolei.o_dbg[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.consolei.o_dbg[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.consolei.o_dbg[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.consolei.o_dbg[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.consolei.o_dbg[15]
1 1
.names thedesign.sdramscopei.i_wb_addr thedesign.consolei.o_dbg[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[1] thedesign.consolei.o_dbg[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_we thedesign.consolei.o_dbg[18]
1 1
.names thedesign.consolei.i_wb_stb thedesign.consolei.o_dbg[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.consolei.o_dbg[20]
1 1
.names thedesign.bus_int_vector[1] thedesign.consolei.o_dbg[21]
1 1
.names $undef thedesign.consolei.o_dbg[22]
1 1
.names $false thedesign.consolei.o_dbg[23]
1 1
.names $false thedesign.consolei.o_dbg[24]
1 1
.names $false thedesign.consolei.o_dbg[25]
1 1
.names $false thedesign.consolei.o_dbg[26]
1 1
.names $false thedesign.consolei.o_dbg[27]
1 1
.names $false thedesign.consolei.o_dbg[28]
1 1
.names $false thedesign.consolei.o_dbg[29]
1 1
.names $false thedesign.consolei.o_dbg[30]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_err thedesign.consolei.o_dbg[31]
1 1
.names $false thedesign.consolei.o_wb_data[7]
1 1
.names $false thedesign.consolei.o_wb_data[9]
1 1
.names thedesign.consolei.o_wb_data[14] thedesign.consolei.o_wb_data[10]
1 1
.names $false thedesign.consolei.o_wb_data[11]
1 1
.names thedesign.consolei.o_wb_data[14] thedesign.consolei.o_wb_data[13]
1 1
.names $false thedesign.consolei.o_wb_data[15]
1 1
.names thedesign.consolei.o_wb_data[18] thedesign.consolei.o_wb_data[16]
1 1
.names thedesign.consolei.o_wb_data[18] thedesign.consolei.o_wb_data[17]
1 1
.names $false thedesign.consolei.o_wb_data[19]
1 1
.names $false thedesign.consolei.o_wb_data[20]
1 1
.names $false thedesign.consolei.o_wb_data[21]
1 1
.names $false thedesign.consolei.o_wb_data[22]
1 1
.names $false thedesign.consolei.o_wb_data[23]
1 1
.names $false thedesign.consolei.o_wb_data[24]
1 1
.names $false thedesign.consolei.o_wb_data[25]
1 1
.names $false thedesign.consolei.o_wb_data[26]
1 1
.names $false thedesign.consolei.o_wb_data[27]
1 1
.names $false thedesign.consolei.o_wb_data[28]
1 1
.names $false thedesign.consolei.o_wb_data[29]
1 1
.names $false thedesign.consolei.o_wb_data[30]
1 1
.names $false thedesign.consolei.o_wb_data[31]
1 1
.names $false thedesign.consolei.o_wb_stall
1 1
.names thedesign.r_wb_dio_bus_select thedesign.consolei.r_wb_addr[0]
1 1
.names thedesign.bkrami.last_addr[1] thedesign.consolei.r_wb_addr[1]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.consolei.rx_empty_n
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_err thedesign.consolei.rx_fifo_err
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.consolei.rxf_status[0]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.consolei.rxf_status[1]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.consolei.rxf_status[2]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[0] thedesign.consolei.rxf_wb_data[0]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[1] thedesign.consolei.rxf_wb_data[1]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[2] thedesign.consolei.rxf_wb_data[2]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[3] thedesign.consolei.rxf_wb_data[3]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[4] thedesign.consolei.rxf_wb_data[4]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[5] thedesign.consolei.rxf_wb_data[5]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[6] thedesign.consolei.rxf_wb_data[6]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.tx_empty_n
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_err thedesign.consolei.txf_err
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.txf_status[0]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.txf_status[1]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.txf_status[2]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[0] thedesign.consolei.txf_wb_data[0]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[1] thedesign.consolei.txf_wb_data[1]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[2] thedesign.consolei.txf_wb_data[2]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[3] thedesign.consolei.txf_wb_data[3]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[4] thedesign.consolei.txf_wb_data[4]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[5] thedesign.consolei.txf_wb_data[5]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[6] thedesign.consolei.txf_wb_data[6]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.txf_wb_write
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.consolei.unused[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.consolei.unused[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.consolei.unused[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.consolei.unused[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.consolei.unused[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.consolei.unused[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.consolei.unused[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.consolei.unused[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.consolei.unused[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.consolei.unused[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.consolei.unused[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.consolei.unused[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.consolei.unused[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.consolei.unused[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.consolei.unused[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.consolei.unused[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.consolei.unused[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.consolei.unused[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.consolei.unused[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.consolei.unused[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.consolei.unused[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.consolei.unused[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.consolei.unused[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.consolei.unused[23]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.consolei.wb_fifo_data[0]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.consolei.wb_fifo_data[1]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.consolei.wb_fifo_data[2]
1 1
.names $false thedesign.consolei.wb_fifo_data[3]
1 1
.names $false thedesign.consolei.wb_fifo_data[4]
1 1
.names $false thedesign.consolei.wb_fifo_data[5]
1 1
.names $false thedesign.consolei.wb_fifo_data[6]
1 1
.names $false thedesign.consolei.wb_fifo_data[7]
1 1
.names $false thedesign.consolei.wb_fifo_data[8]
1 1
.names $false thedesign.consolei.wb_fifo_data[9]
1 1
.names $false thedesign.consolei.wb_fifo_data[10]
1 1
.names $false thedesign.consolei.wb_fifo_data[11]
1 1
.names $false thedesign.consolei.wb_fifo_data[12]
1 1
.names $false thedesign.consolei.wb_fifo_data[13]
1 1
.names $false thedesign.consolei.wb_fifo_data[14]
1 1
.names $false thedesign.consolei.wb_fifo_data[15]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.wb_fifo_data[16]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.wb_fifo_data[17]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.wb_fifo_data[18]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[0] thedesign.consolei.wb_rx_data[0]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[1] thedesign.consolei.wb_rx_data[1]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[2] thedesign.consolei.wb_rx_data[2]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[3] thedesign.consolei.wb_rx_data[3]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[4] thedesign.consolei.wb_rx_data[4]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[5] thedesign.consolei.wb_rx_data[5]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_data[6] thedesign.consolei.wb_rx_data[6]
1 1
.names $false thedesign.consolei.wb_rx_data[7]
1 1
.names $false thedesign.consolei.wb_rx_data[9]
1 1
.names $false thedesign.consolei.wb_rx_data[10]
1 1
.names $false thedesign.consolei.wb_rx_data[11]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_err thedesign.consolei.wb_rx_data[12]
1 1
.names $false thedesign.consolei.wb_tx_data[7]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.wb_tx_data[8]
1 1
.names $false thedesign.consolei.wb_tx_data[9]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.wb_tx_data[10]
1 1
.names $false thedesign.consolei.wb_tx_data[11]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_err thedesign.consolei.wb_tx_data[12]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.wb_tx_data[13]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.consolei.wb_tx_data[14]
1 1
.names $false thedesign.cpu_reset_bus[0]
1 1
.names thedesign.watchdogi.o_int thedesign.cpu_reset_bus[1]
1 1
.names thedesign.genbus.unpackx.o_dw_stb thedesign.genbus.addidles.i_busy
1 1
.names clk_40mhz thedesign.genbus.addidles.i_clk
1 1
.names thedesign.genbus.addints.o_int_stb thedesign.genbus.addidles.i_cmd_stb
1 1
.names thedesign.genbus.addints.o_int_word[0] thedesign.genbus.addidles.i_cmd_word[0]
1 1
.names thedesign.genbus.addints.o_int_word[1] thedesign.genbus.addidles.i_cmd_word[1]
1 1
.names thedesign.genbus.addints.o_int_word[2] thedesign.genbus.addidles.i_cmd_word[2]
1 1
.names thedesign.genbus.addints.o_int_word[3] thedesign.genbus.addidles.i_cmd_word[3]
1 1
.names thedesign.genbus.addints.o_int_word[4] thedesign.genbus.addidles.i_cmd_word[4]
1 1
.names thedesign.genbus.addints.o_int_word[5] thedesign.genbus.addidles.i_cmd_word[5]
1 1
.names thedesign.genbus.addints.o_int_word[6] thedesign.genbus.addidles.i_cmd_word[6]
1 1
.names thedesign.genbus.addints.o_int_word[7] thedesign.genbus.addidles.i_cmd_word[7]
1 1
.names thedesign.genbus.addints.o_int_word[8] thedesign.genbus.addidles.i_cmd_word[8]
1 1
.names thedesign.genbus.addints.o_int_word[9] thedesign.genbus.addidles.i_cmd_word[9]
1 1
.names thedesign.genbus.addints.o_int_word[10] thedesign.genbus.addidles.i_cmd_word[10]
1 1
.names thedesign.genbus.addints.o_int_word[11] thedesign.genbus.addidles.i_cmd_word[11]
1 1
.names thedesign.genbus.addints.o_int_word[12] thedesign.genbus.addidles.i_cmd_word[12]
1 1
.names thedesign.genbus.addints.o_int_word[13] thedesign.genbus.addidles.i_cmd_word[13]
1 1
.names thedesign.genbus.addints.o_int_word[14] thedesign.genbus.addidles.i_cmd_word[14]
1 1
.names thedesign.genbus.addints.o_int_word[15] thedesign.genbus.addidles.i_cmd_word[15]
1 1
.names thedesign.genbus.addints.o_int_word[16] thedesign.genbus.addidles.i_cmd_word[16]
1 1
.names thedesign.genbus.addints.o_int_word[17] thedesign.genbus.addidles.i_cmd_word[17]
1 1
.names thedesign.genbus.addints.o_int_word[18] thedesign.genbus.addidles.i_cmd_word[18]
1 1
.names thedesign.genbus.addints.o_int_word[19] thedesign.genbus.addidles.i_cmd_word[19]
1 1
.names thedesign.genbus.addints.o_int_word[20] thedesign.genbus.addidles.i_cmd_word[20]
1 1
.names thedesign.genbus.addints.o_int_word[21] thedesign.genbus.addidles.i_cmd_word[21]
1 1
.names thedesign.genbus.addints.o_int_word[22] thedesign.genbus.addidles.i_cmd_word[22]
1 1
.names thedesign.genbus.addints.o_int_word[23] thedesign.genbus.addidles.i_cmd_word[23]
1 1
.names thedesign.genbus.addints.o_int_word[24] thedesign.genbus.addidles.i_cmd_word[24]
1 1
.names thedesign.genbus.addints.o_int_word[25] thedesign.genbus.addidles.i_cmd_word[25]
1 1
.names thedesign.genbus.addints.o_int_word[26] thedesign.genbus.addidles.i_cmd_word[26]
1 1
.names thedesign.genbus.addints.o_int_word[27] thedesign.genbus.addidles.i_cmd_word[27]
1 1
.names thedesign.genbus.addints.o_int_word[28] thedesign.genbus.addidles.i_cmd_word[28]
1 1
.names thedesign.genbus.addints.o_int_word[29] thedesign.genbus.addidles.i_cmd_word[29]
1 1
.names thedesign.genbus.addints.o_int_word[31] thedesign.genbus.addidles.i_cmd_word[31]
1 1
.names thedesign.genbus.dechxi.o_reset thedesign.genbus.addidles.i_reset
1 1
.names clk_40mhz thedesign.genbus.addints.i_clk
1 1
.names thedesign.buspici.r_interrupt thedesign.genbus.addints.i_interrupt
1 1
.names thedesign.genbus.dechxi.o_reset thedesign.genbus.addints.i_reset
1 1
.names thedesign.genbus.wbexec.o_rsp_word[0] thedesign.genbus.addints.i_word[0]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[1] thedesign.genbus.addints.i_word[1]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[2] thedesign.genbus.addints.i_word[2]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[3] thedesign.genbus.addints.i_word[3]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[4] thedesign.genbus.addints.i_word[4]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[5] thedesign.genbus.addints.i_word[5]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[6] thedesign.genbus.addints.i_word[6]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[7] thedesign.genbus.addints.i_word[7]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[8] thedesign.genbus.addints.i_word[8]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[9] thedesign.genbus.addints.i_word[9]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[10] thedesign.genbus.addints.i_word[10]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[11] thedesign.genbus.addints.i_word[11]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[12] thedesign.genbus.addints.i_word[12]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[13] thedesign.genbus.addints.i_word[13]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[14] thedesign.genbus.addints.i_word[14]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[15] thedesign.genbus.addints.i_word[15]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[16] thedesign.genbus.addints.i_word[16]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[17] thedesign.genbus.addints.i_word[17]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[18] thedesign.genbus.addints.i_word[18]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[19] thedesign.genbus.addints.i_word[19]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[20] thedesign.genbus.addints.i_word[20]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[21] thedesign.genbus.addints.i_word[21]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[22] thedesign.genbus.addints.i_word[22]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[23] thedesign.genbus.addints.i_word[23]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[24] thedesign.genbus.addints.i_word[24]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[25] thedesign.genbus.addints.i_word[25]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[26] thedesign.genbus.addints.i_word[26]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[27] thedesign.genbus.addints.i_word[27]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[28] thedesign.genbus.addints.i_word[28]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[29] thedesign.genbus.addints.i_word[29]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[30] thedesign.genbus.addints.i_word[30]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[31] thedesign.genbus.addints.i_word[31]
1 1
.names thedesign.genbus.addidles.i_cmd_word[30] thedesign.genbus.addints.o_int_word[30]
1 1
.names thedesign.genbus.addidles.i_cmd_word[32] thedesign.genbus.addints.o_int_word[32]
1 1
.names thedesign.genbus.addidles.i_cmd_word[33] thedesign.genbus.addints.o_int_word[33]
1 1
.names thedesign.genbus.genhex.o_gx_char[0] thedesign.genbus.addnl.i_byte[0]
1 1
.names thedesign.genbus.genhex.o_gx_char[1] thedesign.genbus.addnl.i_byte[1]
1 1
.names thedesign.genbus.genhex.o_gx_char[2] thedesign.genbus.addnl.i_byte[2]
1 1
.names thedesign.genbus.genhex.o_gx_char[3] thedesign.genbus.addnl.i_byte[3]
1 1
.names thedesign.genbus.genhex.o_gx_char[4] thedesign.genbus.addnl.i_byte[4]
1 1
.names thedesign.genbus.genhex.o_gx_char[5] thedesign.genbus.addnl.i_byte[5]
1 1
.names thedesign.genbus.genhex.o_gx_char[6] thedesign.genbus.addnl.i_byte[6]
1 1
.names clk_40mhz thedesign.genbus.addnl.i_clk
1 1
.names thedesign.genbus.dechxi.o_reset thedesign.genbus.addnl.i_reset
1 1
.names thedesign.genbus.genhex.o_gx_stb thedesign.genbus.addnl.i_stb
1 1
.names thedesign.genbus.dechxi.o_dh_bits[0] thedesign.genbus.dec_bits[0]
1 1
.names thedesign.genbus.dechxi.o_dh_bits[1] thedesign.genbus.dec_bits[1]
1 1
.names thedesign.genbus.dechxi.o_dh_bits[2] thedesign.genbus.dec_bits[2]
1 1
.names thedesign.genbus.dechxi.o_dh_bits[3] thedesign.genbus.dec_bits[3]
1 1
.names thedesign.genbus.dechxi.o_dh_bits[4] thedesign.genbus.dec_bits[4]
1 1
.names thedesign.genbus.dechxi.o_dh_stb thedesign.genbus.dec_stb
1 1
.names thedesign.hbi_pp.o_rx_data[0] thedesign.genbus.dechxi.i_byte[0]
1 1
.names thedesign.hbi_pp.o_rx_data[1] thedesign.genbus.dechxi.i_byte[1]
1 1
.names thedesign.hbi_pp.o_rx_data[2] thedesign.genbus.dechxi.i_byte[2]
1 1
.names thedesign.hbi_pp.o_rx_data[3] thedesign.genbus.dechxi.i_byte[3]
1 1
.names thedesign.hbi_pp.o_rx_data[4] thedesign.genbus.dechxi.i_byte[4]
1 1
.names thedesign.hbi_pp.o_rx_data[5] thedesign.genbus.dechxi.i_byte[5]
1 1
.names thedesign.hbi_pp.o_rx_data[6] thedesign.genbus.dechxi.i_byte[6]
1 1
.names thedesign.genbus.dechxi.unused thedesign.genbus.dechxi.i_byte[7]
1 1
.names clk_40mhz thedesign.genbus.dechxi.i_clk
1 1
.names thedesign.hbi_pp.o_rx_stb thedesign.genbus.dechxi.i_stb
1 1
.names thedesign.genbus.addnl.o_nl_stb thedesign.genbus.fnl_stb
1 1
.names thedesign.genbus.unpackx.o_dw_bits[0] thedesign.genbus.genhex.i_bits[0]
1 1
.names thedesign.genbus.unpackx.o_dw_bits[1] thedesign.genbus.genhex.i_bits[1]
1 1
.names thedesign.genbus.unpackx.o_dw_bits[2] thedesign.genbus.genhex.i_bits[2]
1 1
.names thedesign.genbus.unpackx.o_dw_bits[3] thedesign.genbus.genhex.i_bits[3]
1 1
.names thedesign.genbus.unpackx.o_dw_bits[4] thedesign.genbus.genhex.i_bits[4]
1 1
.names clk_40mhz thedesign.genbus.genhex.i_clk
1 1
.names thedesign.genbus.dechxi.o_reset thedesign.genbus.genhex.i_reset
1 1
.names thedesign.genbus.unpackx.o_dw_stb thedesign.genbus.genhex.i_stb
1 1
.names $undef thedesign.genbus.genhex.unused
1 1
.names thedesign.genbus.unpackx.o_dw_bits[0] thedesign.genbus.hb_bits[0]
1 1
.names thedesign.genbus.unpackx.o_dw_bits[1] thedesign.genbus.hb_bits[1]
1 1
.names thedesign.genbus.unpackx.o_dw_bits[2] thedesign.genbus.hb_bits[2]
1 1
.names thedesign.genbus.unpackx.o_dw_bits[3] thedesign.genbus.hb_bits[3]
1 1
.names thedesign.genbus.unpackx.o_dw_bits[4] thedesign.genbus.hb_bits[4]
1 1
.names thedesign.genbus.unpackx.o_dw_stb thedesign.genbus.hb_busy
1 1
.names thedesign.genbus.unpackx.o_dw_stb thedesign.genbus.hb_stb
1 1
.names thedesign.genbus.genhex.o_gx_char[0] thedesign.genbus.hx_byte[0]
1 1
.names thedesign.genbus.genhex.o_gx_char[1] thedesign.genbus.hx_byte[1]
1 1
.names thedesign.genbus.genhex.o_gx_char[2] thedesign.genbus.hx_byte[2]
1 1
.names thedesign.genbus.genhex.o_gx_char[3] thedesign.genbus.hx_byte[3]
1 1
.names thedesign.genbus.genhex.o_gx_char[4] thedesign.genbus.hx_byte[4]
1 1
.names thedesign.genbus.genhex.o_gx_char[5] thedesign.genbus.hx_byte[5]
1 1
.names thedesign.genbus.genhex.o_gx_char[6] thedesign.genbus.hx_byte[6]
1 1
.names thedesign.genbus.genhex.o_gx_stb thedesign.genbus.hx_stb
1 1
.names clk_40mhz thedesign.genbus.i_clk
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[0] thedesign.genbus.i_console_data[0]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[1] thedesign.genbus.i_console_data[1]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[2] thedesign.genbus.i_console_data[2]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[3] thedesign.genbus.i_console_data[3]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[4] thedesign.genbus.i_console_data[4]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[5] thedesign.genbus.i_console_data[5]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[6] thedesign.genbus.i_console_data[6]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.genbus.i_console_stb
1 1
.names thedesign.buspici.r_interrupt thedesign.genbus.i_interrupt
1 1
.names thedesign.hbi_pp.o_rx_data[0] thedesign.genbus.i_rx_byte[0]
1 1
.names thedesign.hbi_pp.o_rx_data[1] thedesign.genbus.i_rx_byte[1]
1 1
.names thedesign.hbi_pp.o_rx_data[2] thedesign.genbus.i_rx_byte[2]
1 1
.names thedesign.hbi_pp.o_rx_data[3] thedesign.genbus.i_rx_byte[3]
1 1
.names thedesign.hbi_pp.o_rx_data[4] thedesign.genbus.i_rx_byte[4]
1 1
.names thedesign.hbi_pp.o_rx_data[5] thedesign.genbus.i_rx_byte[5]
1 1
.names thedesign.hbi_pp.o_rx_data[6] thedesign.genbus.i_rx_byte[6]
1 1
.names thedesign.genbus.dechxi.unused thedesign.genbus.i_rx_byte[7]
1 1
.names thedesign.hbi_pp.o_rx_stb thedesign.genbus.i_rx_stb
1 1
.names thedesign.hbi_pp.o_tx_busy thedesign.genbus.i_tx_busy
1 1
.names thedesign.hb_ack thedesign.genbus.i_wb_ack
1 1
.names thedesign.hb_idata[0] thedesign.genbus.i_wb_data[0]
1 1
.names thedesign.hb_idata[1] thedesign.genbus.i_wb_data[1]
1 1
.names thedesign.hb_idata[2] thedesign.genbus.i_wb_data[2]
1 1
.names thedesign.hb_idata[3] thedesign.genbus.i_wb_data[3]
1 1
.names thedesign.hb_idata[4] thedesign.genbus.i_wb_data[4]
1 1
.names thedesign.hb_idata[5] thedesign.genbus.i_wb_data[5]
1 1
.names thedesign.hb_idata[6] thedesign.genbus.i_wb_data[6]
1 1
.names thedesign.hb_idata[7] thedesign.genbus.i_wb_data[7]
1 1
.names thedesign.hb_idata[8] thedesign.genbus.i_wb_data[8]
1 1
.names thedesign.hb_idata[9] thedesign.genbus.i_wb_data[9]
1 1
.names thedesign.hb_idata[10] thedesign.genbus.i_wb_data[10]
1 1
.names thedesign.hb_idata[11] thedesign.genbus.i_wb_data[11]
1 1
.names thedesign.hb_idata[12] thedesign.genbus.i_wb_data[12]
1 1
.names thedesign.hb_idata[13] thedesign.genbus.i_wb_data[13]
1 1
.names thedesign.hb_idata[14] thedesign.genbus.i_wb_data[14]
1 1
.names thedesign.hb_idata[15] thedesign.genbus.i_wb_data[15]
1 1
.names thedesign.hb_idata[16] thedesign.genbus.i_wb_data[16]
1 1
.names thedesign.hb_idata[17] thedesign.genbus.i_wb_data[17]
1 1
.names thedesign.hb_idata[18] thedesign.genbus.i_wb_data[18]
1 1
.names thedesign.hb_idata[19] thedesign.genbus.i_wb_data[19]
1 1
.names thedesign.hb_idata[20] thedesign.genbus.i_wb_data[20]
1 1
.names thedesign.hb_idata[21] thedesign.genbus.i_wb_data[21]
1 1
.names thedesign.hb_idata[22] thedesign.genbus.i_wb_data[22]
1 1
.names thedesign.hb_idata[23] thedesign.genbus.i_wb_data[23]
1 1
.names thedesign.hb_idata[24] thedesign.genbus.i_wb_data[24]
1 1
.names thedesign.hb_idata[25] thedesign.genbus.i_wb_data[25]
1 1
.names thedesign.hb_idata[26] thedesign.genbus.i_wb_data[26]
1 1
.names thedesign.hb_idata[27] thedesign.genbus.i_wb_data[27]
1 1
.names thedesign.hb_idata[28] thedesign.genbus.i_wb_data[28]
1 1
.names thedesign.hb_idata[29] thedesign.genbus.i_wb_data[29]
1 1
.names thedesign.hb_idata[30] thedesign.genbus.i_wb_data[30]
1 1
.names thedesign.hb_idata[31] thedesign.genbus.i_wb_data[31]
1 1
.names thedesign.genbus.addidles.o_idl_stb thedesign.genbus.idl_stb
1 1
.names thedesign.genbus.addidles.o_idl_word[0] thedesign.genbus.idl_word[0]
1 1
.names thedesign.genbus.addidles.o_idl_word[1] thedesign.genbus.idl_word[1]
1 1
.names thedesign.genbus.addidles.o_idl_word[2] thedesign.genbus.idl_word[2]
1 1
.names thedesign.genbus.addidles.o_idl_word[3] thedesign.genbus.idl_word[3]
1 1
.names thedesign.genbus.addidles.o_idl_word[4] thedesign.genbus.idl_word[4]
1 1
.names thedesign.genbus.addidles.o_idl_word[5] thedesign.genbus.idl_word[5]
1 1
.names thedesign.genbus.addidles.o_idl_word[6] thedesign.genbus.idl_word[6]
1 1
.names thedesign.genbus.addidles.o_idl_word[7] thedesign.genbus.idl_word[7]
1 1
.names thedesign.genbus.addidles.o_idl_word[8] thedesign.genbus.idl_word[8]
1 1
.names thedesign.genbus.addidles.o_idl_word[9] thedesign.genbus.idl_word[9]
1 1
.names thedesign.genbus.addidles.o_idl_word[10] thedesign.genbus.idl_word[10]
1 1
.names thedesign.genbus.addidles.o_idl_word[11] thedesign.genbus.idl_word[11]
1 1
.names thedesign.genbus.addidles.o_idl_word[12] thedesign.genbus.idl_word[12]
1 1
.names thedesign.genbus.addidles.o_idl_word[13] thedesign.genbus.idl_word[13]
1 1
.names thedesign.genbus.addidles.o_idl_word[14] thedesign.genbus.idl_word[14]
1 1
.names thedesign.genbus.addidles.o_idl_word[15] thedesign.genbus.idl_word[15]
1 1
.names thedesign.genbus.addidles.o_idl_word[16] thedesign.genbus.idl_word[16]
1 1
.names thedesign.genbus.addidles.o_idl_word[17] thedesign.genbus.idl_word[17]
1 1
.names thedesign.genbus.addidles.o_idl_word[18] thedesign.genbus.idl_word[18]
1 1
.names thedesign.genbus.addidles.o_idl_word[19] thedesign.genbus.idl_word[19]
1 1
.names thedesign.genbus.addidles.o_idl_word[20] thedesign.genbus.idl_word[20]
1 1
.names thedesign.genbus.addidles.o_idl_word[21] thedesign.genbus.idl_word[21]
1 1
.names thedesign.genbus.addidles.o_idl_word[22] thedesign.genbus.idl_word[22]
1 1
.names thedesign.genbus.addidles.o_idl_word[23] thedesign.genbus.idl_word[23]
1 1
.names thedesign.genbus.addidles.o_idl_word[24] thedesign.genbus.idl_word[24]
1 1
.names thedesign.genbus.addidles.o_idl_word[25] thedesign.genbus.idl_word[25]
1 1
.names thedesign.genbus.addidles.o_idl_word[26] thedesign.genbus.idl_word[26]
1 1
.names thedesign.genbus.addidles.o_idl_word[27] thedesign.genbus.idl_word[27]
1 1
.names thedesign.genbus.addidles.o_idl_word[28] thedesign.genbus.idl_word[28]
1 1
.names thedesign.genbus.addidles.o_idl_word[29] thedesign.genbus.idl_word[29]
1 1
.names thedesign.genbus.addidles.o_idl_word[30] thedesign.genbus.idl_word[30]
1 1
.names thedesign.genbus.addidles.o_idl_word[31] thedesign.genbus.idl_word[31]
1 1
.names thedesign.genbus.addidles.o_idl_word[32] thedesign.genbus.idl_word[32]
1 1
.names thedesign.genbus.addidles.o_idl_word[33] thedesign.genbus.idl_word[33]
1 1
.names thedesign.genbus.addints.o_int_stb thedesign.genbus.int_stb
1 1
.names thedesign.genbus.addints.o_int_word[0] thedesign.genbus.int_word[0]
1 1
.names thedesign.genbus.addints.o_int_word[1] thedesign.genbus.int_word[1]
1 1
.names thedesign.genbus.addints.o_int_word[2] thedesign.genbus.int_word[2]
1 1
.names thedesign.genbus.addints.o_int_word[3] thedesign.genbus.int_word[3]
1 1
.names thedesign.genbus.addints.o_int_word[4] thedesign.genbus.int_word[4]
1 1
.names thedesign.genbus.addints.o_int_word[5] thedesign.genbus.int_word[5]
1 1
.names thedesign.genbus.addints.o_int_word[6] thedesign.genbus.int_word[6]
1 1
.names thedesign.genbus.addints.o_int_word[7] thedesign.genbus.int_word[7]
1 1
.names thedesign.genbus.addints.o_int_word[8] thedesign.genbus.int_word[8]
1 1
.names thedesign.genbus.addints.o_int_word[9] thedesign.genbus.int_word[9]
1 1
.names thedesign.genbus.addints.o_int_word[10] thedesign.genbus.int_word[10]
1 1
.names thedesign.genbus.addints.o_int_word[11] thedesign.genbus.int_word[11]
1 1
.names thedesign.genbus.addints.o_int_word[12] thedesign.genbus.int_word[12]
1 1
.names thedesign.genbus.addints.o_int_word[13] thedesign.genbus.int_word[13]
1 1
.names thedesign.genbus.addints.o_int_word[14] thedesign.genbus.int_word[14]
1 1
.names thedesign.genbus.addints.o_int_word[15] thedesign.genbus.int_word[15]
1 1
.names thedesign.genbus.addints.o_int_word[16] thedesign.genbus.int_word[16]
1 1
.names thedesign.genbus.addints.o_int_word[17] thedesign.genbus.int_word[17]
1 1
.names thedesign.genbus.addints.o_int_word[18] thedesign.genbus.int_word[18]
1 1
.names thedesign.genbus.addints.o_int_word[19] thedesign.genbus.int_word[19]
1 1
.names thedesign.genbus.addints.o_int_word[20] thedesign.genbus.int_word[20]
1 1
.names thedesign.genbus.addints.o_int_word[21] thedesign.genbus.int_word[21]
1 1
.names thedesign.genbus.addints.o_int_word[22] thedesign.genbus.int_word[22]
1 1
.names thedesign.genbus.addints.o_int_word[23] thedesign.genbus.int_word[23]
1 1
.names thedesign.genbus.addints.o_int_word[24] thedesign.genbus.int_word[24]
1 1
.names thedesign.genbus.addints.o_int_word[25] thedesign.genbus.int_word[25]
1 1
.names thedesign.genbus.addints.o_int_word[26] thedesign.genbus.int_word[26]
1 1
.names thedesign.genbus.addints.o_int_word[27] thedesign.genbus.int_word[27]
1 1
.names thedesign.genbus.addints.o_int_word[28] thedesign.genbus.int_word[28]
1 1
.names thedesign.genbus.addints.o_int_word[29] thedesign.genbus.int_word[29]
1 1
.names thedesign.genbus.addidles.i_cmd_word[30] thedesign.genbus.int_word[30]
1 1
.names thedesign.genbus.addints.o_int_word[31] thedesign.genbus.int_word[31]
1 1
.names thedesign.genbus.addidles.i_cmd_word[32] thedesign.genbus.int_word[32]
1 1
.names thedesign.genbus.addidles.i_cmd_word[33] thedesign.genbus.int_word[33]
1 1
.names thedesign.genbus.packxi.o_pck_stb thedesign.genbus.iw_stb
1 1
.names thedesign.genbus.packxi.o_pck_word[0] thedesign.genbus.iw_word[0]
1 1
.names thedesign.genbus.packxi.o_pck_word[1] thedesign.genbus.iw_word[1]
1 1
.names thedesign.genbus.packxi.o_pck_word[2] thedesign.genbus.iw_word[2]
1 1
.names thedesign.genbus.packxi.o_pck_word[3] thedesign.genbus.iw_word[3]
1 1
.names thedesign.genbus.packxi.o_pck_word[4] thedesign.genbus.iw_word[4]
1 1
.names thedesign.genbus.packxi.o_pck_word[5] thedesign.genbus.iw_word[5]
1 1
.names thedesign.genbus.packxi.o_pck_word[6] thedesign.genbus.iw_word[6]
1 1
.names thedesign.genbus.packxi.o_pck_word[7] thedesign.genbus.iw_word[7]
1 1
.names thedesign.genbus.packxi.o_pck_word[8] thedesign.genbus.iw_word[8]
1 1
.names thedesign.genbus.packxi.o_pck_word[9] thedesign.genbus.iw_word[9]
1 1
.names thedesign.genbus.packxi.o_pck_word[10] thedesign.genbus.iw_word[10]
1 1
.names thedesign.genbus.packxi.o_pck_word[11] thedesign.genbus.iw_word[11]
1 1
.names thedesign.genbus.packxi.o_pck_word[12] thedesign.genbus.iw_word[12]
1 1
.names thedesign.genbus.packxi.o_pck_word[13] thedesign.genbus.iw_word[13]
1 1
.names thedesign.genbus.packxi.o_pck_word[14] thedesign.genbus.iw_word[14]
1 1
.names thedesign.genbus.packxi.o_pck_word[15] thedesign.genbus.iw_word[15]
1 1
.names thedesign.genbus.packxi.o_pck_word[16] thedesign.genbus.iw_word[16]
1 1
.names thedesign.genbus.packxi.o_pck_word[17] thedesign.genbus.iw_word[17]
1 1
.names thedesign.genbus.packxi.o_pck_word[18] thedesign.genbus.iw_word[18]
1 1
.names thedesign.genbus.packxi.o_pck_word[19] thedesign.genbus.iw_word[19]
1 1
.names thedesign.genbus.packxi.o_pck_word[20] thedesign.genbus.iw_word[20]
1 1
.names thedesign.genbus.packxi.o_pck_word[21] thedesign.genbus.iw_word[21]
1 1
.names thedesign.genbus.packxi.o_pck_word[22] thedesign.genbus.iw_word[22]
1 1
.names thedesign.genbus.packxi.o_pck_word[23] thedesign.genbus.iw_word[23]
1 1
.names thedesign.genbus.packxi.o_pck_word[24] thedesign.genbus.iw_word[24]
1 1
.names thedesign.genbus.packxi.o_pck_word[25] thedesign.genbus.iw_word[25]
1 1
.names thedesign.genbus.packxi.o_pck_word[26] thedesign.genbus.iw_word[26]
1 1
.names thedesign.genbus.packxi.o_pck_word[27] thedesign.genbus.iw_word[27]
1 1
.names thedesign.genbus.packxi.o_pck_word[28] thedesign.genbus.iw_word[28]
1 1
.names thedesign.genbus.packxi.o_pck_word[29] thedesign.genbus.iw_word[29]
1 1
.names thedesign.genbus.packxi.o_pck_word[30] thedesign.genbus.iw_word[30]
1 1
.names thedesign.genbus.ps_data[0] thedesign.genbus.o_tx_data[0]
1 1
.names thedesign.genbus.ps_data[1] thedesign.genbus.o_tx_data[1]
1 1
.names thedesign.genbus.ps_data[2] thedesign.genbus.o_tx_data[2]
1 1
.names thedesign.genbus.ps_data[3] thedesign.genbus.o_tx_data[3]
1 1
.names thedesign.genbus.ps_data[4] thedesign.genbus.o_tx_data[4]
1 1
.names thedesign.genbus.ps_data[5] thedesign.genbus.o_tx_data[5]
1 1
.names thedesign.genbus.ps_data[6] thedesign.genbus.o_tx_data[6]
1 1
.names thedesign.genbus.ps_data[7] thedesign.genbus.o_tx_data[7]
1 1
.names thedesign.genbus.ps_full thedesign.genbus.o_tx_stb
1 1
.names thedesign.swic.dbg_addr thedesign.genbus.o_wb_addr[0]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[1] thedesign.genbus.o_wb_addr[1]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[2] thedesign.genbus.o_wb_addr[2]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[3] thedesign.genbus.o_wb_addr[3]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[4] thedesign.genbus.o_wb_addr[4]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[5] thedesign.genbus.o_wb_addr[5]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[6] thedesign.genbus.o_wb_addr[6]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[7] thedesign.genbus.o_wb_addr[7]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[8] thedesign.genbus.o_wb_addr[8]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[9] thedesign.genbus.o_wb_addr[9]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[10] thedesign.genbus.o_wb_addr[10]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[11] thedesign.genbus.o_wb_addr[11]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[12] thedesign.genbus.o_wb_addr[12]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[13] thedesign.genbus.o_wb_addr[13]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[14] thedesign.genbus.o_wb_addr[14]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[15] thedesign.genbus.o_wb_addr[15]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[16] thedesign.genbus.o_wb_addr[16]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[17] thedesign.genbus.o_wb_addr[17]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[18] thedesign.genbus.o_wb_addr[18]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[19] thedesign.genbus.o_wb_addr[19]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[20] thedesign.genbus.o_wb_addr[20]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[21] thedesign.genbus.o_wb_addr[21]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[22] thedesign.genbus.o_wb_addr[22]
1 1
.names thedesign.zip_dbg_sel thedesign.genbus.o_wb_addr[23]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[24] thedesign.genbus.o_wb_addr[24]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[25] thedesign.genbus.o_wb_addr[25]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[26] thedesign.genbus.o_wb_addr[26]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[27] thedesign.genbus.o_wb_addr[27]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[28] thedesign.genbus.o_wb_addr[28]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[29] thedesign.genbus.o_wb_addr[29]
1 1
.names thedesign.genbus.wbexec.o_wb_cyc thedesign.genbus.o_wb_cyc
1 1
.names thedesign.genbus.wbexec.o_wb_data[0] thedesign.genbus.o_wb_data[0]
1 1
.names thedesign.genbus.wbexec.o_wb_data[1] thedesign.genbus.o_wb_data[1]
1 1
.names thedesign.genbus.wbexec.o_wb_data[2] thedesign.genbus.o_wb_data[2]
1 1
.names thedesign.genbus.wbexec.o_wb_data[3] thedesign.genbus.o_wb_data[3]
1 1
.names thedesign.genbus.wbexec.o_wb_data[4] thedesign.genbus.o_wb_data[4]
1 1
.names thedesign.genbus.wbexec.o_wb_data[5] thedesign.genbus.o_wb_data[5]
1 1
.names thedesign.genbus.wbexec.o_wb_data[6] thedesign.genbus.o_wb_data[6]
1 1
.names thedesign.genbus.wbexec.o_wb_data[7] thedesign.genbus.o_wb_data[7]
1 1
.names thedesign.genbus.wbexec.o_wb_data[8] thedesign.genbus.o_wb_data[8]
1 1
.names thedesign.genbus.wbexec.o_wb_data[9] thedesign.genbus.o_wb_data[9]
1 1
.names thedesign.genbus.wbexec.o_wb_data[10] thedesign.genbus.o_wb_data[10]
1 1
.names thedesign.genbus.wbexec.o_wb_data[11] thedesign.genbus.o_wb_data[11]
1 1
.names thedesign.genbus.wbexec.o_wb_data[12] thedesign.genbus.o_wb_data[12]
1 1
.names thedesign.genbus.wbexec.o_wb_data[13] thedesign.genbus.o_wb_data[13]
1 1
.names thedesign.genbus.wbexec.o_wb_data[14] thedesign.genbus.o_wb_data[14]
1 1
.names thedesign.genbus.wbexec.o_wb_data[15] thedesign.genbus.o_wb_data[15]
1 1
.names thedesign.genbus.wbexec.o_wb_data[16] thedesign.genbus.o_wb_data[16]
1 1
.names thedesign.genbus.wbexec.o_wb_data[17] thedesign.genbus.o_wb_data[17]
1 1
.names thedesign.genbus.wbexec.o_wb_data[18] thedesign.genbus.o_wb_data[18]
1 1
.names thedesign.genbus.wbexec.o_wb_data[19] thedesign.genbus.o_wb_data[19]
1 1
.names thedesign.genbus.wbexec.o_wb_data[20] thedesign.genbus.o_wb_data[20]
1 1
.names thedesign.genbus.wbexec.o_wb_data[21] thedesign.genbus.o_wb_data[21]
1 1
.names thedesign.genbus.wbexec.o_wb_data[22] thedesign.genbus.o_wb_data[22]
1 1
.names thedesign.genbus.wbexec.o_wb_data[23] thedesign.genbus.o_wb_data[23]
1 1
.names thedesign.genbus.wbexec.o_wb_data[24] thedesign.genbus.o_wb_data[24]
1 1
.names thedesign.genbus.wbexec.o_wb_data[25] thedesign.genbus.o_wb_data[25]
1 1
.names thedesign.genbus.wbexec.o_wb_data[26] thedesign.genbus.o_wb_data[26]
1 1
.names thedesign.genbus.wbexec.o_wb_data[27] thedesign.genbus.o_wb_data[27]
1 1
.names thedesign.genbus.wbexec.o_wb_data[28] thedesign.genbus.o_wb_data[28]
1 1
.names thedesign.genbus.wbexec.o_wb_data[29] thedesign.genbus.o_wb_data[29]
1 1
.names thedesign.genbus.wbexec.o_wb_data[30] thedesign.genbus.o_wb_data[30]
1 1
.names thedesign.genbus.wbexec.o_wb_data[31] thedesign.genbus.o_wb_data[31]
1 1
.names $true thedesign.genbus.o_wb_sel[0]
1 1
.names $true thedesign.genbus.o_wb_sel[1]
1 1
.names $true thedesign.genbus.o_wb_sel[2]
1 1
.names $true thedesign.genbus.o_wb_sel[3]
1 1
.names thedesign.genbus.wbexec.o_wb_stb thedesign.genbus.o_wb_stb
1 1
.names thedesign.genbus.wbexec.o_wb_we thedesign.genbus.o_wb_we
1 1
.names thedesign.genbus.wbexec.o_rsp_word[0] thedesign.genbus.ow_word[0]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[1] thedesign.genbus.ow_word[1]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[2] thedesign.genbus.ow_word[2]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[3] thedesign.genbus.ow_word[3]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[4] thedesign.genbus.ow_word[4]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[5] thedesign.genbus.ow_word[5]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[6] thedesign.genbus.ow_word[6]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[7] thedesign.genbus.ow_word[7]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[8] thedesign.genbus.ow_word[8]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[9] thedesign.genbus.ow_word[9]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[10] thedesign.genbus.ow_word[10]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[11] thedesign.genbus.ow_word[11]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[12] thedesign.genbus.ow_word[12]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[13] thedesign.genbus.ow_word[13]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[14] thedesign.genbus.ow_word[14]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[15] thedesign.genbus.ow_word[15]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[16] thedesign.genbus.ow_word[16]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[17] thedesign.genbus.ow_word[17]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[18] thedesign.genbus.ow_word[18]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[19] thedesign.genbus.ow_word[19]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[20] thedesign.genbus.ow_word[20]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[21] thedesign.genbus.ow_word[21]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[22] thedesign.genbus.ow_word[22]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[23] thedesign.genbus.ow_word[23]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[24] thedesign.genbus.ow_word[24]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[25] thedesign.genbus.ow_word[25]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[26] thedesign.genbus.ow_word[26]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[27] thedesign.genbus.ow_word[27]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[28] thedesign.genbus.ow_word[28]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[29] thedesign.genbus.ow_word[29]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[30] thedesign.genbus.ow_word[30]
1 1
.names thedesign.genbus.wbexec.o_rsp_word[31] thedesign.genbus.ow_word[31]
1 1
.names thedesign.genbus.addints.i_word[32] thedesign.genbus.ow_word[32]
1 1
.names thedesign.genbus.addints.i_word[33] thedesign.genbus.ow_word[33]
1 1
.names thedesign.genbus.dechxi.o_dh_bits[0] thedesign.genbus.packxi.i_bits[0]
1 1
.names thedesign.genbus.dechxi.o_dh_bits[1] thedesign.genbus.packxi.i_bits[1]
1 1
.names thedesign.genbus.dechxi.o_dh_bits[2] thedesign.genbus.packxi.i_bits[2]
1 1
.names thedesign.genbus.dechxi.o_dh_bits[3] thedesign.genbus.packxi.i_bits[3]
1 1
.names thedesign.genbus.dechxi.o_dh_bits[4] thedesign.genbus.packxi.i_bits[4]
1 1
.names clk_40mhz thedesign.genbus.packxi.i_clk
1 1
.names thedesign.genbus.dechxi.o_reset thedesign.genbus.packxi.i_reset
1 1
.names thedesign.genbus.dechxi.o_dh_stb thedesign.genbus.packxi.i_stb
1 1
.names clk_40mhz thedesign.genbus.unpackx.i_clk
1 1
.names thedesign.genbus.dechxi.o_reset thedesign.genbus.unpackx.i_reset
1 1
.names thedesign.genbus.addidles.o_idl_stb thedesign.genbus.unpackx.i_stb
1 1
.names thedesign.genbus.addidles.o_idl_word[0] thedesign.genbus.unpackx.i_word[0]
1 1
.names thedesign.genbus.addidles.o_idl_word[1] thedesign.genbus.unpackx.i_word[1]
1 1
.names thedesign.genbus.addidles.o_idl_word[2] thedesign.genbus.unpackx.i_word[2]
1 1
.names thedesign.genbus.addidles.o_idl_word[3] thedesign.genbus.unpackx.i_word[3]
1 1
.names thedesign.genbus.addidles.o_idl_word[4] thedesign.genbus.unpackx.i_word[4]
1 1
.names thedesign.genbus.addidles.o_idl_word[5] thedesign.genbus.unpackx.i_word[5]
1 1
.names thedesign.genbus.addidles.o_idl_word[6] thedesign.genbus.unpackx.i_word[6]
1 1
.names thedesign.genbus.addidles.o_idl_word[7] thedesign.genbus.unpackx.i_word[7]
1 1
.names thedesign.genbus.addidles.o_idl_word[8] thedesign.genbus.unpackx.i_word[8]
1 1
.names thedesign.genbus.addidles.o_idl_word[9] thedesign.genbus.unpackx.i_word[9]
1 1
.names thedesign.genbus.addidles.o_idl_word[10] thedesign.genbus.unpackx.i_word[10]
1 1
.names thedesign.genbus.addidles.o_idl_word[11] thedesign.genbus.unpackx.i_word[11]
1 1
.names thedesign.genbus.addidles.o_idl_word[12] thedesign.genbus.unpackx.i_word[12]
1 1
.names thedesign.genbus.addidles.o_idl_word[13] thedesign.genbus.unpackx.i_word[13]
1 1
.names thedesign.genbus.addidles.o_idl_word[14] thedesign.genbus.unpackx.i_word[14]
1 1
.names thedesign.genbus.addidles.o_idl_word[15] thedesign.genbus.unpackx.i_word[15]
1 1
.names thedesign.genbus.addidles.o_idl_word[16] thedesign.genbus.unpackx.i_word[16]
1 1
.names thedesign.genbus.addidles.o_idl_word[17] thedesign.genbus.unpackx.i_word[17]
1 1
.names thedesign.genbus.addidles.o_idl_word[18] thedesign.genbus.unpackx.i_word[18]
1 1
.names thedesign.genbus.addidles.o_idl_word[19] thedesign.genbus.unpackx.i_word[19]
1 1
.names thedesign.genbus.addidles.o_idl_word[20] thedesign.genbus.unpackx.i_word[20]
1 1
.names thedesign.genbus.addidles.o_idl_word[21] thedesign.genbus.unpackx.i_word[21]
1 1
.names thedesign.genbus.addidles.o_idl_word[22] thedesign.genbus.unpackx.i_word[22]
1 1
.names thedesign.genbus.addidles.o_idl_word[23] thedesign.genbus.unpackx.i_word[23]
1 1
.names thedesign.genbus.addidles.o_idl_word[24] thedesign.genbus.unpackx.i_word[24]
1 1
.names thedesign.genbus.addidles.o_idl_word[25] thedesign.genbus.unpackx.i_word[25]
1 1
.names thedesign.genbus.addidles.o_idl_word[26] thedesign.genbus.unpackx.i_word[26]
1 1
.names thedesign.genbus.addidles.o_idl_word[27] thedesign.genbus.unpackx.i_word[27]
1 1
.names thedesign.genbus.addidles.o_idl_word[28] thedesign.genbus.unpackx.i_word[28]
1 1
.names thedesign.genbus.addidles.o_idl_word[29] thedesign.genbus.unpackx.i_word[29]
1 1
.names thedesign.genbus.addidles.o_idl_word[30] thedesign.genbus.unpackx.i_word[30]
1 1
.names thedesign.genbus.addidles.o_idl_word[31] thedesign.genbus.unpackx.i_word[31]
1 1
.names thedesign.genbus.addidles.o_idl_word[32] thedesign.genbus.unpackx.i_word[32]
1 1
.names thedesign.genbus.addidles.o_idl_word[33] thedesign.genbus.unpackx.i_word[33]
1 1
.names thedesign.genbus.unpackx.o_dw_stb thedesign.genbus.unpackx.o_dw_busy
1 1
.names thedesign.genbus.dechxi.o_reset thedesign.genbus.w_reset
1 1
.names thedesign.genbus.wbexec.o_wb_cyc thedesign.genbus.wb_busy
1 1
.names clk_40mhz thedesign.genbus.wbexec.i_clk
1 1
.names thedesign.genbus.packxi.o_pck_stb thedesign.genbus.wbexec.i_cmd_stb
1 1
.names thedesign.genbus.packxi.o_pck_word[0] thedesign.genbus.wbexec.i_cmd_word[0]
1 1
.names thedesign.genbus.packxi.o_pck_word[1] thedesign.genbus.wbexec.i_cmd_word[1]
1 1
.names thedesign.genbus.packxi.o_pck_word[2] thedesign.genbus.wbexec.i_cmd_word[2]
1 1
.names thedesign.genbus.packxi.o_pck_word[3] thedesign.genbus.wbexec.i_cmd_word[3]
1 1
.names thedesign.genbus.packxi.o_pck_word[4] thedesign.genbus.wbexec.i_cmd_word[4]
1 1
.names thedesign.genbus.packxi.o_pck_word[5] thedesign.genbus.wbexec.i_cmd_word[5]
1 1
.names thedesign.genbus.packxi.o_pck_word[6] thedesign.genbus.wbexec.i_cmd_word[6]
1 1
.names thedesign.genbus.packxi.o_pck_word[7] thedesign.genbus.wbexec.i_cmd_word[7]
1 1
.names thedesign.genbus.packxi.o_pck_word[8] thedesign.genbus.wbexec.i_cmd_word[8]
1 1
.names thedesign.genbus.packxi.o_pck_word[9] thedesign.genbus.wbexec.i_cmd_word[9]
1 1
.names thedesign.genbus.packxi.o_pck_word[10] thedesign.genbus.wbexec.i_cmd_word[10]
1 1
.names thedesign.genbus.packxi.o_pck_word[11] thedesign.genbus.wbexec.i_cmd_word[11]
1 1
.names thedesign.genbus.packxi.o_pck_word[12] thedesign.genbus.wbexec.i_cmd_word[12]
1 1
.names thedesign.genbus.packxi.o_pck_word[13] thedesign.genbus.wbexec.i_cmd_word[13]
1 1
.names thedesign.genbus.packxi.o_pck_word[14] thedesign.genbus.wbexec.i_cmd_word[14]
1 1
.names thedesign.genbus.packxi.o_pck_word[15] thedesign.genbus.wbexec.i_cmd_word[15]
1 1
.names thedesign.genbus.dechxi.o_reset thedesign.genbus.wbexec.i_reset
1 1
.names thedesign.hb_ack thedesign.genbus.wbexec.i_wb_ack
1 1
.names thedesign.hb_idata[0] thedesign.genbus.wbexec.i_wb_data[0]
1 1
.names thedesign.hb_idata[1] thedesign.genbus.wbexec.i_wb_data[1]
1 1
.names thedesign.hb_idata[2] thedesign.genbus.wbexec.i_wb_data[2]
1 1
.names thedesign.hb_idata[3] thedesign.genbus.wbexec.i_wb_data[3]
1 1
.names thedesign.hb_idata[4] thedesign.genbus.wbexec.i_wb_data[4]
1 1
.names thedesign.hb_idata[5] thedesign.genbus.wbexec.i_wb_data[5]
1 1
.names thedesign.hb_idata[6] thedesign.genbus.wbexec.i_wb_data[6]
1 1
.names thedesign.hb_idata[7] thedesign.genbus.wbexec.i_wb_data[7]
1 1
.names thedesign.hb_idata[8] thedesign.genbus.wbexec.i_wb_data[8]
1 1
.names thedesign.hb_idata[9] thedesign.genbus.wbexec.i_wb_data[9]
1 1
.names thedesign.hb_idata[10] thedesign.genbus.wbexec.i_wb_data[10]
1 1
.names thedesign.hb_idata[11] thedesign.genbus.wbexec.i_wb_data[11]
1 1
.names thedesign.hb_idata[12] thedesign.genbus.wbexec.i_wb_data[12]
1 1
.names thedesign.hb_idata[13] thedesign.genbus.wbexec.i_wb_data[13]
1 1
.names thedesign.hb_idata[14] thedesign.genbus.wbexec.i_wb_data[14]
1 1
.names thedesign.hb_idata[15] thedesign.genbus.wbexec.i_wb_data[15]
1 1
.names thedesign.hb_idata[16] thedesign.genbus.wbexec.i_wb_data[16]
1 1
.names thedesign.hb_idata[17] thedesign.genbus.wbexec.i_wb_data[17]
1 1
.names thedesign.hb_idata[18] thedesign.genbus.wbexec.i_wb_data[18]
1 1
.names thedesign.hb_idata[19] thedesign.genbus.wbexec.i_wb_data[19]
1 1
.names thedesign.hb_idata[20] thedesign.genbus.wbexec.i_wb_data[20]
1 1
.names thedesign.hb_idata[21] thedesign.genbus.wbexec.i_wb_data[21]
1 1
.names thedesign.hb_idata[22] thedesign.genbus.wbexec.i_wb_data[22]
1 1
.names thedesign.hb_idata[23] thedesign.genbus.wbexec.i_wb_data[23]
1 1
.names thedesign.hb_idata[24] thedesign.genbus.wbexec.i_wb_data[24]
1 1
.names thedesign.hb_idata[25] thedesign.genbus.wbexec.i_wb_data[25]
1 1
.names thedesign.hb_idata[26] thedesign.genbus.wbexec.i_wb_data[26]
1 1
.names thedesign.hb_idata[27] thedesign.genbus.wbexec.i_wb_data[27]
1 1
.names thedesign.hb_idata[28] thedesign.genbus.wbexec.i_wb_data[28]
1 1
.names thedesign.hb_idata[29] thedesign.genbus.wbexec.i_wb_data[29]
1 1
.names thedesign.hb_idata[30] thedesign.genbus.wbexec.i_wb_data[30]
1 1
.names thedesign.hb_idata[31] thedesign.genbus.wbexec.i_wb_data[31]
1 1
.names thedesign.genbus.wbexec.o_wb_cyc thedesign.genbus.wbexec.o_cmd_busy
1 1
.names thedesign.genbus.addints.i_word[32] thedesign.genbus.wbexec.o_rsp_word[32]
1 1
.names thedesign.genbus.addints.i_word[33] thedesign.genbus.wbexec.o_rsp_word[33]
1 1
.names thedesign.swic.dbg_addr thedesign.genbus.wbexec.o_wb_addr[0]
1 1
.names thedesign.zip_dbg_sel thedesign.genbus.wbexec.o_wb_addr[23]
1 1
.names $true thedesign.genbus.wbexec.o_wb_sel[0]
1 1
.names $true thedesign.genbus.wbexec.o_wb_sel[1]
1 1
.names $true thedesign.genbus.wbexec.o_wb_sel[2]
1 1
.names $true thedesign.genbus.wbexec.o_wb_sel[3]
1 1
.names o_ledr thedesign.gpio_data[0]
1 1
.names thedesign.gpioi.o_gpio[1] thedesign.gpio_data[1]
1 1
.names thedesign.gpioi.o_gpio[2] thedesign.gpio_data[2]
1 1
.names thedesign.gpioi.o_gpio[3] thedesign.gpio_data[3]
1 1
.names thedesign.gpioi.o_gpio[4] thedesign.gpio_data[4]
1 1
.names thedesign.gpioi.o_gpio[5] thedesign.gpio_data[5]
1 1
.names thedesign.gpioi.o_gpio[6] thedesign.gpio_data[6]
1 1
.names thedesign.gpioi.o_gpio[7] thedesign.gpio_data[7]
1 1
.names thedesign.gpioi.o_gpio[8] thedesign.gpio_data[8]
1 1
.names thedesign.gpioi.o_gpio[9] thedesign.gpio_data[9]
1 1
.names thedesign.gpioi.o_gpio[10] thedesign.gpio_data[10]
1 1
.names $false thedesign.gpio_data[11]
1 1
.names $false thedesign.gpio_data[12]
1 1
.names $false thedesign.gpio_data[13]
1 1
.names $false thedesign.gpio_data[14]
1 1
.names $false thedesign.gpio_data[15]
1 1
.names thedesign.gpioi.r_gpio[0] thedesign.gpio_data[16]
1 1
.names thedesign.gpioi.r_gpio[1] thedesign.gpio_data[17]
1 1
.names thedesign.gpioi.o_int thedesign.gpio_int
1 1
.names thedesign.gpioi.r_gpio[0] thedesign.gpioi.hi_bits[0]
1 1
.names thedesign.gpioi.r_gpio[1] thedesign.gpioi.hi_bits[1]
1 1
.names $false thedesign.gpioi.hi_bits[2]
1 1
.names $false thedesign.gpioi.hi_bits[3]
1 1
.names $false thedesign.gpioi.hi_bits[4]
1 1
.names $false thedesign.gpioi.hi_bits[5]
1 1
.names $false thedesign.gpioi.hi_bits[6]
1 1
.names $false thedesign.gpioi.hi_bits[7]
1 1
.names $false thedesign.gpioi.hi_bits[8]
1 1
.names $false thedesign.gpioi.hi_bits[9]
1 1
.names $false thedesign.gpioi.hi_bits[10]
1 1
.names $false thedesign.gpioi.hi_bits[11]
1 1
.names $false thedesign.gpioi.hi_bits[12]
1 1
.names $false thedesign.gpioi.hi_bits[13]
1 1
.names $false thedesign.gpioi.hi_bits[14]
1 1
.names $false thedesign.gpioi.hi_bits[15]
1 1
.names clk_40mhz thedesign.gpioi.i_clk
1 1
.names i_btn[0] thedesign.gpioi.i_gpio[0]
1 1
.names i_btn[1] thedesign.gpioi.i_gpio[1]
1 1
.names $true thedesign.gpioi.i_wb_cyc
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.gpioi.i_wb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.gpioi.i_wb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.gpioi.i_wb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.gpioi.i_wb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.gpioi.i_wb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.gpioi.i_wb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.gpioi.i_wb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.gpioi.i_wb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.gpioi.i_wb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.gpioi.i_wb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.gpioi.i_wb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.gpioi.i_wb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.gpioi.i_wb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.gpioi.i_wb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.gpioi.i_wb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.gpioi.i_wb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.gpioi.i_wb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.gpioi.i_wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.gpioi.i_wb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.gpioi.i_wb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.gpioi.i_wb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.gpioi.i_wb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.gpioi.i_wb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.gpioi.i_wb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.gpioi.i_wb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.gpioi.i_wb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.gpioi.i_wb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.gpioi.i_wb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.gpioi.i_wb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.gpioi.i_wb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.gpioi.i_wb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.gpioi.i_wb_data[31]
1 1
.names $true thedesign.gpioi.i_wb_we
1 1
.names o_ledr thedesign.gpioi.low_bits[0]
1 1
.names thedesign.gpioi.o_gpio[1] thedesign.gpioi.low_bits[1]
1 1
.names thedesign.gpioi.o_gpio[2] thedesign.gpioi.low_bits[2]
1 1
.names thedesign.gpioi.o_gpio[3] thedesign.gpioi.low_bits[3]
1 1
.names thedesign.gpioi.o_gpio[4] thedesign.gpioi.low_bits[4]
1 1
.names thedesign.gpioi.o_gpio[5] thedesign.gpioi.low_bits[5]
1 1
.names thedesign.gpioi.o_gpio[6] thedesign.gpioi.low_bits[6]
1 1
.names thedesign.gpioi.o_gpio[7] thedesign.gpioi.low_bits[7]
1 1
.names thedesign.gpioi.o_gpio[8] thedesign.gpioi.low_bits[8]
1 1
.names thedesign.gpioi.o_gpio[9] thedesign.gpioi.low_bits[9]
1 1
.names thedesign.gpioi.o_gpio[10] thedesign.gpioi.low_bits[10]
1 1
.names $false thedesign.gpioi.low_bits[11]
1 1
.names $false thedesign.gpioi.low_bits[12]
1 1
.names $false thedesign.gpioi.low_bits[13]
1 1
.names $false thedesign.gpioi.low_bits[14]
1 1
.names $false thedesign.gpioi.low_bits[15]
1 1
.names o_ledr thedesign.gpioi.o_gpio[0]
1 1
.names o_ledr thedesign.gpioi.o_wb_data[0]
1 1
.names thedesign.gpioi.o_gpio[1] thedesign.gpioi.o_wb_data[1]
1 1
.names thedesign.gpioi.o_gpio[2] thedesign.gpioi.o_wb_data[2]
1 1
.names thedesign.gpioi.o_gpio[3] thedesign.gpioi.o_wb_data[3]
1 1
.names thedesign.gpioi.o_gpio[4] thedesign.gpioi.o_wb_data[4]
1 1
.names thedesign.gpioi.o_gpio[5] thedesign.gpioi.o_wb_data[5]
1 1
.names thedesign.gpioi.o_gpio[6] thedesign.gpioi.o_wb_data[6]
1 1
.names thedesign.gpioi.o_gpio[7] thedesign.gpioi.o_wb_data[7]
1 1
.names thedesign.gpioi.o_gpio[8] thedesign.gpioi.o_wb_data[8]
1 1
.names thedesign.gpioi.o_gpio[9] thedesign.gpioi.o_wb_data[9]
1 1
.names thedesign.gpioi.o_gpio[10] thedesign.gpioi.o_wb_data[10]
1 1
.names $false thedesign.gpioi.o_wb_data[11]
1 1
.names $false thedesign.gpioi.o_wb_data[12]
1 1
.names $false thedesign.gpioi.o_wb_data[13]
1 1
.names $false thedesign.gpioi.o_wb_data[14]
1 1
.names $false thedesign.gpioi.o_wb_data[15]
1 1
.names thedesign.gpioi.r_gpio[0] thedesign.gpioi.o_wb_data[16]
1 1
.names thedesign.gpioi.r_gpio[1] thedesign.gpioi.o_wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.gpioi.unused[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.gpioi.unused[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.gpioi.unused[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.gpioi.unused[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.gpioi.unused[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.gpioi.unused[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.gpioi.unused[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.gpioi.unused[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.gpioi.unused[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.gpioi.unused[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.gpioi.unused[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.gpioi.unused[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.gpioi.unused[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.gpioi.unused[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.gpioi.unused[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.gpioi.unused[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.gpioi.unused[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.gpioi.unused[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.gpioi.unused[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.gpioi.unused[19]
1 1
.names thedesign.swic.dbg_addr thedesign.hb_addr[0]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[1] thedesign.hb_addr[1]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[2] thedesign.hb_addr[2]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[3] thedesign.hb_addr[3]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[4] thedesign.hb_addr[4]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[5] thedesign.hb_addr[5]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[6] thedesign.hb_addr[6]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[7] thedesign.hb_addr[7]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[8] thedesign.hb_addr[8]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[9] thedesign.hb_addr[9]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[10] thedesign.hb_addr[10]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[11] thedesign.hb_addr[11]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[12] thedesign.hb_addr[12]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[13] thedesign.hb_addr[13]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[14] thedesign.hb_addr[14]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[15] thedesign.hb_addr[15]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[16] thedesign.hb_addr[16]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[17] thedesign.hb_addr[17]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[18] thedesign.hb_addr[18]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[19] thedesign.hb_addr[19]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[20] thedesign.hb_addr[20]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[21] thedesign.hb_addr[21]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[22] thedesign.hb_addr[22]
1 1
.names thedesign.zip_dbg_sel thedesign.hb_addr[23]
1 1
.names thedesign.genbus.wbexec.o_wb_cyc thedesign.hb_cyc
1 1
.names thedesign.genbus.wbexec.o_wb_data[0] thedesign.hb_data[0]
1 1
.names thedesign.genbus.wbexec.o_wb_data[1] thedesign.hb_data[1]
1 1
.names thedesign.genbus.wbexec.o_wb_data[2] thedesign.hb_data[2]
1 1
.names thedesign.genbus.wbexec.o_wb_data[3] thedesign.hb_data[3]
1 1
.names thedesign.genbus.wbexec.o_wb_data[4] thedesign.hb_data[4]
1 1
.names thedesign.genbus.wbexec.o_wb_data[5] thedesign.hb_data[5]
1 1
.names thedesign.genbus.wbexec.o_wb_data[6] thedesign.hb_data[6]
1 1
.names thedesign.genbus.wbexec.o_wb_data[7] thedesign.hb_data[7]
1 1
.names thedesign.genbus.wbexec.o_wb_data[8] thedesign.hb_data[8]
1 1
.names thedesign.genbus.wbexec.o_wb_data[9] thedesign.hb_data[9]
1 1
.names thedesign.genbus.wbexec.o_wb_data[10] thedesign.hb_data[10]
1 1
.names thedesign.genbus.wbexec.o_wb_data[11] thedesign.hb_data[11]
1 1
.names thedesign.genbus.wbexec.o_wb_data[12] thedesign.hb_data[12]
1 1
.names thedesign.genbus.wbexec.o_wb_data[13] thedesign.hb_data[13]
1 1
.names thedesign.genbus.wbexec.o_wb_data[14] thedesign.hb_data[14]
1 1
.names thedesign.genbus.wbexec.o_wb_data[15] thedesign.hb_data[15]
1 1
.names thedesign.genbus.wbexec.o_wb_data[16] thedesign.hb_data[16]
1 1
.names thedesign.genbus.wbexec.o_wb_data[17] thedesign.hb_data[17]
1 1
.names thedesign.genbus.wbexec.o_wb_data[18] thedesign.hb_data[18]
1 1
.names thedesign.genbus.wbexec.o_wb_data[19] thedesign.hb_data[19]
1 1
.names thedesign.genbus.wbexec.o_wb_data[20] thedesign.hb_data[20]
1 1
.names thedesign.genbus.wbexec.o_wb_data[21] thedesign.hb_data[21]
1 1
.names thedesign.genbus.wbexec.o_wb_data[22] thedesign.hb_data[22]
1 1
.names thedesign.genbus.wbexec.o_wb_data[23] thedesign.hb_data[23]
1 1
.names thedesign.genbus.wbexec.o_wb_data[24] thedesign.hb_data[24]
1 1
.names thedesign.genbus.wbexec.o_wb_data[25] thedesign.hb_data[25]
1 1
.names thedesign.genbus.wbexec.o_wb_data[26] thedesign.hb_data[26]
1 1
.names thedesign.genbus.wbexec.o_wb_data[27] thedesign.hb_data[27]
1 1
.names thedesign.genbus.wbexec.o_wb_data[28] thedesign.hb_data[28]
1 1
.names thedesign.genbus.wbexec.o_wb_data[29] thedesign.hb_data[29]
1 1
.names thedesign.genbus.wbexec.o_wb_data[30] thedesign.hb_data[30]
1 1
.names thedesign.genbus.wbexec.o_wb_data[31] thedesign.hb_data[31]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[0] thedesign.hb_dwb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[1] thedesign.hb_dwb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[2] thedesign.hb_dwb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[3] thedesign.hb_dwb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[4] thedesign.hb_dwb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[5] thedesign.hb_dwb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[6] thedesign.hb_dwb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[7] thedesign.hb_dwb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[8] thedesign.hb_dwb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[9] thedesign.hb_dwb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[10] thedesign.hb_dwb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[11] thedesign.hb_dwb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[12] thedesign.hb_dwb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[13] thedesign.hb_dwb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[14] thedesign.hb_dwb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[15] thedesign.hb_dwb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[16] thedesign.hb_dwb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[17] thedesign.hb_dwb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[18] thedesign.hb_dwb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[19] thedesign.hb_dwb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[20] thedesign.hb_dwb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[21] thedesign.hb_dwb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[22] thedesign.hb_dwb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[23] thedesign.hb_dwb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[24] thedesign.hb_dwb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[25] thedesign.hb_dwb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[26] thedesign.hb_dwb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[27] thedesign.hb_dwb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[28] thedesign.hb_dwb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[29] thedesign.hb_dwb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[30] thedesign.hb_dwb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[31] thedesign.hb_dwb_data[31]
1 1
.names thedesign.hb_dwbi_delay.o_wb_ack thedesign.hb_dwbi_ack
1 1
.names clk_40mhz thedesign.hb_dwbi_delay.i_clk
1 1
.names thedesign.wb_ack thedesign.hb_dwbi_delay.i_dly_ack
1 1
.names thedesign.wb_idata[0] thedesign.hb_dwbi_delay.i_dly_data[0]
1 1
.names thedesign.wb_idata[1] thedesign.hb_dwbi_delay.i_dly_data[1]
1 1
.names thedesign.wb_idata[2] thedesign.hb_dwbi_delay.i_dly_data[2]
1 1
.names thedesign.wb_idata[3] thedesign.hb_dwbi_delay.i_dly_data[3]
1 1
.names thedesign.wb_idata[4] thedesign.hb_dwbi_delay.i_dly_data[4]
1 1
.names thedesign.wb_idata[5] thedesign.hb_dwbi_delay.i_dly_data[5]
1 1
.names thedesign.wb_idata[6] thedesign.hb_dwbi_delay.i_dly_data[6]
1 1
.names thedesign.wb_idata[7] thedesign.hb_dwbi_delay.i_dly_data[7]
1 1
.names thedesign.wb_idata[8] thedesign.hb_dwbi_delay.i_dly_data[8]
1 1
.names thedesign.wb_idata[9] thedesign.hb_dwbi_delay.i_dly_data[9]
1 1
.names thedesign.wb_idata[10] thedesign.hb_dwbi_delay.i_dly_data[10]
1 1
.names thedesign.wb_idata[11] thedesign.hb_dwbi_delay.i_dly_data[11]
1 1
.names thedesign.wb_idata[12] thedesign.hb_dwbi_delay.i_dly_data[12]
1 1
.names thedesign.wb_idata[13] thedesign.hb_dwbi_delay.i_dly_data[13]
1 1
.names thedesign.wb_idata[14] thedesign.hb_dwbi_delay.i_dly_data[14]
1 1
.names thedesign.wb_idata[15] thedesign.hb_dwbi_delay.i_dly_data[15]
1 1
.names thedesign.wb_idata[16] thedesign.hb_dwbi_delay.i_dly_data[16]
1 1
.names thedesign.wb_idata[17] thedesign.hb_dwbi_delay.i_dly_data[17]
1 1
.names thedesign.wb_idata[18] thedesign.hb_dwbi_delay.i_dly_data[18]
1 1
.names thedesign.wb_idata[19] thedesign.hb_dwbi_delay.i_dly_data[19]
1 1
.names thedesign.wb_idata[20] thedesign.hb_dwbi_delay.i_dly_data[20]
1 1
.names thedesign.wb_idata[21] thedesign.hb_dwbi_delay.i_dly_data[21]
1 1
.names thedesign.wb_idata[22] thedesign.hb_dwbi_delay.i_dly_data[22]
1 1
.names thedesign.wb_idata[23] thedesign.hb_dwbi_delay.i_dly_data[23]
1 1
.names thedesign.wb_idata[24] thedesign.hb_dwbi_delay.i_dly_data[24]
1 1
.names thedesign.wb_idata[25] thedesign.hb_dwbi_delay.i_dly_data[25]
1 1
.names thedesign.wb_idata[26] thedesign.hb_dwbi_delay.i_dly_data[26]
1 1
.names thedesign.wb_idata[27] thedesign.hb_dwbi_delay.i_dly_data[27]
1 1
.names thedesign.wb_idata[28] thedesign.hb_dwbi_delay.i_dly_data[28]
1 1
.names thedesign.wb_idata[29] thedesign.hb_dwbi_delay.i_dly_data[29]
1 1
.names thedesign.wb_idata[30] thedesign.hb_dwbi_delay.i_dly_data[30]
1 1
.names thedesign.wb_idata[31] thedesign.hb_dwbi_delay.i_dly_data[31]
1 1
.names $false thedesign.hb_dwbi_delay.i_reset
1 1
.names thedesign.sdramscopei.i_wb_addr thedesign.hb_dwbi_delay.o_dly_addr[0]
1 1
.names thedesign.sdram_sel thedesign.hb_dwbi_delay.o_dly_addr[22]
1 1
.names thedesign.hb_dwbi_delay.r_stb thedesign.hb_dwbi_delay.o_wb_stall
1 1
.names thedesign.hb_dwbi_delay.o_wb_err thedesign.hb_dwbi_err
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[0] thedesign.hb_dwbi_idata[0]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[1] thedesign.hb_dwbi_idata[1]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[2] thedesign.hb_dwbi_idata[2]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[3] thedesign.hb_dwbi_idata[3]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[4] thedesign.hb_dwbi_idata[4]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[5] thedesign.hb_dwbi_idata[5]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[6] thedesign.hb_dwbi_idata[6]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[7] thedesign.hb_dwbi_idata[7]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[8] thedesign.hb_dwbi_idata[8]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[9] thedesign.hb_dwbi_idata[9]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[10] thedesign.hb_dwbi_idata[10]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[11] thedesign.hb_dwbi_idata[11]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[12] thedesign.hb_dwbi_idata[12]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[13] thedesign.hb_dwbi_idata[13]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[14] thedesign.hb_dwbi_idata[14]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[15] thedesign.hb_dwbi_idata[15]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[16] thedesign.hb_dwbi_idata[16]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[17] thedesign.hb_dwbi_idata[17]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[18] thedesign.hb_dwbi_idata[18]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[19] thedesign.hb_dwbi_idata[19]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[20] thedesign.hb_dwbi_idata[20]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[21] thedesign.hb_dwbi_idata[21]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[22] thedesign.hb_dwbi_idata[22]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[23] thedesign.hb_dwbi_idata[23]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[24] thedesign.hb_dwbi_idata[24]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[25] thedesign.hb_dwbi_idata[25]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[26] thedesign.hb_dwbi_idata[26]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[27] thedesign.hb_dwbi_idata[27]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[28] thedesign.hb_dwbi_idata[28]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[29] thedesign.hb_dwbi_idata[29]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[30] thedesign.hb_dwbi_idata[30]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[31] thedesign.hb_dwbi_idata[31]
1 1
.names thedesign.hb_dwbi_delay.r_stb thedesign.hb_dwbi_stall
1 1
.names $false thedesign.hb_none_sel
1 1
.names $true thedesign.hb_sel[0]
1 1
.names $true thedesign.hb_sel[1]
1 1
.names $true thedesign.hb_sel[2]
1 1
.names $true thedesign.hb_sel[3]
1 1
.names thedesign.genbus.wbexec.o_wb_stb thedesign.hb_stb
1 1
.names thedesign.swic.dbg_addr thedesign.hb_tmp_addr[0]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[1] thedesign.hb_tmp_addr[1]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[2] thedesign.hb_tmp_addr[2]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[3] thedesign.hb_tmp_addr[3]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[4] thedesign.hb_tmp_addr[4]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[5] thedesign.hb_tmp_addr[5]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[6] thedesign.hb_tmp_addr[6]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[7] thedesign.hb_tmp_addr[7]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[8] thedesign.hb_tmp_addr[8]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[9] thedesign.hb_tmp_addr[9]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[10] thedesign.hb_tmp_addr[10]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[11] thedesign.hb_tmp_addr[11]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[12] thedesign.hb_tmp_addr[12]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[13] thedesign.hb_tmp_addr[13]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[14] thedesign.hb_tmp_addr[14]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[15] thedesign.hb_tmp_addr[15]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[16] thedesign.hb_tmp_addr[16]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[17] thedesign.hb_tmp_addr[17]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[18] thedesign.hb_tmp_addr[18]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[19] thedesign.hb_tmp_addr[19]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[20] thedesign.hb_tmp_addr[20]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[21] thedesign.hb_tmp_addr[21]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[22] thedesign.hb_tmp_addr[22]
1 1
.names thedesign.zip_dbg_sel thedesign.hb_tmp_addr[23]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[24] thedesign.hb_tmp_addr[24]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[25] thedesign.hb_tmp_addr[25]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[26] thedesign.hb_tmp_addr[26]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[27] thedesign.hb_tmp_addr[27]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[28] thedesign.hb_tmp_addr[28]
1 1
.names thedesign.genbus.wbexec.o_wb_addr[29] thedesign.hb_tmp_addr[29]
1 1
.names thedesign.genbus.wbexec.o_wb_we thedesign.hb_we
1 1
.names thedesign.hbi_pp.ck_pp_dir thedesign.hbi_pp.ck_rd_dir
1 1
.names clk_40mhz thedesign.hbi_pp.i_clk
1 1
.names i_pp_clk thedesign.hbi_pp.i_pp_clk
1 1
.names hbi_io.o_data[0] thedesign.hbi_pp.i_pp_data[0]
1 1
.names hbi_io.o_data[1] thedesign.hbi_pp.i_pp_data[1]
1 1
.names hbi_io.o_data[2] thedesign.hbi_pp.i_pp_data[2]
1 1
.names hbi_io.o_data[3] thedesign.hbi_pp.i_pp_data[3]
1 1
.names hbi_io.o_data[4] thedesign.hbi_pp.i_pp_data[4]
1 1
.names hbi_io.o_data[5] thedesign.hbi_pp.i_pp_data[5]
1 1
.names hbi_io.o_data[6] thedesign.hbi_pp.i_pp_data[6]
1 1
.names hbi_io.o_data[7] thedesign.hbi_pp.i_pp_data[7]
1 1
.names i_pp_dir thedesign.hbi_pp.i_pp_dir
1 1
.names thedesign.genbus.ps_data[0] thedesign.hbi_pp.i_tx_data[0]
1 1
.names thedesign.genbus.ps_data[1] thedesign.hbi_pp.i_tx_data[1]
1 1
.names thedesign.genbus.ps_data[2] thedesign.hbi_pp.i_tx_data[2]
1 1
.names thedesign.genbus.ps_data[3] thedesign.hbi_pp.i_tx_data[3]
1 1
.names thedesign.genbus.ps_data[4] thedesign.hbi_pp.i_tx_data[4]
1 1
.names thedesign.genbus.ps_data[5] thedesign.hbi_pp.i_tx_data[5]
1 1
.names thedesign.genbus.ps_data[6] thedesign.hbi_pp.i_tx_data[6]
1 1
.names thedesign.genbus.ps_data[7] thedesign.hbi_pp.i_tx_data[7]
1 1
.names thedesign.genbus.ps_full thedesign.hbi_pp.i_tx_wr
1 1
.names thedesign.hbi_pp.r_dbg thedesign.hbi_pp.o_dbg
1 1
.names thedesign.genbus.dechxi.unused thedesign.hbi_pp.o_rx_data[7]
1 1
.names thedesign.hbi_pp.stb_pp_dir thedesign.hbi_pp.stb_rd_dir
1 1
.names clk_40mhz thedesign.i_clk
1 1
.names i_btn[0] thedesign.i_gpio[0]
1 1
.names i_btn[1] thedesign.i_gpio[1]
1 1
.names i_pp_clk thedesign.i_pp_clk
1 1
.names hbi_io.o_data[0] thedesign.i_pp_data[0]
1 1
.names hbi_io.o_data[1] thedesign.i_pp_data[1]
1 1
.names hbi_io.o_data[2] thedesign.i_pp_data[2]
1 1
.names hbi_io.o_data[3] thedesign.i_pp_data[3]
1 1
.names hbi_io.o_data[4] thedesign.i_pp_data[4]
1 1
.names hbi_io.o_data[5] thedesign.i_pp_data[5]
1 1
.names hbi_io.o_data[6] thedesign.i_pp_data[6]
1 1
.names hbi_io.o_data[7] thedesign.i_pp_data[7]
1 1
.names i_pp_dir thedesign.i_pp_dir
1 1
.names r_ram_data[0] thedesign.i_ram_data[0]
1 1
.names r_ram_data[1] thedesign.i_ram_data[1]
1 1
.names r_ram_data[2] thedesign.i_ram_data[2]
1 1
.names r_ram_data[3] thedesign.i_ram_data[3]
1 1
.names r_ram_data[4] thedesign.i_ram_data[4]
1 1
.names r_ram_data[5] thedesign.i_ram_data[5]
1 1
.names r_ram_data[6] thedesign.i_ram_data[6]
1 1
.names r_ram_data[7] thedesign.i_ram_data[7]
1 1
.names r_ram_data[8] thedesign.i_ram_data[8]
1 1
.names r_ram_data[9] thedesign.i_ram_data[9]
1 1
.names r_ram_data[10] thedesign.i_ram_data[10]
1 1
.names r_ram_data[11] thedesign.i_ram_data[11]
1 1
.names r_ram_data[12] thedesign.i_ram_data[12]
1 1
.names r_ram_data[13] thedesign.i_ram_data[13]
1 1
.names r_ram_data[14] thedesign.i_ram_data[14]
1 1
.names r_ram_data[15] thedesign.i_ram_data[15]
1 1
.names $false thedesign.i_reset
1 1
.names $undef thedesign.o_debug[0]
1 1
.names $undef thedesign.o_debug[1]
1 1
.names $undef thedesign.o_debug[2]
1 1
.names $undef thedesign.o_debug[3]
1 1
.names $undef thedesign.o_debug[4]
1 1
.names $undef thedesign.o_debug[5]
1 1
.names $undef thedesign.o_debug[6]
1 1
.names $undef thedesign.o_debug[7]
1 1
.names thedesign.sdrami.o_ram_addr[0] thedesign.o_debug[8]
1 1
.names thedesign.sdrami.o_ram_addr[1] thedesign.o_debug[9]
1 1
.names thedesign.sdrami.o_ram_addr[2] thedesign.o_debug[10]
1 1
.names thedesign.sdrami.o_ram_addr[3] thedesign.o_debug[11]
1 1
.names thedesign.sdrami.o_ram_addr[4] thedesign.o_debug[12]
1 1
.names thedesign.sdrami.o_ram_addr[5] thedesign.o_debug[13]
1 1
.names thedesign.sdrami.o_ram_addr[6] thedesign.o_debug[14]
1 1
.names thedesign.sdrami.o_ram_addr[7] thedesign.o_debug[15]
1 1
.names thedesign.sdrami.o_ram_addr[8] thedesign.o_debug[16]
1 1
.names thedesign.sdrami.o_ram_addr[9] thedesign.o_debug[17]
1 1
.names $undef thedesign.o_debug[18]
1 1
.names thedesign.sdrami.r_pending thedesign.o_debug[19]
1 1
.names thedesign.sdrami.o_ram_dmod thedesign.o_debug[20]
1 1
.names thedesign.sdrami.o_ram_bs[0] thedesign.o_debug[21]
1 1
.names thedesign.sdrami.o_ram_bs[1] thedesign.o_debug[22]
1 1
.names thedesign.sdrami.o_ram_we_n thedesign.o_debug[23]
1 1
.names thedesign.sdrami.o_ram_cas_n thedesign.o_debug[24]
1 1
.names thedesign.sdrami.o_ram_ras_n thedesign.o_debug[25]
1 1
.names thedesign.sdrami.o_ram_cs_n thedesign.o_debug[26]
1 1
.names thedesign.sdrami.o_wb_stall thedesign.o_debug[27]
1 1
.names thedesign.sdram_ack thedesign.o_debug[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_we thedesign.o_debug[29]
1 1
.names thedesign.sdrami.i_wb_stb thedesign.o_debug[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.o_debug[31]
1 1
.names o_ledr thedesign.o_gpio[0]
1 1
.names thedesign.gpioi.o_gpio[1] thedesign.o_gpio[1]
1 1
.names thedesign.gpioi.o_gpio[2] thedesign.o_gpio[2]
1 1
.names thedesign.gpioi.o_gpio[3] thedesign.o_gpio[3]
1 1
.names thedesign.gpioi.o_gpio[4] thedesign.o_gpio[4]
1 1
.names thedesign.gpioi.o_gpio[5] thedesign.o_gpio[5]
1 1
.names thedesign.gpioi.o_gpio[6] thedesign.o_gpio[6]
1 1
.names thedesign.gpioi.o_gpio[7] thedesign.o_gpio[7]
1 1
.names thedesign.gpioi.o_gpio[8] thedesign.o_gpio[8]
1 1
.names thedesign.gpioi.o_gpio[9] thedesign.o_gpio[9]
1 1
.names thedesign.gpioi.o_gpio[10] thedesign.o_gpio[10]
1 1
.names thedesign.hbi_pp.o_pp_clkfb thedesign.o_pp_clkfb
1 1
.names thedesign.hbi_pp.o_pp_data[0] thedesign.o_pp_data[0]
1 1
.names thedesign.hbi_pp.o_pp_data[1] thedesign.o_pp_data[1]
1 1
.names thedesign.hbi_pp.o_pp_data[2] thedesign.o_pp_data[2]
1 1
.names thedesign.hbi_pp.o_pp_data[3] thedesign.o_pp_data[3]
1 1
.names thedesign.hbi_pp.o_pp_data[4] thedesign.o_pp_data[4]
1 1
.names thedesign.hbi_pp.o_pp_data[5] thedesign.o_pp_data[5]
1 1
.names thedesign.hbi_pp.o_pp_data[6] thedesign.o_pp_data[6]
1 1
.names thedesign.hbi_pp.o_pp_data[7] thedesign.o_pp_data[7]
1 1
.names thedesign.hbi_pp.r_dbg thedesign.o_pp_dbg
1 1
.names thedesign.sdrami.o_ram_addr[0] thedesign.o_ram_addr[0]
1 1
.names thedesign.sdrami.o_ram_addr[1] thedesign.o_ram_addr[1]
1 1
.names thedesign.sdrami.o_ram_addr[2] thedesign.o_ram_addr[2]
1 1
.names thedesign.sdrami.o_ram_addr[3] thedesign.o_ram_addr[3]
1 1
.names thedesign.sdrami.o_ram_addr[4] thedesign.o_ram_addr[4]
1 1
.names thedesign.sdrami.o_ram_addr[5] thedesign.o_ram_addr[5]
1 1
.names thedesign.sdrami.o_ram_addr[6] thedesign.o_ram_addr[6]
1 1
.names thedesign.sdrami.o_ram_addr[7] thedesign.o_ram_addr[7]
1 1
.names thedesign.sdrami.o_ram_addr[8] thedesign.o_ram_addr[8]
1 1
.names thedesign.sdrami.o_ram_addr[9] thedesign.o_ram_addr[9]
1 1
.names thedesign.sdrami.o_ram_addr[10] thedesign.o_ram_addr[10]
1 1
.names thedesign.sdrami.o_ram_addr[11] thedesign.o_ram_addr[11]
1 1
.names thedesign.sdrami.o_ram_addr[12] thedesign.o_ram_addr[12]
1 1
.names thedesign.sdrami.o_ram_bs[0] thedesign.o_ram_bs[0]
1 1
.names thedesign.sdrami.o_ram_bs[1] thedesign.o_ram_bs[1]
1 1
.names thedesign.sdrami.o_ram_cas_n thedesign.o_ram_cas_n
1 1
.names $true thedesign.o_ram_cke
1 1
.names thedesign.sdrami.o_ram_cs_n thedesign.o_ram_cs_n
1 1
.names thedesign.sdrami.o_ram_data[0] thedesign.o_ram_data[0]
1 1
.names thedesign.sdrami.o_ram_data[1] thedesign.o_ram_data[1]
1 1
.names thedesign.sdrami.o_ram_data[2] thedesign.o_ram_data[2]
1 1
.names thedesign.sdrami.o_ram_data[3] thedesign.o_ram_data[3]
1 1
.names thedesign.sdrami.o_ram_data[4] thedesign.o_ram_data[4]
1 1
.names thedesign.sdrami.o_ram_data[5] thedesign.o_ram_data[5]
1 1
.names thedesign.sdrami.o_ram_data[6] thedesign.o_ram_data[6]
1 1
.names thedesign.sdrami.o_ram_data[7] thedesign.o_ram_data[7]
1 1
.names thedesign.sdrami.o_ram_data[8] thedesign.o_ram_data[8]
1 1
.names thedesign.sdrami.o_ram_data[9] thedesign.o_ram_data[9]
1 1
.names thedesign.sdrami.o_ram_data[10] thedesign.o_ram_data[10]
1 1
.names thedesign.sdrami.o_ram_data[11] thedesign.o_ram_data[11]
1 1
.names thedesign.sdrami.o_ram_data[12] thedesign.o_ram_data[12]
1 1
.names thedesign.sdrami.o_ram_data[13] thedesign.o_ram_data[13]
1 1
.names thedesign.sdrami.o_ram_data[14] thedesign.o_ram_data[14]
1 1
.names thedesign.sdrami.o_ram_data[15] thedesign.o_ram_data[15]
1 1
.names o_ram_ldqm thedesign.o_ram_dqm[0]
1 1
.names o_ram_udqm thedesign.o_ram_dqm[1]
1 1
.names thedesign.sdrami.o_ram_dmod thedesign.o_ram_drive_data
1 1
.names thedesign.sdrami.o_ram_ras_n thedesign.o_ram_ras_n
1 1
.names thedesign.sdrami.o_ram_we_n thedesign.o_ram_we_n
1 1
.names thedesign.hbi_pp.o_rx_data[0] thedesign.pp_rx_data[0]
1 1
.names thedesign.hbi_pp.o_rx_data[1] thedesign.pp_rx_data[1]
1 1
.names thedesign.hbi_pp.o_rx_data[2] thedesign.pp_rx_data[2]
1 1
.names thedesign.hbi_pp.o_rx_data[3] thedesign.pp_rx_data[3]
1 1
.names thedesign.hbi_pp.o_rx_data[4] thedesign.pp_rx_data[4]
1 1
.names thedesign.hbi_pp.o_rx_data[5] thedesign.pp_rx_data[5]
1 1
.names thedesign.hbi_pp.o_rx_data[6] thedesign.pp_rx_data[6]
1 1
.names thedesign.genbus.dechxi.unused thedesign.pp_rx_data[7]
1 1
.names thedesign.hbi_pp.o_rx_stb thedesign.pp_rx_stb
1 1
.names thedesign.hbi_pp.o_tx_busy thedesign.pp_tx_busy
1 1
.names thedesign.genbus.ps_data[0] thedesign.pp_tx_data[0]
1 1
.names thedesign.genbus.ps_data[1] thedesign.pp_tx_data[1]
1 1
.names thedesign.genbus.ps_data[2] thedesign.pp_tx_data[2]
1 1
.names thedesign.genbus.ps_data[3] thedesign.pp_tx_data[3]
1 1
.names thedesign.genbus.ps_data[4] thedesign.pp_tx_data[4]
1 1
.names thedesign.genbus.ps_data[5] thedesign.pp_tx_data[5]
1 1
.names thedesign.genbus.ps_data[6] thedesign.pp_tx_data[6]
1 1
.names thedesign.genbus.ps_data[7] thedesign.pp_tx_data[7]
1 1
.names thedesign.genbus.ps_full thedesign.pp_tx_stb
1 1
.names thedesign.r_pwrcount_data[0] thedesign.pwrcount_data[0]
1 1
.names thedesign.r_pwrcount_data[1] thedesign.pwrcount_data[1]
1 1
.names thedesign.r_pwrcount_data[2] thedesign.pwrcount_data[2]
1 1
.names thedesign.r_pwrcount_data[3] thedesign.pwrcount_data[3]
1 1
.names thedesign.r_pwrcount_data[4] thedesign.pwrcount_data[4]
1 1
.names thedesign.r_pwrcount_data[5] thedesign.pwrcount_data[5]
1 1
.names thedesign.r_pwrcount_data[6] thedesign.pwrcount_data[6]
1 1
.names thedesign.r_pwrcount_data[7] thedesign.pwrcount_data[7]
1 1
.names thedesign.r_pwrcount_data[8] thedesign.pwrcount_data[8]
1 1
.names thedesign.r_pwrcount_data[9] thedesign.pwrcount_data[9]
1 1
.names thedesign.r_pwrcount_data[10] thedesign.pwrcount_data[10]
1 1
.names thedesign.r_pwrcount_data[11] thedesign.pwrcount_data[11]
1 1
.names thedesign.r_pwrcount_data[12] thedesign.pwrcount_data[12]
1 1
.names thedesign.r_pwrcount_data[13] thedesign.pwrcount_data[13]
1 1
.names thedesign.r_pwrcount_data[14] thedesign.pwrcount_data[14]
1 1
.names thedesign.r_pwrcount_data[15] thedesign.pwrcount_data[15]
1 1
.names thedesign.r_pwrcount_data[16] thedesign.pwrcount_data[16]
1 1
.names thedesign.r_pwrcount_data[17] thedesign.pwrcount_data[17]
1 1
.names thedesign.r_pwrcount_data[18] thedesign.pwrcount_data[18]
1 1
.names thedesign.r_pwrcount_data[19] thedesign.pwrcount_data[19]
1 1
.names thedesign.r_pwrcount_data[20] thedesign.pwrcount_data[20]
1 1
.names thedesign.r_pwrcount_data[21] thedesign.pwrcount_data[21]
1 1
.names thedesign.r_pwrcount_data[22] thedesign.pwrcount_data[22]
1 1
.names thedesign.r_pwrcount_data[23] thedesign.pwrcount_data[23]
1 1
.names thedesign.r_pwrcount_data[24] thedesign.pwrcount_data[24]
1 1
.names thedesign.r_pwrcount_data[25] thedesign.pwrcount_data[25]
1 1
.names thedesign.r_pwrcount_data[26] thedesign.pwrcount_data[26]
1 1
.names thedesign.r_pwrcount_data[27] thedesign.pwrcount_data[27]
1 1
.names thedesign.r_pwrcount_data[28] thedesign.pwrcount_data[28]
1 1
.names thedesign.r_pwrcount_data[29] thedesign.pwrcount_data[29]
1 1
.names thedesign.r_pwrcount_data[30] thedesign.pwrcount_data[30]
1 1
.names thedesign.r_pwrcount_data[31] thedesign.pwrcount_data[31]
1 1
.names $undef thedesign.r_wb_bus_select[4]
1 1
.names thedesign.wb_dio_ack thedesign.r_wb_dio_ack[1]
1 1
.names $false thedesign.r_wb_dio_data[16]
1 1
.names $false thedesign.r_wb_dio_data[17]
1 1
.names $false thedesign.r_wb_dio_data[18]
1 1
.names $false thedesign.r_wb_dio_data[19]
1 1
.names $false thedesign.r_wb_dio_data[20]
1 1
.names $false thedesign.r_wb_dio_data[21]
1 1
.names $false thedesign.r_wb_dio_data[22]
1 1
.names $false thedesign.r_wb_dio_data[23]
1 1
.names $false thedesign.r_wb_dio_data[24]
1 1
.names $false thedesign.r_wb_dio_data[25]
1 1
.names $false thedesign.r_wb_dio_data[26]
1 1
.names $false thedesign.r_wb_dio_data[27]
1 1
.names $false thedesign.r_wb_dio_data[28]
1 1
.names $false thedesign.r_wb_dio_data[29]
1 1
.names $false thedesign.r_wb_dio_data[30]
1 1
.names r_ram_data[0] thedesign.sdram_data[0]
1 1
.names r_ram_data[1] thedesign.sdram_data[1]
1 1
.names r_ram_data[2] thedesign.sdram_data[2]
1 1
.names r_ram_data[3] thedesign.sdram_data[3]
1 1
.names r_ram_data[4] thedesign.sdram_data[4]
1 1
.names r_ram_data[5] thedesign.sdram_data[5]
1 1
.names r_ram_data[6] thedesign.sdram_data[6]
1 1
.names r_ram_data[7] thedesign.sdram_data[7]
1 1
.names r_ram_data[8] thedesign.sdram_data[8]
1 1
.names r_ram_data[9] thedesign.sdram_data[9]
1 1
.names r_ram_data[10] thedesign.sdram_data[10]
1 1
.names r_ram_data[11] thedesign.sdram_data[11]
1 1
.names r_ram_data[12] thedesign.sdram_data[12]
1 1
.names r_ram_data[13] thedesign.sdram_data[13]
1 1
.names r_ram_data[14] thedesign.sdram_data[14]
1 1
.names r_ram_data[15] thedesign.sdram_data[15]
1 1
.names thedesign.sdrami.last_ram_data[0] thedesign.sdram_data[16]
1 1
.names thedesign.sdrami.last_ram_data[1] thedesign.sdram_data[17]
1 1
.names thedesign.sdrami.last_ram_data[2] thedesign.sdram_data[18]
1 1
.names thedesign.sdrami.last_ram_data[3] thedesign.sdram_data[19]
1 1
.names thedesign.sdrami.last_ram_data[4] thedesign.sdram_data[20]
1 1
.names thedesign.sdrami.last_ram_data[5] thedesign.sdram_data[21]
1 1
.names thedesign.sdrami.last_ram_data[6] thedesign.sdram_data[22]
1 1
.names thedesign.sdrami.last_ram_data[7] thedesign.sdram_data[23]
1 1
.names thedesign.sdrami.last_ram_data[8] thedesign.sdram_data[24]
1 1
.names thedesign.sdrami.last_ram_data[9] thedesign.sdram_data[25]
1 1
.names thedesign.sdrami.last_ram_data[10] thedesign.sdram_data[26]
1 1
.names thedesign.sdrami.last_ram_data[11] thedesign.sdram_data[27]
1 1
.names thedesign.sdrami.last_ram_data[12] thedesign.sdram_data[28]
1 1
.names thedesign.sdrami.last_ram_data[13] thedesign.sdram_data[29]
1 1
.names thedesign.sdrami.last_ram_data[14] thedesign.sdram_data[30]
1 1
.names thedesign.sdrami.last_ram_data[15] thedesign.sdram_data[31]
1 1
.names thedesign.sdrami.o_ram_addr[0] thedesign.sdram_debug[16]
1 1
.names thedesign.sdrami.o_ram_addr[1] thedesign.sdram_debug[17]
1 1
.names thedesign.sdrami.o_ram_addr[2] thedesign.sdram_debug[18]
1 1
.names thedesign.sdrami.o_ram_addr[3] thedesign.sdram_debug[19]
1 1
.names thedesign.sdrami.o_ram_addr[4] thedesign.sdram_debug[20]
1 1
.names thedesign.sdrami.o_ram_cas_n thedesign.sdram_debug[21]
1 1
.names thedesign.sdrami.o_ram_we_n thedesign.sdram_debug[22]
1 1
.names thedesign.sdrami.o_ram_ras_n thedesign.sdram_debug[23]
1 1
.names thedesign.sdrami.o_ram_cs_n thedesign.sdram_debug[24]
1 1
.names thedesign.sdram_ack thedesign.sdram_debug[25]
1 1
.names thedesign.sdrami.o_wb_stall thedesign.sdram_debug[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_we thedesign.sdram_debug[27]
1 1
.names thedesign.sdrami.i_wb_stb thedesign.sdram_debug[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.sdram_debug[29]
1 1
.names thedesign.sdrami.o_wb_stall thedesign.sdram_stall
1 1
.names $false thedesign.sdrami.fwd_addr[0]
1 1
.names $false thedesign.sdrami.fwd_addr[1]
1 1
.names $false thedesign.sdrami.fwd_addr[2]
1 1
.names $false thedesign.sdrami.fwd_addr[3]
1 1
.names $false thedesign.sdrami.fwd_addr[4]
1 1
.names $false thedesign.sdrami.fwd_addr[5]
1 1
.names $false thedesign.sdrami.fwd_addr[6]
1 1
.names $false thedesign.sdrami.fwd_addr[7]
1 1
.names thedesign.sdrami.fwd_addr[8] thedesign.sdrami.fwd_bs[0]
1 1
.names thedesign.sdrami.fwd_addr[9] thedesign.sdrami.fwd_bs[1]
1 1
.names thedesign.sdrami.fwd_addr[10] thedesign.sdrami.fwd_row[0]
1 1
.names thedesign.sdrami.fwd_addr[11] thedesign.sdrami.fwd_row[1]
1 1
.names thedesign.sdrami.fwd_addr[12] thedesign.sdrami.fwd_row[2]
1 1
.names thedesign.sdrami.fwd_addr[13] thedesign.sdrami.fwd_row[3]
1 1
.names thedesign.sdrami.fwd_addr[14] thedesign.sdrami.fwd_row[4]
1 1
.names thedesign.sdrami.fwd_addr[15] thedesign.sdrami.fwd_row[5]
1 1
.names thedesign.sdrami.fwd_addr[16] thedesign.sdrami.fwd_row[6]
1 1
.names thedesign.sdrami.fwd_addr[17] thedesign.sdrami.fwd_row[7]
1 1
.names thedesign.sdrami.fwd_addr[18] thedesign.sdrami.fwd_row[8]
1 1
.names thedesign.sdrami.fwd_addr[19] thedesign.sdrami.fwd_row[9]
1 1
.names thedesign.sdrami.fwd_addr[20] thedesign.sdrami.fwd_row[10]
1 1
.names thedesign.sdrami.fwd_addr[21] thedesign.sdrami.fwd_row[11]
1 1
.names thedesign.sdrami.fwd_addr[22] thedesign.sdrami.fwd_row[12]
1 1
.names clk_40mhz thedesign.sdrami.i_clk
1 1
.names r_ram_data[0] thedesign.sdrami.i_ram_data[0]
1 1
.names r_ram_data[1] thedesign.sdrami.i_ram_data[1]
1 1
.names r_ram_data[2] thedesign.sdrami.i_ram_data[2]
1 1
.names r_ram_data[3] thedesign.sdrami.i_ram_data[3]
1 1
.names r_ram_data[4] thedesign.sdrami.i_ram_data[4]
1 1
.names r_ram_data[5] thedesign.sdrami.i_ram_data[5]
1 1
.names r_ram_data[6] thedesign.sdrami.i_ram_data[6]
1 1
.names r_ram_data[7] thedesign.sdrami.i_ram_data[7]
1 1
.names r_ram_data[8] thedesign.sdrami.i_ram_data[8]
1 1
.names r_ram_data[9] thedesign.sdrami.i_ram_data[9]
1 1
.names r_ram_data[10] thedesign.sdrami.i_ram_data[10]
1 1
.names r_ram_data[11] thedesign.sdrami.i_ram_data[11]
1 1
.names r_ram_data[12] thedesign.sdrami.i_ram_data[12]
1 1
.names r_ram_data[13] thedesign.sdrami.i_ram_data[13]
1 1
.names r_ram_data[14] thedesign.sdrami.i_ram_data[14]
1 1
.names r_ram_data[15] thedesign.sdrami.i_ram_data[15]
1 1
.names thedesign.sdramscopei.i_wb_addr thedesign.sdrami.i_wb_addr[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[1] thedesign.sdrami.i_wb_addr[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[2] thedesign.sdrami.i_wb_addr[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[3] thedesign.sdrami.i_wb_addr[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[4] thedesign.sdrami.i_wb_addr[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[5] thedesign.sdrami.i_wb_addr[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[6] thedesign.sdrami.i_wb_addr[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[7] thedesign.sdrami.i_wb_addr[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[8] thedesign.sdrami.i_wb_addr[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[9] thedesign.sdrami.i_wb_addr[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[10] thedesign.sdrami.i_wb_addr[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[11] thedesign.sdrami.i_wb_addr[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[12] thedesign.sdrami.i_wb_addr[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[13] thedesign.sdrami.i_wb_addr[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[14] thedesign.sdrami.i_wb_addr[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[15] thedesign.sdrami.i_wb_addr[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[16] thedesign.sdrami.i_wb_addr[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[17] thedesign.sdrami.i_wb_addr[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[18] thedesign.sdrami.i_wb_addr[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[19] thedesign.sdrami.i_wb_addr[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[20] thedesign.sdrami.i_wb_addr[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[21] thedesign.sdrami.i_wb_addr[21]
1 1
.names thedesign.sdram_sel thedesign.sdrami.i_wb_addr[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.sdrami.i_wb_cyc
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.sdrami.i_wb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.sdrami.i_wb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.sdrami.i_wb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.sdrami.i_wb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.sdrami.i_wb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.sdrami.i_wb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.sdrami.i_wb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.sdrami.i_wb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.sdrami.i_wb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.sdrami.i_wb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.sdrami.i_wb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.sdrami.i_wb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.sdrami.i_wb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.sdrami.i_wb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.sdrami.i_wb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.sdrami.i_wb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.sdrami.i_wb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.sdrami.i_wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.sdrami.i_wb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.sdrami.i_wb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.sdrami.i_wb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.sdrami.i_wb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.sdrami.i_wb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.sdrami.i_wb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.sdrami.i_wb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.sdrami.i_wb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.sdrami.i_wb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.sdrami.i_wb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.sdrami.i_wb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.sdrami.i_wb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.sdrami.i_wb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.sdrami.i_wb_data[31]
1 1
.names thedesign.hb_dwbi_delay.o_dly_sel[0] thedesign.sdrami.i_wb_sel[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_sel[1] thedesign.sdrami.i_wb_sel[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_sel[2] thedesign.sdrami.i_wb_sel[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_sel[3] thedesign.sdrami.i_wb_sel[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_we thedesign.sdrami.i_wb_we
1 1
.names $true thedesign.sdrami.m_ram_addr[0]
1 1
.names $false thedesign.sdrami.m_ram_addr[1]
1 1
.names $false thedesign.sdrami.m_ram_addr[2]
1 1
.names $false thedesign.sdrami.m_ram_addr[3]
1 1
.names $false thedesign.sdrami.m_ram_addr[4]
1 1
.names $true thedesign.sdrami.m_ram_addr[5]
1 1
.names $false thedesign.sdrami.m_ram_addr[6]
1 1
.names $false thedesign.sdrami.m_ram_addr[7]
1 1
.names $false thedesign.sdrami.m_ram_addr[8]
1 1
.names $false thedesign.sdrami.m_ram_addr[9]
1 1
.names $false thedesign.sdrami.m_ram_addr[11]
1 1
.names $false thedesign.sdrami.m_ram_addr[12]
1 1
.names $undef thedesign.sdrami.o_debug[0]
1 1
.names $undef thedesign.sdrami.o_debug[1]
1 1
.names $undef thedesign.sdrami.o_debug[2]
1 1
.names $undef thedesign.sdrami.o_debug[3]
1 1
.names $undef thedesign.sdrami.o_debug[4]
1 1
.names $undef thedesign.sdrami.o_debug[5]
1 1
.names $undef thedesign.sdrami.o_debug[6]
1 1
.names $undef thedesign.sdrami.o_debug[7]
1 1
.names thedesign.sdrami.o_ram_addr[0] thedesign.sdrami.o_debug[8]
1 1
.names thedesign.sdrami.o_ram_addr[1] thedesign.sdrami.o_debug[9]
1 1
.names thedesign.sdrami.o_ram_addr[2] thedesign.sdrami.o_debug[10]
1 1
.names thedesign.sdrami.o_ram_addr[3] thedesign.sdrami.o_debug[11]
1 1
.names thedesign.sdrami.o_ram_addr[4] thedesign.sdrami.o_debug[12]
1 1
.names thedesign.sdrami.o_ram_addr[5] thedesign.sdrami.o_debug[13]
1 1
.names thedesign.sdrami.o_ram_addr[6] thedesign.sdrami.o_debug[14]
1 1
.names thedesign.sdrami.o_ram_addr[7] thedesign.sdrami.o_debug[15]
1 1
.names thedesign.sdrami.o_ram_addr[8] thedesign.sdrami.o_debug[16]
1 1
.names thedesign.sdrami.o_ram_addr[9] thedesign.sdrami.o_debug[17]
1 1
.names $undef thedesign.sdrami.o_debug[18]
1 1
.names thedesign.sdrami.r_pending thedesign.sdrami.o_debug[19]
1 1
.names thedesign.sdrami.o_ram_dmod thedesign.sdrami.o_debug[20]
1 1
.names thedesign.sdrami.o_ram_bs[0] thedesign.sdrami.o_debug[21]
1 1
.names thedesign.sdrami.o_ram_bs[1] thedesign.sdrami.o_debug[22]
1 1
.names thedesign.sdrami.o_ram_we_n thedesign.sdrami.o_debug[23]
1 1
.names thedesign.sdrami.o_ram_cas_n thedesign.sdrami.o_debug[24]
1 1
.names thedesign.sdrami.o_ram_ras_n thedesign.sdrami.o_debug[25]
1 1
.names thedesign.sdrami.o_ram_cs_n thedesign.sdrami.o_debug[26]
1 1
.names thedesign.sdrami.o_wb_stall thedesign.sdrami.o_debug[27]
1 1
.names thedesign.sdram_ack thedesign.sdrami.o_debug[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_we thedesign.sdrami.o_debug[29]
1 1
.names thedesign.sdrami.i_wb_stb thedesign.sdrami.o_debug[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.sdrami.o_debug[31]
1 1
.names $true thedesign.sdrami.o_ram_cke
1 1
.names o_ram_ldqm thedesign.sdrami.o_ram_dqm[0]
1 1
.names o_ram_udqm thedesign.sdrami.o_ram_dqm[1]
1 1
.names thedesign.sdram_ack thedesign.sdrami.o_wb_ack
1 1
.names r_ram_data[0] thedesign.sdrami.o_wb_data[0]
1 1
.names r_ram_data[1] thedesign.sdrami.o_wb_data[1]
1 1
.names r_ram_data[2] thedesign.sdrami.o_wb_data[2]
1 1
.names r_ram_data[3] thedesign.sdrami.o_wb_data[3]
1 1
.names r_ram_data[4] thedesign.sdrami.o_wb_data[4]
1 1
.names r_ram_data[5] thedesign.sdrami.o_wb_data[5]
1 1
.names r_ram_data[6] thedesign.sdrami.o_wb_data[6]
1 1
.names r_ram_data[7] thedesign.sdrami.o_wb_data[7]
1 1
.names r_ram_data[8] thedesign.sdrami.o_wb_data[8]
1 1
.names r_ram_data[9] thedesign.sdrami.o_wb_data[9]
1 1
.names r_ram_data[10] thedesign.sdrami.o_wb_data[10]
1 1
.names r_ram_data[11] thedesign.sdrami.o_wb_data[11]
1 1
.names r_ram_data[12] thedesign.sdrami.o_wb_data[12]
1 1
.names r_ram_data[13] thedesign.sdrami.o_wb_data[13]
1 1
.names r_ram_data[14] thedesign.sdrami.o_wb_data[14]
1 1
.names r_ram_data[15] thedesign.sdrami.o_wb_data[15]
1 1
.names thedesign.sdrami.last_ram_data[0] thedesign.sdrami.o_wb_data[16]
1 1
.names thedesign.sdrami.last_ram_data[1] thedesign.sdrami.o_wb_data[17]
1 1
.names thedesign.sdrami.last_ram_data[2] thedesign.sdrami.o_wb_data[18]
1 1
.names thedesign.sdrami.last_ram_data[3] thedesign.sdrami.o_wb_data[19]
1 1
.names thedesign.sdrami.last_ram_data[4] thedesign.sdrami.o_wb_data[20]
1 1
.names thedesign.sdrami.last_ram_data[5] thedesign.sdrami.o_wb_data[21]
1 1
.names thedesign.sdrami.last_ram_data[6] thedesign.sdrami.o_wb_data[22]
1 1
.names thedesign.sdrami.last_ram_data[7] thedesign.sdrami.o_wb_data[23]
1 1
.names thedesign.sdrami.last_ram_data[8] thedesign.sdrami.o_wb_data[24]
1 1
.names thedesign.sdrami.last_ram_data[9] thedesign.sdrami.o_wb_data[25]
1 1
.names thedesign.sdrami.last_ram_data[10] thedesign.sdrami.o_wb_data[26]
1 1
.names thedesign.sdrami.last_ram_data[11] thedesign.sdrami.o_wb_data[27]
1 1
.names thedesign.sdrami.last_ram_data[12] thedesign.sdrami.o_wb_data[28]
1 1
.names thedesign.sdrami.last_ram_data[13] thedesign.sdrami.o_wb_data[29]
1 1
.names thedesign.sdrami.last_ram_data[14] thedesign.sdrami.o_wb_data[30]
1 1
.names thedesign.sdrami.last_ram_data[15] thedesign.sdrami.o_wb_data[31]
1 1
.names thedesign.sdram_ack thedesign.sdrami.r_barrell_ack[0]
1 1
.names thedesign.sdrami.r_addr[8] thedesign.sdrami.r_bs[0]
1 1
.names thedesign.sdrami.r_addr[9] thedesign.sdrami.r_bs[1]
1 1
.names thedesign.sdrami.r_addr[10] thedesign.sdrami.r_row[0]
1 1
.names thedesign.sdrami.r_addr[11] thedesign.sdrami.r_row[1]
1 1
.names thedesign.sdrami.r_addr[12] thedesign.sdrami.r_row[2]
1 1
.names thedesign.sdrami.r_addr[13] thedesign.sdrami.r_row[3]
1 1
.names thedesign.sdrami.r_addr[14] thedesign.sdrami.r_row[4]
1 1
.names thedesign.sdrami.r_addr[15] thedesign.sdrami.r_row[5]
1 1
.names thedesign.sdrami.r_addr[16] thedesign.sdrami.r_row[6]
1 1
.names thedesign.sdrami.r_addr[17] thedesign.sdrami.r_row[7]
1 1
.names thedesign.sdrami.r_addr[18] thedesign.sdrami.r_row[8]
1 1
.names thedesign.sdrami.r_addr[19] thedesign.sdrami.r_row[9]
1 1
.names thedesign.sdrami.r_addr[20] thedesign.sdrami.r_row[10]
1 1
.names thedesign.sdrami.r_addr[21] thedesign.sdrami.r_row[11]
1 1
.names thedesign.sdrami.r_addr[22] thedesign.sdrami.r_row[12]
1 1
.names $undef thedesign.sdrami.trigger
1 1
.names $false thedesign.sdrami.unused[0]
1 1
.names $false thedesign.sdrami.unused[1]
1 1
.names $false thedesign.sdrami.unused[2]
1 1
.names $false thedesign.sdrami.unused[3]
1 1
.names $false thedesign.sdrami.unused[4]
1 1
.names $false thedesign.sdrami.unused[5]
1 1
.names $false thedesign.sdrami.unused[6]
1 1
.names $false thedesign.sdrami.unused[7]
1 1
.names thedesign.sdrami.fwd_addr[8] thedesign.sdrami.unused[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[8] thedesign.sdrami.wb_bs[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[9] thedesign.sdrami.wb_bs[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[10] thedesign.sdrami.wb_row[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[11] thedesign.sdrami.wb_row[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[12] thedesign.sdrami.wb_row[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[13] thedesign.sdrami.wb_row[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[14] thedesign.sdrami.wb_row[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[15] thedesign.sdrami.wb_row[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[16] thedesign.sdrami.wb_row[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[17] thedesign.sdrami.wb_row[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[18] thedesign.sdrami.wb_row[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[19] thedesign.sdrami.wb_row[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[20] thedesign.sdrami.wb_row[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[21] thedesign.sdrami.wb_row[11]
1 1
.names thedesign.sdram_sel thedesign.sdrami.wb_row[12]
1 1
.names thedesign.sdramscopei.o_bus_data[0] thedesign.sdramscope_data[0]
1 1
.names thedesign.sdramscopei.o_bus_data[1] thedesign.sdramscope_data[1]
1 1
.names thedesign.sdramscopei.o_bus_data[2] thedesign.sdramscope_data[2]
1 1
.names thedesign.sdramscopei.o_bus_data[3] thedesign.sdramscope_data[3]
1 1
.names thedesign.sdramscopei.o_bus_data[4] thedesign.sdramscope_data[4]
1 1
.names thedesign.sdramscopei.o_bus_data[5] thedesign.sdramscope_data[5]
1 1
.names thedesign.sdramscopei.o_bus_data[6] thedesign.sdramscope_data[6]
1 1
.names thedesign.sdramscopei.o_bus_data[7] thedesign.sdramscope_data[7]
1 1
.names thedesign.sdramscopei.o_bus_data[8] thedesign.sdramscope_data[8]
1 1
.names thedesign.sdramscopei.o_bus_data[9] thedesign.sdramscope_data[9]
1 1
.names thedesign.sdramscopei.o_bus_data[10] thedesign.sdramscope_data[10]
1 1
.names thedesign.sdramscopei.o_bus_data[11] thedesign.sdramscope_data[11]
1 1
.names thedesign.sdramscopei.o_bus_data[12] thedesign.sdramscope_data[12]
1 1
.names thedesign.sdramscopei.o_bus_data[13] thedesign.sdramscope_data[13]
1 1
.names thedesign.sdramscopei.o_bus_data[14] thedesign.sdramscope_data[14]
1 1
.names thedesign.sdramscopei.o_bus_data[15] thedesign.sdramscope_data[15]
1 1
.names thedesign.sdramscopei.o_bus_data[16] thedesign.sdramscope_data[16]
1 1
.names thedesign.sdramscopei.o_bus_data[17] thedesign.sdramscope_data[17]
1 1
.names thedesign.sdramscopei.o_bus_data[18] thedesign.sdramscope_data[18]
1 1
.names thedesign.sdramscopei.o_bus_data[19] thedesign.sdramscope_data[19]
1 1
.names thedesign.sdramscopei.o_bus_data[20] thedesign.sdramscope_data[20]
1 1
.names thedesign.sdramscopei.o_bus_data[21] thedesign.sdramscope_data[21]
1 1
.names thedesign.sdramscopei.o_bus_data[22] thedesign.sdramscope_data[22]
1 1
.names thedesign.sdramscopei.o_bus_data[23] thedesign.sdramscope_data[23]
1 1
.names thedesign.sdramscopei.o_bus_data[24] thedesign.sdramscope_data[24]
1 1
.names thedesign.sdramscopei.o_bus_data[25] thedesign.sdramscope_data[25]
1 1
.names thedesign.sdramscopei.o_bus_data[26] thedesign.sdramscope_data[26]
1 1
.names thedesign.sdramscopei.o_bus_data[27] thedesign.sdramscope_data[27]
1 1
.names thedesign.sdramscopei.o_bus_data[28] thedesign.sdramscope_data[28]
1 1
.names thedesign.sdramscopei.o_bus_data[29] thedesign.sdramscope_data[29]
1 1
.names thedesign.sdramscopei.o_bus_data[30] thedesign.sdramscope_data[30]
1 1
.names thedesign.sdramscopei.o_bus_data[31] thedesign.sdramscope_data[31]
1 1
.names $false thedesign.sdramscope_stall
1 1
.names thedesign.sdramscopei.bw_disable_trigger thedesign.sdramscopei.br_config[0]
1 1
.names thedesign.sdramscopei.bw_manual_trigger thedesign.sdramscopei.br_config[1]
1 1
.names $false thedesign.sdramscopei.br_level_interrupt
1 1
.names clk_40mhz thedesign.sdramscopei.bus_clock
1 1
.names thedesign.sdramscopei.i_wb_stb thedesign.sdramscopei.bw_cyc_stb
1 1
.names $false thedesign.sdramscopei.bw_lgmem[0]
1 1
.names $false thedesign.sdramscopei.bw_lgmem[1]
1 1
.names $true thedesign.sdramscopei.bw_lgmem[2]
1 1
.names $false thedesign.sdramscopei.bw_lgmem[3]
1 1
.names $false thedesign.sdramscopei.bw_lgmem[4]
1 1
.names thedesign.sdramscopei.dr_primed thedesign.sdramscopei.bw_primed
1 1
.names thedesign.sdramscopei.bw_reset_request thedesign.sdramscopei.bw_reset_complete
1 1
.names thedesign.sdramscopei.dr_stopped thedesign.sdramscopei.bw_stopped
1 1
.names thedesign.sdramscopei.dr_triggered thedesign.sdramscopei.bw_triggered
1 1
.names thedesign.sdramscopei.bw_disable_trigger thedesign.sdramscopei.dw_disable_trigger
1 1
.names thedesign.sdramscopei.bw_manual_trigger thedesign.sdramscopei.dw_manual_trigger
1 1
.names thedesign.sdramscopei.bw_reset_request thedesign.sdramscopei.dw_reset
1 1
.names thedesign.sdramscopei.br_holdoff[0] thedesign.sdramscopei.full_holdoff[0]
1 1
.names thedesign.sdramscopei.br_holdoff[1] thedesign.sdramscopei.full_holdoff[1]
1 1
.names thedesign.sdramscopei.br_holdoff[2] thedesign.sdramscopei.full_holdoff[2]
1 1
.names thedesign.sdramscopei.br_holdoff[3] thedesign.sdramscopei.full_holdoff[3]
1 1
.names $false thedesign.sdramscopei.full_holdoff[4]
1 1
.names $false thedesign.sdramscopei.full_holdoff[5]
1 1
.names $false thedesign.sdramscopei.full_holdoff[6]
1 1
.names $false thedesign.sdramscopei.full_holdoff[7]
1 1
.names $false thedesign.sdramscopei.full_holdoff[8]
1 1
.names $false thedesign.sdramscopei.full_holdoff[9]
1 1
.names $false thedesign.sdramscopei.full_holdoff[10]
1 1
.names $false thedesign.sdramscopei.full_holdoff[11]
1 1
.names $false thedesign.sdramscopei.full_holdoff[12]
1 1
.names $false thedesign.sdramscopei.full_holdoff[13]
1 1
.names $false thedesign.sdramscopei.full_holdoff[14]
1 1
.names $false thedesign.sdramscopei.full_holdoff[15]
1 1
.names $false thedesign.sdramscopei.full_holdoff[16]
1 1
.names $false thedesign.sdramscopei.full_holdoff[17]
1 1
.names $false thedesign.sdramscopei.full_holdoff[18]
1 1
.names $false thedesign.sdramscopei.full_holdoff[19]
1 1
.names $true thedesign.sdramscopei.i_ce
1 1
.names thedesign.sdram_debug[0] thedesign.sdramscopei.i_data[0]
1 1
.names thedesign.sdram_debug[1] thedesign.sdramscopei.i_data[1]
1 1
.names thedesign.sdram_debug[2] thedesign.sdramscopei.i_data[2]
1 1
.names thedesign.sdram_debug[3] thedesign.sdramscopei.i_data[3]
1 1
.names thedesign.sdram_debug[4] thedesign.sdramscopei.i_data[4]
1 1
.names thedesign.sdram_debug[5] thedesign.sdramscopei.i_data[5]
1 1
.names thedesign.sdram_debug[6] thedesign.sdramscopei.i_data[6]
1 1
.names thedesign.sdram_debug[7] thedesign.sdramscopei.i_data[7]
1 1
.names thedesign.sdram_debug[8] thedesign.sdramscopei.i_data[8]
1 1
.names thedesign.sdram_debug[9] thedesign.sdramscopei.i_data[9]
1 1
.names thedesign.sdram_debug[10] thedesign.sdramscopei.i_data[10]
1 1
.names thedesign.sdram_debug[11] thedesign.sdramscopei.i_data[11]
1 1
.names thedesign.sdram_debug[12] thedesign.sdramscopei.i_data[12]
1 1
.names thedesign.sdram_debug[13] thedesign.sdramscopei.i_data[13]
1 1
.names thedesign.sdram_debug[14] thedesign.sdramscopei.i_data[14]
1 1
.names thedesign.sdram_debug[15] thedesign.sdramscopei.i_data[15]
1 1
.names thedesign.sdrami.o_ram_addr[0] thedesign.sdramscopei.i_data[16]
1 1
.names thedesign.sdrami.o_ram_addr[1] thedesign.sdramscopei.i_data[17]
1 1
.names thedesign.sdrami.o_ram_addr[2] thedesign.sdramscopei.i_data[18]
1 1
.names thedesign.sdrami.o_ram_addr[3] thedesign.sdramscopei.i_data[19]
1 1
.names thedesign.sdrami.o_ram_addr[4] thedesign.sdramscopei.i_data[20]
1 1
.names thedesign.sdrami.o_ram_cas_n thedesign.sdramscopei.i_data[21]
1 1
.names thedesign.sdrami.o_ram_we_n thedesign.sdramscopei.i_data[22]
1 1
.names thedesign.sdrami.o_ram_ras_n thedesign.sdramscopei.i_data[23]
1 1
.names thedesign.sdrami.o_ram_cs_n thedesign.sdramscopei.i_data[24]
1 1
.names thedesign.sdram_ack thedesign.sdramscopei.i_data[25]
1 1
.names thedesign.sdrami.o_wb_stall thedesign.sdramscopei.i_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_we thedesign.sdramscopei.i_data[27]
1 1
.names thedesign.sdrami.i_wb_stb thedesign.sdramscopei.i_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.sdramscopei.i_data[29]
1 1
.names thedesign.sdram_debug[30] thedesign.sdramscopei.i_data[30]
1 1
.names clk_40mhz thedesign.sdramscopei.i_data_clk
1 1
.names clk_40mhz thedesign.sdramscopei.i_wb_clk
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.sdramscopei.i_wb_cyc
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.sdramscopei.i_wb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.sdramscopei.i_wb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.sdramscopei.i_wb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.sdramscopei.i_wb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.sdramscopei.i_wb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.sdramscopei.i_wb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.sdramscopei.i_wb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.sdramscopei.i_wb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.sdramscopei.i_wb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.sdramscopei.i_wb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.sdramscopei.i_wb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.sdramscopei.i_wb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.sdramscopei.i_wb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.sdramscopei.i_wb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.sdramscopei.i_wb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.sdramscopei.i_wb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.sdramscopei.i_wb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.sdramscopei.i_wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.sdramscopei.i_wb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.sdramscopei.i_wb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.sdramscopei.i_wb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.sdramscopei.i_wb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.sdramscopei.i_wb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.sdramscopei.i_wb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.sdramscopei.i_wb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.sdramscopei.i_wb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.sdramscopei.i_wb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.sdramscopei.i_wb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.sdramscopei.i_wb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.sdramscopei.i_wb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.sdramscopei.i_wb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.sdramscopei.i_wb_data[31]
1 1
.names thedesign.hb_dwbi_delay.o_dly_we thedesign.sdramscopei.i_wb_we
1 1
.names thedesign.sdramscopei.o_bus_data[0] thedesign.sdramscopei.o_wb_data[0]
1 1
.names thedesign.sdramscopei.o_bus_data[1] thedesign.sdramscopei.o_wb_data[1]
1 1
.names thedesign.sdramscopei.o_bus_data[2] thedesign.sdramscopei.o_wb_data[2]
1 1
.names thedesign.sdramscopei.o_bus_data[3] thedesign.sdramscopei.o_wb_data[3]
1 1
.names thedesign.sdramscopei.o_bus_data[4] thedesign.sdramscopei.o_wb_data[4]
1 1
.names thedesign.sdramscopei.o_bus_data[5] thedesign.sdramscopei.o_wb_data[5]
1 1
.names thedesign.sdramscopei.o_bus_data[6] thedesign.sdramscopei.o_wb_data[6]
1 1
.names thedesign.sdramscopei.o_bus_data[7] thedesign.sdramscopei.o_wb_data[7]
1 1
.names thedesign.sdramscopei.o_bus_data[8] thedesign.sdramscopei.o_wb_data[8]
1 1
.names thedesign.sdramscopei.o_bus_data[9] thedesign.sdramscopei.o_wb_data[9]
1 1
.names thedesign.sdramscopei.o_bus_data[10] thedesign.sdramscopei.o_wb_data[10]
1 1
.names thedesign.sdramscopei.o_bus_data[11] thedesign.sdramscopei.o_wb_data[11]
1 1
.names thedesign.sdramscopei.o_bus_data[12] thedesign.sdramscopei.o_wb_data[12]
1 1
.names thedesign.sdramscopei.o_bus_data[13] thedesign.sdramscopei.o_wb_data[13]
1 1
.names thedesign.sdramscopei.o_bus_data[14] thedesign.sdramscopei.o_wb_data[14]
1 1
.names thedesign.sdramscopei.o_bus_data[15] thedesign.sdramscopei.o_wb_data[15]
1 1
.names thedesign.sdramscopei.o_bus_data[16] thedesign.sdramscopei.o_wb_data[16]
1 1
.names thedesign.sdramscopei.o_bus_data[17] thedesign.sdramscopei.o_wb_data[17]
1 1
.names thedesign.sdramscopei.o_bus_data[18] thedesign.sdramscopei.o_wb_data[18]
1 1
.names thedesign.sdramscopei.o_bus_data[19] thedesign.sdramscopei.o_wb_data[19]
1 1
.names thedesign.sdramscopei.o_bus_data[20] thedesign.sdramscopei.o_wb_data[20]
1 1
.names thedesign.sdramscopei.o_bus_data[21] thedesign.sdramscopei.o_wb_data[21]
1 1
.names thedesign.sdramscopei.o_bus_data[22] thedesign.sdramscopei.o_wb_data[22]
1 1
.names thedesign.sdramscopei.o_bus_data[23] thedesign.sdramscopei.o_wb_data[23]
1 1
.names thedesign.sdramscopei.o_bus_data[24] thedesign.sdramscopei.o_wb_data[24]
1 1
.names thedesign.sdramscopei.o_bus_data[25] thedesign.sdramscopei.o_wb_data[25]
1 1
.names thedesign.sdramscopei.o_bus_data[26] thedesign.sdramscopei.o_wb_data[26]
1 1
.names thedesign.sdramscopei.o_bus_data[27] thedesign.sdramscopei.o_wb_data[27]
1 1
.names thedesign.sdramscopei.o_bus_data[28] thedesign.sdramscopei.o_wb_data[28]
1 1
.names thedesign.sdramscopei.o_bus_data[29] thedesign.sdramscopei.o_wb_data[29]
1 1
.names thedesign.sdramscopei.o_bus_data[30] thedesign.sdramscopei.o_wb_data[30]
1 1
.names thedesign.sdramscopei.o_bus_data[31] thedesign.sdramscopei.o_wb_data[31]
1 1
.names $false thedesign.sdramscopei.o_wb_stall
1 1
.names thedesign.r_wb_dio_bus_select thedesign.sdramscopei.read_address
1 1
.names thedesign.sdramscopei.data_pipe[0] thedesign.sdramscopei.wr_piped_data[0]
1 1
.names thedesign.sdramscopei.data_pipe[1] thedesign.sdramscopei.wr_piped_data[1]
1 1
.names thedesign.sdramscopei.data_pipe[2] thedesign.sdramscopei.wr_piped_data[2]
1 1
.names thedesign.sdramscopei.data_pipe[3] thedesign.sdramscopei.wr_piped_data[3]
1 1
.names thedesign.sdramscopei.data_pipe[4] thedesign.sdramscopei.wr_piped_data[4]
1 1
.names thedesign.sdramscopei.data_pipe[5] thedesign.sdramscopei.wr_piped_data[5]
1 1
.names thedesign.sdramscopei.data_pipe[6] thedesign.sdramscopei.wr_piped_data[6]
1 1
.names thedesign.sdramscopei.data_pipe[7] thedesign.sdramscopei.wr_piped_data[7]
1 1
.names thedesign.sdramscopei.data_pipe[8] thedesign.sdramscopei.wr_piped_data[8]
1 1
.names thedesign.sdramscopei.data_pipe[9] thedesign.sdramscopei.wr_piped_data[9]
1 1
.names thedesign.sdramscopei.data_pipe[10] thedesign.sdramscopei.wr_piped_data[10]
1 1
.names thedesign.sdramscopei.data_pipe[11] thedesign.sdramscopei.wr_piped_data[11]
1 1
.names thedesign.sdramscopei.data_pipe[12] thedesign.sdramscopei.wr_piped_data[12]
1 1
.names thedesign.sdramscopei.data_pipe[13] thedesign.sdramscopei.wr_piped_data[13]
1 1
.names thedesign.sdramscopei.data_pipe[14] thedesign.sdramscopei.wr_piped_data[14]
1 1
.names thedesign.sdramscopei.data_pipe[15] thedesign.sdramscopei.wr_piped_data[15]
1 1
.names thedesign.sdramscopei.data_pipe[16] thedesign.sdramscopei.wr_piped_data[16]
1 1
.names thedesign.sdramscopei.data_pipe[17] thedesign.sdramscopei.wr_piped_data[17]
1 1
.names thedesign.sdramscopei.data_pipe[18] thedesign.sdramscopei.wr_piped_data[18]
1 1
.names thedesign.sdramscopei.data_pipe[19] thedesign.sdramscopei.wr_piped_data[19]
1 1
.names thedesign.sdramscopei.data_pipe[20] thedesign.sdramscopei.wr_piped_data[20]
1 1
.names thedesign.sdramscopei.data_pipe[21] thedesign.sdramscopei.wr_piped_data[21]
1 1
.names thedesign.sdramscopei.data_pipe[22] thedesign.sdramscopei.wr_piped_data[22]
1 1
.names thedesign.sdramscopei.data_pipe[23] thedesign.sdramscopei.wr_piped_data[23]
1 1
.names thedesign.sdramscopei.data_pipe[24] thedesign.sdramscopei.wr_piped_data[24]
1 1
.names thedesign.sdramscopei.data_pipe[25] thedesign.sdramscopei.wr_piped_data[25]
1 1
.names thedesign.sdramscopei.data_pipe[26] thedesign.sdramscopei.wr_piped_data[26]
1 1
.names thedesign.sdramscopei.data_pipe[27] thedesign.sdramscopei.wr_piped_data[27]
1 1
.names thedesign.sdramscopei.data_pipe[28] thedesign.sdramscopei.wr_piped_data[28]
1 1
.names thedesign.sdramscopei.data_pipe[29] thedesign.sdramscopei.wr_piped_data[29]
1 1
.names thedesign.sdramscopei.data_pipe[30] thedesign.sdramscopei.wr_piped_data[30]
1 1
.names $false thedesign.sdramscopei.wr_piped_data[31]
1 1
.names thedesign.swic.cmd_addr[0] thedesign.swic.cmd_data[0]
1 1
.names thedesign.swic.cmd_addr[1] thedesign.swic.cmd_data[1]
1 1
.names thedesign.swic.cmd_addr[2] thedesign.swic.cmd_data[2]
1 1
.names thedesign.swic.cmd_addr[3] thedesign.swic.cmd_data[3]
1 1
.names thedesign.swic.cmd_addr[4] thedesign.swic.cmd_data[4]
1 1
.names $false thedesign.swic.cmd_data[5]
1 1
.names thedesign.swic.cmd_reset thedesign.swic.cmd_data[6]
1 1
.names thedesign.buspici.r_interrupt thedesign.swic.cmd_data[7]
1 1
.names $false thedesign.swic.cmd_data[8]
1 1
.names thedesign.swic.thecpu.r_halted thedesign.swic.cmd_data[9]
1 1
.names $false thedesign.swic.cmd_data[11]
1 1
.names thedesign.swic.thecpu.o_dbg_cc[0] thedesign.swic.cmd_data[12]
1 1
.names thedesign.swic.thecpu.o_dbg_cc[1] thedesign.swic.cmd_data[13]
1 1
.names thedesign.swic.thecpu.o_dbg_cc[2] thedesign.swic.cmd_data[14]
1 1
.names thedesign.swic.thecpu.o_dbg_cc[3] thedesign.swic.cmd_data[15]
1 1
.names thedesign.buspici.r_interrupt thedesign.swic.cmd_data[16]
1 1
.names thedesign.swic.cmd_data[10] thedesign.swic.cmd_halt
1 1
.names thedesign.swic.thecpu.o_dbg_cc[0] thedesign.swic.cpu_dbg_cc[0]
1 1
.names thedesign.swic.thecpu.o_dbg_cc[1] thedesign.swic.cpu_dbg_cc[1]
1 1
.names thedesign.swic.thecpu.o_dbg_cc[2] thedesign.swic.cpu_dbg_cc[2]
1 1
.names thedesign.swic.thecpu.o_dbg_cc[3] thedesign.swic.cpu_dbg_cc[3]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[0] thedesign.swic.cpu_dbg_data[0]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[1] thedesign.swic.cpu_dbg_data[1]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[2] thedesign.swic.cpu_dbg_data[2]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[3] thedesign.swic.cpu_dbg_data[3]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[4] thedesign.swic.cpu_dbg_data[4]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[5] thedesign.swic.cpu_dbg_data[5]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[6] thedesign.swic.cpu_dbg_data[6]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[7] thedesign.swic.cpu_dbg_data[7]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[8] thedesign.swic.cpu_dbg_data[8]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[9] thedesign.swic.cpu_dbg_data[9]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[10] thedesign.swic.cpu_dbg_data[10]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[11] thedesign.swic.cpu_dbg_data[11]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[12] thedesign.swic.cpu_dbg_data[12]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[13] thedesign.swic.cpu_dbg_data[13]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[14] thedesign.swic.cpu_dbg_data[14]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[15] thedesign.swic.cpu_dbg_data[15]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[16] thedesign.swic.cpu_dbg_data[16]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[17] thedesign.swic.cpu_dbg_data[17]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[18] thedesign.swic.cpu_dbg_data[18]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[19] thedesign.swic.cpu_dbg_data[19]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[20] thedesign.swic.cpu_dbg_data[20]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[21] thedesign.swic.cpu_dbg_data[21]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[22] thedesign.swic.cpu_dbg_data[22]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[23] thedesign.swic.cpu_dbg_data[23]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[24] thedesign.swic.cpu_dbg_data[24]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[25] thedesign.swic.cpu_dbg_data[25]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[26] thedesign.swic.cpu_dbg_data[26]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[27] thedesign.swic.cpu_dbg_data[27]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[28] thedesign.swic.cpu_dbg_data[28]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[29] thedesign.swic.cpu_dbg_data[29]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[30] thedesign.swic.cpu_dbg_data[30]
1 1
.names thedesign.swic.thecpu.o_dbg_reg[31] thedesign.swic.cpu_dbg_data[31]
1 1
.names thedesign.swic.cmd_data[10] thedesign.swic.cpu_halt
1 1
.names $false thedesign.swic.cpu_op_stall
1 1
.names thedesign.swic.cmd_reset thedesign.swic.cpu_reset
1 1
.names thedesign.genbus.wbexec.o_wb_cyc thedesign.swic.dbg_cyc
1 1
.names thedesign.genbus.wbexec.o_wb_data[0] thedesign.swic.dbg_idata[0]
1 1
.names thedesign.genbus.wbexec.o_wb_data[1] thedesign.swic.dbg_idata[1]
1 1
.names thedesign.genbus.wbexec.o_wb_data[2] thedesign.swic.dbg_idata[2]
1 1
.names thedesign.genbus.wbexec.o_wb_data[3] thedesign.swic.dbg_idata[3]
1 1
.names thedesign.genbus.wbexec.o_wb_data[4] thedesign.swic.dbg_idata[4]
1 1
.names thedesign.genbus.wbexec.o_wb_data[5] thedesign.swic.dbg_idata[5]
1 1
.names thedesign.genbus.wbexec.o_wb_data[6] thedesign.swic.dbg_idata[6]
1 1
.names thedesign.genbus.wbexec.o_wb_data[7] thedesign.swic.dbg_idata[7]
1 1
.names thedesign.genbus.wbexec.o_wb_data[8] thedesign.swic.dbg_idata[8]
1 1
.names thedesign.genbus.wbexec.o_wb_data[9] thedesign.swic.dbg_idata[9]
1 1
.names thedesign.genbus.wbexec.o_wb_data[10] thedesign.swic.dbg_idata[10]
1 1
.names thedesign.genbus.wbexec.o_wb_data[11] thedesign.swic.dbg_idata[11]
1 1
.names thedesign.genbus.wbexec.o_wb_data[12] thedesign.swic.dbg_idata[12]
1 1
.names thedesign.genbus.wbexec.o_wb_data[13] thedesign.swic.dbg_idata[13]
1 1
.names thedesign.genbus.wbexec.o_wb_data[14] thedesign.swic.dbg_idata[14]
1 1
.names thedesign.genbus.wbexec.o_wb_data[15] thedesign.swic.dbg_idata[15]
1 1
.names thedesign.genbus.wbexec.o_wb_data[16] thedesign.swic.dbg_idata[16]
1 1
.names thedesign.genbus.wbexec.o_wb_data[17] thedesign.swic.dbg_idata[17]
1 1
.names thedesign.genbus.wbexec.o_wb_data[18] thedesign.swic.dbg_idata[18]
1 1
.names thedesign.genbus.wbexec.o_wb_data[19] thedesign.swic.dbg_idata[19]
1 1
.names thedesign.genbus.wbexec.o_wb_data[20] thedesign.swic.dbg_idata[20]
1 1
.names thedesign.genbus.wbexec.o_wb_data[21] thedesign.swic.dbg_idata[21]
1 1
.names thedesign.genbus.wbexec.o_wb_data[22] thedesign.swic.dbg_idata[22]
1 1
.names thedesign.genbus.wbexec.o_wb_data[23] thedesign.swic.dbg_idata[23]
1 1
.names thedesign.genbus.wbexec.o_wb_data[24] thedesign.swic.dbg_idata[24]
1 1
.names thedesign.genbus.wbexec.o_wb_data[25] thedesign.swic.dbg_idata[25]
1 1
.names thedesign.genbus.wbexec.o_wb_data[26] thedesign.swic.dbg_idata[26]
1 1
.names thedesign.genbus.wbexec.o_wb_data[27] thedesign.swic.dbg_idata[27]
1 1
.names thedesign.genbus.wbexec.o_wb_data[28] thedesign.swic.dbg_idata[28]
1 1
.names thedesign.genbus.wbexec.o_wb_data[29] thedesign.swic.dbg_idata[29]
1 1
.names thedesign.genbus.wbexec.o_wb_data[30] thedesign.swic.dbg_idata[30]
1 1
.names thedesign.genbus.wbexec.o_wb_data[31] thedesign.swic.dbg_idata[31]
1 1
.names thedesign.genbus.wbexec.o_wb_we thedesign.swic.dbg_we
1 1
.names clk_40mhz thedesign.swic.i_clk
1 1
.names thedesign.swic.dbg_addr thedesign.swic.i_dbg_addr
1 1
.names thedesign.genbus.wbexec.o_wb_cyc thedesign.swic.i_dbg_cyc
1 1
.names thedesign.genbus.wbexec.o_wb_data[0] thedesign.swic.i_dbg_data[0]
1 1
.names thedesign.genbus.wbexec.o_wb_data[1] thedesign.swic.i_dbg_data[1]
1 1
.names thedesign.genbus.wbexec.o_wb_data[2] thedesign.swic.i_dbg_data[2]
1 1
.names thedesign.genbus.wbexec.o_wb_data[3] thedesign.swic.i_dbg_data[3]
1 1
.names thedesign.genbus.wbexec.o_wb_data[4] thedesign.swic.i_dbg_data[4]
1 1
.names thedesign.genbus.wbexec.o_wb_data[5] thedesign.swic.i_dbg_data[5]
1 1
.names thedesign.genbus.wbexec.o_wb_data[6] thedesign.swic.i_dbg_data[6]
1 1
.names thedesign.genbus.wbexec.o_wb_data[7] thedesign.swic.i_dbg_data[7]
1 1
.names thedesign.genbus.wbexec.o_wb_data[8] thedesign.swic.i_dbg_data[8]
1 1
.names thedesign.genbus.wbexec.o_wb_data[9] thedesign.swic.i_dbg_data[9]
1 1
.names thedesign.genbus.wbexec.o_wb_data[10] thedesign.swic.i_dbg_data[10]
1 1
.names thedesign.genbus.wbexec.o_wb_data[11] thedesign.swic.i_dbg_data[11]
1 1
.names thedesign.genbus.wbexec.o_wb_data[12] thedesign.swic.i_dbg_data[12]
1 1
.names thedesign.genbus.wbexec.o_wb_data[13] thedesign.swic.i_dbg_data[13]
1 1
.names thedesign.genbus.wbexec.o_wb_data[14] thedesign.swic.i_dbg_data[14]
1 1
.names thedesign.genbus.wbexec.o_wb_data[15] thedesign.swic.i_dbg_data[15]
1 1
.names thedesign.genbus.wbexec.o_wb_data[16] thedesign.swic.i_dbg_data[16]
1 1
.names thedesign.genbus.wbexec.o_wb_data[17] thedesign.swic.i_dbg_data[17]
1 1
.names thedesign.genbus.wbexec.o_wb_data[18] thedesign.swic.i_dbg_data[18]
1 1
.names thedesign.genbus.wbexec.o_wb_data[19] thedesign.swic.i_dbg_data[19]
1 1
.names thedesign.genbus.wbexec.o_wb_data[20] thedesign.swic.i_dbg_data[20]
1 1
.names thedesign.genbus.wbexec.o_wb_data[21] thedesign.swic.i_dbg_data[21]
1 1
.names thedesign.genbus.wbexec.o_wb_data[22] thedesign.swic.i_dbg_data[22]
1 1
.names thedesign.genbus.wbexec.o_wb_data[23] thedesign.swic.i_dbg_data[23]
1 1
.names thedesign.genbus.wbexec.o_wb_data[24] thedesign.swic.i_dbg_data[24]
1 1
.names thedesign.genbus.wbexec.o_wb_data[25] thedesign.swic.i_dbg_data[25]
1 1
.names thedesign.genbus.wbexec.o_wb_data[26] thedesign.swic.i_dbg_data[26]
1 1
.names thedesign.genbus.wbexec.o_wb_data[27] thedesign.swic.i_dbg_data[27]
1 1
.names thedesign.genbus.wbexec.o_wb_data[28] thedesign.swic.i_dbg_data[28]
1 1
.names thedesign.genbus.wbexec.o_wb_data[29] thedesign.swic.i_dbg_data[29]
1 1
.names thedesign.genbus.wbexec.o_wb_data[30] thedesign.swic.i_dbg_data[30]
1 1
.names thedesign.genbus.wbexec.o_wb_data[31] thedesign.swic.i_dbg_data[31]
1 1
.names thedesign.genbus.wbexec.o_wb_we thedesign.swic.i_dbg_we
1 1
.names thedesign.buspici.r_interrupt thedesign.swic.i_ext_int
1 1
.names thedesign.cpu_reset thedesign.swic.i_reset
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[0] thedesign.swic.i_wb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[1] thedesign.swic.i_wb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[2] thedesign.swic.i_wb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[3] thedesign.swic.i_wb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[4] thedesign.swic.i_wb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[5] thedesign.swic.i_wb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[6] thedesign.swic.i_wb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[7] thedesign.swic.i_wb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[8] thedesign.swic.i_wb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[9] thedesign.swic.i_wb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[10] thedesign.swic.i_wb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[11] thedesign.swic.i_wb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[12] thedesign.swic.i_wb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[13] thedesign.swic.i_wb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[14] thedesign.swic.i_wb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[15] thedesign.swic.i_wb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[16] thedesign.swic.i_wb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[17] thedesign.swic.i_wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[18] thedesign.swic.i_wb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[19] thedesign.swic.i_wb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[20] thedesign.swic.i_wb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[21] thedesign.swic.i_wb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[22] thedesign.swic.i_wb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[23] thedesign.swic.i_wb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[24] thedesign.swic.i_wb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[25] thedesign.swic.i_wb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[26] thedesign.swic.i_wb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[27] thedesign.swic.i_wb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[28] thedesign.swic.i_wb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[29] thedesign.swic.i_wb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[30] thedesign.swic.i_wb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[31] thedesign.swic.i_wb_data[31]
1 1
.names thedesign.swic.dbg_ack thedesign.swic.o_dbg_ack
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[0] thedesign.swic.o_wb_data[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[1] thedesign.swic.o_wb_data[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[2] thedesign.swic.o_wb_data[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[3] thedesign.swic.o_wb_data[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[4] thedesign.swic.o_wb_data[4]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[5] thedesign.swic.o_wb_data[5]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[6] thedesign.swic.o_wb_data[6]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[7] thedesign.swic.o_wb_data[7]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[8] thedesign.swic.o_wb_data[8]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[9] thedesign.swic.o_wb_data[9]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[10] thedesign.swic.o_wb_data[10]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[11] thedesign.swic.o_wb_data[11]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[12] thedesign.swic.o_wb_data[12]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[13] thedesign.swic.o_wb_data[13]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[14] thedesign.swic.o_wb_data[14]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[15] thedesign.swic.o_wb_data[15]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[16] thedesign.swic.o_wb_data[16]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[17] thedesign.swic.o_wb_data[17]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[18] thedesign.swic.o_wb_data[18]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[19] thedesign.swic.o_wb_data[19]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[20] thedesign.swic.o_wb_data[20]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[21] thedesign.swic.o_wb_data[21]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[22] thedesign.swic.o_wb_data[22]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[23] thedesign.swic.o_wb_data[23]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[24] thedesign.swic.o_wb_data[24]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[25] thedesign.swic.o_wb_data[25]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[26] thedesign.swic.o_wb_data[26]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[27] thedesign.swic.o_wb_data[27]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[28] thedesign.swic.o_wb_data[28]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[29] thedesign.swic.o_wb_data[29]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[30] thedesign.swic.o_wb_data[30]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[31] thedesign.swic.o_wb_data[31]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[0] thedesign.swic.o_wb_sel[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[1] thedesign.swic.o_wb_sel[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[2] thedesign.swic.o_wb_sel[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[3] thedesign.swic.o_wb_sel[3]
1 1
.names clk_40mhz thedesign.swic.thecpu.DIVIDE.thedivide.i_clk
1 1
.names thedesign.swic.thecpu.r_op_Bv[0] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[0]
1 1
.names thedesign.swic.thecpu.r_op_Bv[1] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[1]
1 1
.names thedesign.swic.thecpu.r_op_Bv[2] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[2]
1 1
.names thedesign.swic.thecpu.r_op_Bv[3] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[3]
1 1
.names thedesign.swic.thecpu.r_op_Bv[4] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[4]
1 1
.names thedesign.swic.thecpu.r_op_Bv[5] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[5]
1 1
.names thedesign.swic.thecpu.r_op_Bv[6] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[6]
1 1
.names thedesign.swic.thecpu.r_op_Bv[7] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[7]
1 1
.names thedesign.swic.thecpu.r_op_Bv[8] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[8]
1 1
.names thedesign.swic.thecpu.r_op_Bv[9] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[9]
1 1
.names thedesign.swic.thecpu.r_op_Bv[10] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[10]
1 1
.names thedesign.swic.thecpu.r_op_Bv[11] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[11]
1 1
.names thedesign.swic.thecpu.r_op_Bv[12] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[12]
1 1
.names thedesign.swic.thecpu.r_op_Bv[13] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[13]
1 1
.names thedesign.swic.thecpu.r_op_Bv[14] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[14]
1 1
.names thedesign.swic.thecpu.r_op_Bv[15] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[15]
1 1
.names thedesign.swic.thecpu.r_op_Bv[16] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[16]
1 1
.names thedesign.swic.thecpu.r_op_Bv[17] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[17]
1 1
.names thedesign.swic.thecpu.r_op_Bv[18] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[18]
1 1
.names thedesign.swic.thecpu.r_op_Bv[19] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[19]
1 1
.names thedesign.swic.thecpu.r_op_Bv[20] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[20]
1 1
.names thedesign.swic.thecpu.r_op_Bv[21] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[21]
1 1
.names thedesign.swic.thecpu.r_op_Bv[22] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[22]
1 1
.names thedesign.swic.thecpu.r_op_Bv[23] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[23]
1 1
.names thedesign.swic.thecpu.r_op_Bv[24] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[24]
1 1
.names thedesign.swic.thecpu.r_op_Bv[25] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[25]
1 1
.names thedesign.swic.thecpu.r_op_Bv[26] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[26]
1 1
.names thedesign.swic.thecpu.r_op_Bv[27] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[27]
1 1
.names thedesign.swic.thecpu.r_op_Bv[28] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[28]
1 1
.names thedesign.swic.thecpu.r_op_Bv[29] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[29]
1 1
.names thedesign.swic.thecpu.r_op_Bv[30] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[30]
1 1
.names thedesign.swic.thecpu.r_op_Bv[31] thedesign.swic.thecpu.DIVIDE.thedivide.i_denominator[31]
1 1
.names thedesign.swic.thecpu.r_op_Av[0] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[0]
1 1
.names thedesign.swic.thecpu.r_op_Av[1] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[1]
1 1
.names thedesign.swic.thecpu.r_op_Av[2] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[2]
1 1
.names thedesign.swic.thecpu.r_op_Av[3] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[3]
1 1
.names thedesign.swic.thecpu.r_op_Av[4] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[4]
1 1
.names thedesign.swic.thecpu.r_op_Av[5] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[5]
1 1
.names thedesign.swic.thecpu.r_op_Av[6] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[6]
1 1
.names thedesign.swic.thecpu.r_op_Av[7] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[7]
1 1
.names thedesign.swic.thecpu.r_op_Av[8] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[8]
1 1
.names thedesign.swic.thecpu.r_op_Av[9] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[9]
1 1
.names thedesign.swic.thecpu.r_op_Av[10] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[10]
1 1
.names thedesign.swic.thecpu.r_op_Av[11] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[11]
1 1
.names thedesign.swic.thecpu.r_op_Av[12] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[12]
1 1
.names thedesign.swic.thecpu.r_op_Av[13] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[13]
1 1
.names thedesign.swic.thecpu.r_op_Av[14] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[14]
1 1
.names thedesign.swic.thecpu.r_op_Av[15] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[15]
1 1
.names thedesign.swic.thecpu.r_op_Av[16] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[16]
1 1
.names thedesign.swic.thecpu.r_op_Av[17] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[17]
1 1
.names thedesign.swic.thecpu.r_op_Av[18] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[18]
1 1
.names thedesign.swic.thecpu.r_op_Av[19] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[19]
1 1
.names thedesign.swic.thecpu.r_op_Av[20] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[20]
1 1
.names thedesign.swic.thecpu.r_op_Av[21] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[21]
1 1
.names thedesign.swic.thecpu.r_op_Av[22] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[22]
1 1
.names thedesign.swic.thecpu.r_op_Av[23] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[23]
1 1
.names thedesign.swic.thecpu.r_op_Av[24] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[24]
1 1
.names thedesign.swic.thecpu.r_op_Av[25] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[25]
1 1
.names thedesign.swic.thecpu.r_op_Av[26] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[26]
1 1
.names thedesign.swic.thecpu.r_op_Av[27] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[27]
1 1
.names thedesign.swic.thecpu.r_op_Av[28] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[28]
1 1
.names thedesign.swic.thecpu.r_op_Av[29] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[29]
1 1
.names thedesign.swic.thecpu.r_op_Av[30] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[30]
1 1
.names thedesign.swic.thecpu.r_op_Av[31] thedesign.swic.thecpu.DIVIDE.thedivide.i_numerator[31]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.r_z thedesign.swic.thecpu.DIVIDE.thedivide.o_flags[0]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.r_c thedesign.swic.thecpu.DIVIDE.thedivide.o_flags[1]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.w_n thedesign.swic.thecpu.DIVIDE.thedivide.o_flags[2]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.w_n thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[31]
1 1
.names thedesign.swic.thecpu.r_op_Bv[0] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[0]
1 1
.names thedesign.swic.thecpu.r_op_Bv[1] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[1]
1 1
.names thedesign.swic.thecpu.r_op_Bv[2] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[2]
1 1
.names thedesign.swic.thecpu.r_op_Bv[3] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[3]
1 1
.names thedesign.swic.thecpu.r_op_Bv[4] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[4]
1 1
.names thedesign.swic.thecpu.r_op_Bv[5] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[5]
1 1
.names thedesign.swic.thecpu.r_op_Bv[6] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[6]
1 1
.names thedesign.swic.thecpu.r_op_Bv[7] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[7]
1 1
.names thedesign.swic.thecpu.r_op_Bv[8] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[8]
1 1
.names thedesign.swic.thecpu.r_op_Bv[9] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[9]
1 1
.names thedesign.swic.thecpu.r_op_Bv[10] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[10]
1 1
.names thedesign.swic.thecpu.r_op_Bv[11] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[11]
1 1
.names thedesign.swic.thecpu.r_op_Bv[12] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[12]
1 1
.names thedesign.swic.thecpu.r_op_Bv[13] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[13]
1 1
.names thedesign.swic.thecpu.r_op_Bv[14] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[14]
1 1
.names thedesign.swic.thecpu.r_op_Bv[15] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[15]
1 1
.names thedesign.swic.thecpu.r_op_Bv[16] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[16]
1 1
.names thedesign.swic.thecpu.r_op_Bv[17] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[17]
1 1
.names thedesign.swic.thecpu.r_op_Bv[18] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[18]
1 1
.names thedesign.swic.thecpu.r_op_Bv[19] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[19]
1 1
.names thedesign.swic.thecpu.r_op_Bv[20] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[20]
1 1
.names thedesign.swic.thecpu.r_op_Bv[21] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[21]
1 1
.names thedesign.swic.thecpu.r_op_Bv[22] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[22]
1 1
.names thedesign.swic.thecpu.r_op_Bv[23] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[23]
1 1
.names thedesign.swic.thecpu.r_op_Bv[24] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[24]
1 1
.names thedesign.swic.thecpu.r_op_Bv[25] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[25]
1 1
.names thedesign.swic.thecpu.r_op_Bv[26] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[26]
1 1
.names thedesign.swic.thecpu.r_op_Bv[27] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[27]
1 1
.names thedesign.swic.thecpu.r_op_Bv[28] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[28]
1 1
.names thedesign.swic.thecpu.r_op_Bv[29] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[29]
1 1
.names thedesign.swic.thecpu.r_op_Bv[30] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[30]
1 1
.names thedesign.swic.thecpu.r_op_Bv[31] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_addr[31]
1 1
.names clk_40mhz thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_clk
1 1
.names thedesign.swic.thecpu.r_op_Av[0] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[0]
1 1
.names thedesign.swic.thecpu.r_op_Av[1] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[1]
1 1
.names thedesign.swic.thecpu.r_op_Av[2] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[2]
1 1
.names thedesign.swic.thecpu.r_op_Av[3] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[3]
1 1
.names thedesign.swic.thecpu.r_op_Av[4] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[4]
1 1
.names thedesign.swic.thecpu.r_op_Av[5] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[5]
1 1
.names thedesign.swic.thecpu.r_op_Av[6] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[6]
1 1
.names thedesign.swic.thecpu.r_op_Av[7] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[7]
1 1
.names thedesign.swic.thecpu.r_op_Av[8] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[8]
1 1
.names thedesign.swic.thecpu.r_op_Av[9] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[9]
1 1
.names thedesign.swic.thecpu.r_op_Av[10] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[10]
1 1
.names thedesign.swic.thecpu.r_op_Av[11] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[11]
1 1
.names thedesign.swic.thecpu.r_op_Av[12] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[12]
1 1
.names thedesign.swic.thecpu.r_op_Av[13] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[13]
1 1
.names thedesign.swic.thecpu.r_op_Av[14] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[14]
1 1
.names thedesign.swic.thecpu.r_op_Av[15] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[15]
1 1
.names thedesign.swic.thecpu.r_op_Av[16] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[16]
1 1
.names thedesign.swic.thecpu.r_op_Av[17] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[17]
1 1
.names thedesign.swic.thecpu.r_op_Av[18] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[18]
1 1
.names thedesign.swic.thecpu.r_op_Av[19] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[19]
1 1
.names thedesign.swic.thecpu.r_op_Av[20] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[20]
1 1
.names thedesign.swic.thecpu.r_op_Av[21] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[21]
1 1
.names thedesign.swic.thecpu.r_op_Av[22] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[22]
1 1
.names thedesign.swic.thecpu.r_op_Av[23] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[23]
1 1
.names thedesign.swic.thecpu.r_op_Av[24] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[24]
1 1
.names thedesign.swic.thecpu.r_op_Av[25] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[25]
1 1
.names thedesign.swic.thecpu.r_op_Av[26] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[26]
1 1
.names thedesign.swic.thecpu.r_op_Av[27] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[27]
1 1
.names thedesign.swic.thecpu.r_op_Av[28] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[28]
1 1
.names thedesign.swic.thecpu.r_op_Av[29] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[29]
1 1
.names thedesign.swic.thecpu.r_op_Av[30] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[30]
1 1
.names thedesign.swic.thecpu.r_op_Av[31] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_data[31]
1 1
.names $false thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_lock
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.i_signed thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_op[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[1] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_op[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[2] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_op[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[0] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_oreg[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[1] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_oreg[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[2] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_oreg[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[3] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_oreg[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[4] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_oreg[4]
1 1
.names thedesign.swic.cmd_reset thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_reset
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[0] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[1] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[2] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[3] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[4] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[5] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[6] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[7] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[8] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[9] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[10] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[11] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[12] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[13] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[14] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[15] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[16] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[17] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[18] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[19] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[20] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[21] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[22] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[23] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[24] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[25] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[26] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[27] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[28] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[29] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[30] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[31] thedesign.swic.thecpu.NO_CACHE.MEM.domem.i_wb_data[31]
1 1
.names $false thedesign.swic.thecpu.NO_CACHE.MEM.domem.lcl_stb
1 1
.names $false thedesign.swic.thecpu.NO_CACHE.MEM.domem.lock_gbl
1 1
.names $false thedesign.swic.thecpu.NO_CACHE.MEM.domem.lock_lcl
1 1
.names $false thedesign.swic.thecpu.NO_CACHE.MEM.domem.lock_unused[0]
1 1
.names $false thedesign.swic.thecpu.NO_CACHE.MEM.domem.lock_unused[1]
1 1
.names $false thedesign.swic.thecpu.NO_CACHE.MEM.domem.lock_unused[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_gbl thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_cyc_gbl
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_cyc_lcl
1 1
.names $false thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_lcl
1 1
.names $undef thedesign.swic.thecpu.SET_USER_PC.r_upc[0]
1 1
.names $undef thedesign.swic.thecpu.SET_USER_PC.r_upc[1]
1 1
.names thedesign.swic.thecpu.doalu.r_busy thedesign.swic.thecpu.alu_busy
1 1
.names thedesign.swic.thecpu.doalu.i_stb thedesign.swic.thecpu.alu_ce
1 1
.names thedesign.swic.thecpu.doalu.c thedesign.swic.thecpu.alu_flags[1]
1 1
.names thedesign.swic.thecpu.SET_GIE.r_gie thedesign.swic.thecpu.alu_gie
1 1
.names thedesign.swic.thecpu.op_illegal thedesign.swic.thecpu.alu_illegal
1 1
.names $false thedesign.swic.thecpu.alu_pc[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[1] thedesign.swic.thecpu.alu_pc[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[2] thedesign.swic.thecpu.alu_pc[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[3] thedesign.swic.thecpu.alu_pc[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[4] thedesign.swic.thecpu.alu_pc[4]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[5] thedesign.swic.thecpu.alu_pc[5]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[6] thedesign.swic.thecpu.alu_pc[6]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[7] thedesign.swic.thecpu.alu_pc[7]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[8] thedesign.swic.thecpu.alu_pc[8]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[9] thedesign.swic.thecpu.alu_pc[9]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[10] thedesign.swic.thecpu.alu_pc[10]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[11] thedesign.swic.thecpu.alu_pc[11]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[12] thedesign.swic.thecpu.alu_pc[12]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[13] thedesign.swic.thecpu.alu_pc[13]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[14] thedesign.swic.thecpu.alu_pc[14]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[15] thedesign.swic.thecpu.alu_pc[15]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[16] thedesign.swic.thecpu.alu_pc[16]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[17] thedesign.swic.thecpu.alu_pc[17]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[18] thedesign.swic.thecpu.alu_pc[18]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[19] thedesign.swic.thecpu.alu_pc[19]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[20] thedesign.swic.thecpu.alu_pc[20]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[21] thedesign.swic.thecpu.alu_pc[21]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[22] thedesign.swic.thecpu.alu_pc[22]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[23] thedesign.swic.thecpu.alu_pc[23]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[24] thedesign.swic.thecpu.alu_pc[24]
1 1
.names thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase thedesign.swic.thecpu.alu_phase
1 1
.names thedesign.swic.thecpu.doalu.o_c[0] thedesign.swic.thecpu.alu_result[0]
1 1
.names thedesign.swic.thecpu.doalu.o_c[1] thedesign.swic.thecpu.alu_result[1]
1 1
.names thedesign.swic.thecpu.doalu.o_c[2] thedesign.swic.thecpu.alu_result[2]
1 1
.names thedesign.swic.thecpu.doalu.o_c[3] thedesign.swic.thecpu.alu_result[3]
1 1
.names thedesign.swic.thecpu.doalu.o_c[4] thedesign.swic.thecpu.alu_result[4]
1 1
.names thedesign.swic.thecpu.doalu.o_c[5] thedesign.swic.thecpu.alu_result[5]
1 1
.names thedesign.swic.thecpu.doalu.o_c[6] thedesign.swic.thecpu.alu_result[6]
1 1
.names thedesign.swic.thecpu.doalu.o_c[7] thedesign.swic.thecpu.alu_result[7]
1 1
.names thedesign.swic.thecpu.doalu.o_c[8] thedesign.swic.thecpu.alu_result[8]
1 1
.names thedesign.swic.thecpu.doalu.o_c[9] thedesign.swic.thecpu.alu_result[9]
1 1
.names thedesign.swic.thecpu.doalu.o_c[10] thedesign.swic.thecpu.alu_result[10]
1 1
.names thedesign.swic.thecpu.doalu.o_c[11] thedesign.swic.thecpu.alu_result[11]
1 1
.names thedesign.swic.thecpu.doalu.o_c[12] thedesign.swic.thecpu.alu_result[12]
1 1
.names thedesign.swic.thecpu.doalu.o_c[13] thedesign.swic.thecpu.alu_result[13]
1 1
.names thedesign.swic.thecpu.doalu.o_c[14] thedesign.swic.thecpu.alu_result[14]
1 1
.names thedesign.swic.thecpu.doalu.o_c[15] thedesign.swic.thecpu.alu_result[15]
1 1
.names thedesign.swic.thecpu.doalu.o_c[16] thedesign.swic.thecpu.alu_result[16]
1 1
.names thedesign.swic.thecpu.doalu.o_c[17] thedesign.swic.thecpu.alu_result[17]
1 1
.names thedesign.swic.thecpu.doalu.o_c[18] thedesign.swic.thecpu.alu_result[18]
1 1
.names thedesign.swic.thecpu.doalu.o_c[19] thedesign.swic.thecpu.alu_result[19]
1 1
.names thedesign.swic.thecpu.doalu.o_c[20] thedesign.swic.thecpu.alu_result[20]
1 1
.names thedesign.swic.thecpu.doalu.o_c[21] thedesign.swic.thecpu.alu_result[21]
1 1
.names thedesign.swic.thecpu.doalu.o_c[22] thedesign.swic.thecpu.alu_result[22]
1 1
.names thedesign.swic.thecpu.doalu.o_c[23] thedesign.swic.thecpu.alu_result[23]
1 1
.names thedesign.swic.thecpu.doalu.o_c[24] thedesign.swic.thecpu.alu_result[24]
1 1
.names thedesign.swic.thecpu.doalu.o_c[25] thedesign.swic.thecpu.alu_result[25]
1 1
.names thedesign.swic.thecpu.doalu.o_c[26] thedesign.swic.thecpu.alu_result[26]
1 1
.names thedesign.swic.thecpu.doalu.o_c[27] thedesign.swic.thecpu.alu_result[27]
1 1
.names thedesign.swic.thecpu.doalu.o_c[28] thedesign.swic.thecpu.alu_result[28]
1 1
.names thedesign.swic.thecpu.doalu.o_c[29] thedesign.swic.thecpu.alu_result[29]
1 1
.names thedesign.swic.thecpu.doalu.o_c[30] thedesign.swic.thecpu.alu_result[30]
1 1
.names thedesign.swic.thecpu.doalu.n thedesign.swic.thecpu.alu_result[31]
1 1
.names thedesign.swic.thecpu.doalu.o_valid thedesign.swic.thecpu.alu_valid
1 1
.names thedesign.swic.thecpu.r_op_break thedesign.swic.thecpu.break_pending
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err thedesign.swic.thecpu.bus_err
1 1
.names $false thedesign.swic.thecpu.bus_lock
1 1
.names $false thedesign.swic.thecpu.cc_invalid_for_dcd
1 1
.names thedesign.swic.thecpu.new_pc thedesign.swic.thecpu.clear_pipeline
1 1
.names thedesign.swic.thecpu.pf_pc[2] thedesign.swic.thecpu.dbg_pc[0]
1 1
.names thedesign.swic.thecpu.pf_pc[3] thedesign.swic.thecpu.dbg_pc[1]
1 1
.names thedesign.swic.thecpu.pf_pc[4] thedesign.swic.thecpu.dbg_pc[2]
1 1
.names thedesign.swic.thecpu.pf_pc[5] thedesign.swic.thecpu.dbg_pc[3]
1 1
.names thedesign.swic.thecpu.pf_pc[6] thedesign.swic.thecpu.dbg_pc[4]
1 1
.names thedesign.swic.thecpu.pf_pc[7] thedesign.swic.thecpu.dbg_pc[5]
1 1
.names thedesign.swic.thecpu.pf_pc[8] thedesign.swic.thecpu.dbg_pc[6]
1 1
.names thedesign.swic.thecpu.pf_pc[9] thedesign.swic.thecpu.dbg_pc[7]
1 1
.names thedesign.swic.thecpu.pf_pc[10] thedesign.swic.thecpu.dbg_pc[8]
1 1
.names thedesign.swic.thecpu.pf_pc[11] thedesign.swic.thecpu.dbg_pc[9]
1 1
.names thedesign.swic.thecpu.pf_pc[12] thedesign.swic.thecpu.dbg_pc[10]
1 1
.names thedesign.swic.thecpu.pf_pc[13] thedesign.swic.thecpu.dbg_pc[11]
1 1
.names thedesign.swic.thecpu.pf_pc[14] thedesign.swic.thecpu.dbg_pc[12]
1 1
.names thedesign.swic.thecpu.pf_pc[15] thedesign.swic.thecpu.dbg_pc[13]
1 1
.names thedesign.swic.thecpu.pf_pc[16] thedesign.swic.thecpu.dbg_pc[14]
1 1
.names thedesign.swic.thecpu.pf_pc[17] thedesign.swic.thecpu.dbg_pc[15]
1 1
.names thedesign.swic.thecpu.pf_pc[18] thedesign.swic.thecpu.dbg_pc[16]
1 1
.names thedesign.swic.thecpu.pf_pc[19] thedesign.swic.thecpu.dbg_pc[17]
1 1
.names thedesign.swic.thecpu.pf_pc[20] thedesign.swic.thecpu.dbg_pc[18]
1 1
.names thedesign.swic.thecpu.pf_pc[21] thedesign.swic.thecpu.dbg_pc[19]
1 1
.names thedesign.swic.thecpu.pf_pc[22] thedesign.swic.thecpu.dbg_pc[20]
1 1
.names thedesign.swic.thecpu.pf_pc[23] thedesign.swic.thecpu.dbg_pc[21]
1 1
.names thedesign.swic.thecpu.pf_pc[24] thedesign.swic.thecpu.dbg_pc[22]
1 1
.names $false thedesign.swic.thecpu.dbg_wb_addr[23]
1 1
.names $false thedesign.swic.thecpu.dbg_wb_addr[24]
1 1
.names $false thedesign.swic.thecpu.dbg_wb_addr[25]
1 1
.names $false thedesign.swic.thecpu.dbg_wb_addr[26]
1 1
.names $false thedesign.swic.thecpu.dbg_wb_addr[27]
1 1
.names $false thedesign.swic.thecpu.dcd_A[0]
1 1
.names $false thedesign.swic.thecpu.dcd_A[1]
1 1
.names $false thedesign.swic.thecpu.dcd_A[2]
1 1
.names $false thedesign.swic.thecpu.dcd_A[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] thedesign.swic.thecpu.dcd_A[4]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_ALU thedesign.swic.thecpu.dcd_ALU
1 1
.names $false thedesign.swic.thecpu.dcd_A_stall
1 1
.names $false thedesign.swic.thecpu.dcd_B[0]
1 1
.names $false thedesign.swic.thecpu.dcd_B[1]
1 1
.names $false thedesign.swic.thecpu.dcd_B[2]
1 1
.names $false thedesign.swic.thecpu.dcd_B[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] thedesign.swic.thecpu.dcd_B[4]
1 1
.names $false thedesign.swic.thecpu.dcd_B_stall
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_DV thedesign.swic.thecpu.dcd_DIV
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_cond[0] thedesign.swic.thecpu.dcd_F[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_cond[1] thedesign.swic.thecpu.dcd_F[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_cond[2] thedesign.swic.thecpu.dcd_F[2]
1 1
.names $undef thedesign.swic.thecpu.dcd_F[3]
1 1
.names $false thedesign.swic.thecpu.dcd_FP
1 1
.names $false thedesign.swic.thecpu.dcd_F_stall
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[0] thedesign.swic.thecpu.dcd_I[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[1] thedesign.swic.thecpu.dcd_I[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[2] thedesign.swic.thecpu.dcd_I[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[3] thedesign.swic.thecpu.dcd_I[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[4] thedesign.swic.thecpu.dcd_I[4]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[5] thedesign.swic.thecpu.dcd_I[5]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[6] thedesign.swic.thecpu.dcd_I[6]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[7] thedesign.swic.thecpu.dcd_I[7]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[8] thedesign.swic.thecpu.dcd_I[8]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[9] thedesign.swic.thecpu.dcd_I[9]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[10] thedesign.swic.thecpu.dcd_I[10]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[11] thedesign.swic.thecpu.dcd_I[11]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[12] thedesign.swic.thecpu.dcd_I[12]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[13] thedesign.swic.thecpu.dcd_I[13]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[14] thedesign.swic.thecpu.dcd_I[14]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[15] thedesign.swic.thecpu.dcd_I[15]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[16] thedesign.swic.thecpu.dcd_I[16]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[17] thedesign.swic.thecpu.dcd_I[17]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[18] thedesign.swic.thecpu.dcd_I[18]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[19] thedesign.swic.thecpu.dcd_I[19]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[20] thedesign.swic.thecpu.dcd_I[20]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[21] thedesign.swic.thecpu.dcd_I[21]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.dcd_I[22]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.dcd_I[23]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.dcd_I[24]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.dcd_I[25]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.dcd_I[26]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.dcd_I[27]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.dcd_I[28]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.dcd_I[29]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.dcd_I[30]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.dcd_I[31]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_M thedesign.swic.thecpu.dcd_M
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[0] thedesign.swic.thecpu.dcd_R[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[1] thedesign.swic.thecpu.dcd_R[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[2] thedesign.swic.thecpu.dcd_R[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[3] thedesign.swic.thecpu.dcd_R[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[4] thedesign.swic.thecpu.dcd_R[4]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[0]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[1]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[2]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[3]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[4]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[5]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[6]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[7]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[8]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[9]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[10]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[11]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[12]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[13]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[14]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[15]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[16]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[17]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[18]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[19]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[20]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[21]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[22]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[23]
1 1
.names $false thedesign.swic.thecpu.dcd_branch_pc[24]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_break thedesign.swic.thecpu.dcd_break
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_ce thedesign.swic.thecpu.dcd_ce
1 1
.names $false thedesign.swic.thecpu.dcd_early_branch
1 1
.names $false thedesign.swic.thecpu.dcd_early_branch_stb
1 1
.names thedesign.swic.thecpu.SET_GIE.r_gie thedesign.swic.thecpu.dcd_gie
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_illegal thedesign.swic.thecpu.dcd_illegal
1 1
.names $false thedesign.swic.thecpu.dcd_ljmp
1 1
.names $false thedesign.swic.thecpu.dcd_lock
1 1
.names $false thedesign.swic.thecpu.dcd_lock_unused
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.i_signed thedesign.swic.thecpu.dcd_opn[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[1] thedesign.swic.thecpu.dcd_opn[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[2] thedesign.swic.thecpu.dcd_opn[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[3] thedesign.swic.thecpu.dcd_opn[3]
1 1
.names $false thedesign.swic.thecpu.dcd_pc[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[1] thedesign.swic.thecpu.dcd_pc[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[2] thedesign.swic.thecpu.dcd_pc[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[3] thedesign.swic.thecpu.dcd_pc[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[4] thedesign.swic.thecpu.dcd_pc[4]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[5] thedesign.swic.thecpu.dcd_pc[5]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[6] thedesign.swic.thecpu.dcd_pc[6]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[7] thedesign.swic.thecpu.dcd_pc[7]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[8] thedesign.swic.thecpu.dcd_pc[8]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[9] thedesign.swic.thecpu.dcd_pc[9]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[10] thedesign.swic.thecpu.dcd_pc[10]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[11] thedesign.swic.thecpu.dcd_pc[11]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[12] thedesign.swic.thecpu.dcd_pc[12]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[13] thedesign.swic.thecpu.dcd_pc[13]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[14] thedesign.swic.thecpu.dcd_pc[14]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[15] thedesign.swic.thecpu.dcd_pc[15]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[16] thedesign.swic.thecpu.dcd_pc[16]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[17] thedesign.swic.thecpu.dcd_pc[17]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[18] thedesign.swic.thecpu.dcd_pc[18]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[19] thedesign.swic.thecpu.dcd_pc[19]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[20] thedesign.swic.thecpu.dcd_pc[20]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[21] thedesign.swic.thecpu.dcd_pc[21]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[22] thedesign.swic.thecpu.dcd_pc[22]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[23] thedesign.swic.thecpu.dcd_pc[23]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[24] thedesign.swic.thecpu.dcd_pc[24]
1 1
.names thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase thedesign.swic.thecpu.dcd_phase
1 1
.names $false thedesign.swic.thecpu.dcd_pipe
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[27] thedesign.swic.thecpu.dcd_preA[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[28] thedesign.swic.thecpu.dcd_preA[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[29] thedesign.swic.thecpu.dcd_preA[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[30] thedesign.swic.thecpu.dcd_preA[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_rB thedesign.swic.thecpu.dcd_rB
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_valid thedesign.swic.thecpu.dcd_valid
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_wF thedesign.swic.thecpu.dcd_wF
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_wR thedesign.swic.thecpu.dcd_wR
1 1
.names $false thedesign.swic.thecpu.debug_flags[0]
1 1
.names thedesign.swic.thecpu.new_pc thedesign.swic.thecpu.debug_flags[1]
1 1
.names $false thedesign.swic.thecpu.debug_flags[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we thedesign.swic.thecpu.debug_flags[4]
1 1
.names thedesign.swic.thecpu.mem_ce thedesign.swic.thecpu.debug_flags[5]
1 1
.names thedesign.swic.thecpu.alu_wF thedesign.swic.thecpu.debug_flags[6]
1 1
.names thedesign.swic.thecpu.op_illegal thedesign.swic.thecpu.debug_flags[7]
1 1
.names thedesign.swic.thecpu.alu_wR thedesign.swic.thecpu.debug_flags[8]
1 1
.names thedesign.swic.thecpu.doalu.r_busy thedesign.swic.thecpu.debug_flags[9]
1 1
.names thedesign.swic.thecpu.doalu.i_stb thedesign.swic.thecpu.debug_flags[10]
1 1
.names $false thedesign.swic.thecpu.debug_flags[11]
1 1
.names thedesign.swic.thecpu.op_valid thedesign.swic.thecpu.debug_flags[12]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_valid thedesign.swic.thecpu.debug_flags[13]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_valid thedesign.swic.thecpu.debug_flags[15]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_ce thedesign.swic.thecpu.debug_flags[16]
1 1
.names thedesign.swic.thecpu.pf.o_illegal thedesign.swic.thecpu.debug_flags[17]
1 1
.names thedesign.swic.thecpu.pf.o_valid thedesign.swic.thecpu.debug_flags[18]
1 1
.names thedesign.swic.thecpu.ill_err_i thedesign.swic.thecpu.debug_flags[20]
1 1
.names thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap thedesign.swic.thecpu.debug_flags[21]
1 1
.names thedesign.swic.thecpu.ibus_err_flag thedesign.swic.thecpu.debug_flags[22]
1 1
.names thedesign.swic.thecpu.SET_GIE.r_gie thedesign.swic.thecpu.debug_flags[23]
1 1
.names thedesign.swic.thecpu.sleep thedesign.swic.thecpu.debug_flags[24]
1 1
.names thedesign.swic.cpu_break thedesign.swic.thecpu.debug_flags[25]
1 1
.names thedesign.swic.cmd_data[10] thedesign.swic.thecpu.debug_flags[26]
1 1
.names $false thedesign.swic.thecpu.debug_trigger
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_busy thedesign.swic.thecpu.div_busy
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.i_wr thedesign.swic.thecpu.div_ce
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_err thedesign.swic.thecpu.div_error
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.r_z thedesign.swic.thecpu.div_flags[0]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.r_c thedesign.swic.thecpu.div_flags[1]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.w_n thedesign.swic.thecpu.div_flags[2]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[0] thedesign.swic.thecpu.div_result[0]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[1] thedesign.swic.thecpu.div_result[1]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[2] thedesign.swic.thecpu.div_result[2]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[3] thedesign.swic.thecpu.div_result[3]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[4] thedesign.swic.thecpu.div_result[4]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[5] thedesign.swic.thecpu.div_result[5]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[6] thedesign.swic.thecpu.div_result[6]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[7] thedesign.swic.thecpu.div_result[7]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[8] thedesign.swic.thecpu.div_result[8]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[9] thedesign.swic.thecpu.div_result[9]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[10] thedesign.swic.thecpu.div_result[10]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[11] thedesign.swic.thecpu.div_result[11]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[12] thedesign.swic.thecpu.div_result[12]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[13] thedesign.swic.thecpu.div_result[13]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[14] thedesign.swic.thecpu.div_result[14]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[15] thedesign.swic.thecpu.div_result[15]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[16] thedesign.swic.thecpu.div_result[16]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[17] thedesign.swic.thecpu.div_result[17]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[18] thedesign.swic.thecpu.div_result[18]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[19] thedesign.swic.thecpu.div_result[19]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[20] thedesign.swic.thecpu.div_result[20]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[21] thedesign.swic.thecpu.div_result[21]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[22] thedesign.swic.thecpu.div_result[22]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[23] thedesign.swic.thecpu.div_result[23]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[24] thedesign.swic.thecpu.div_result[24]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[25] thedesign.swic.thecpu.div_result[25]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[26] thedesign.swic.thecpu.div_result[26]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[27] thedesign.swic.thecpu.div_result[27]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[28] thedesign.swic.thecpu.div_result[28]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[29] thedesign.swic.thecpu.div_result[29]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient[30] thedesign.swic.thecpu.div_result[30]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.w_n thedesign.swic.thecpu.div_result[31]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.o_valid thedesign.swic.thecpu.div_valid
1 1
.names $false thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[0]
1 1
.names thedesign.swic.thecpu.r_op_Av[0] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[1]
1 1
.names thedesign.swic.thecpu.r_op_Av[1] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[2]
1 1
.names thedesign.swic.thecpu.r_op_Av[2] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[3]
1 1
.names thedesign.swic.thecpu.r_op_Av[3] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[4]
1 1
.names thedesign.swic.thecpu.r_op_Av[4] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[5]
1 1
.names thedesign.swic.thecpu.r_op_Av[5] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[6]
1 1
.names thedesign.swic.thecpu.r_op_Av[6] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[7]
1 1
.names thedesign.swic.thecpu.r_op_Av[7] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[8]
1 1
.names thedesign.swic.thecpu.r_op_Av[8] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[9]
1 1
.names thedesign.swic.thecpu.r_op_Av[9] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[10]
1 1
.names thedesign.swic.thecpu.r_op_Av[10] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[11]
1 1
.names thedesign.swic.thecpu.r_op_Av[11] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[12]
1 1
.names thedesign.swic.thecpu.r_op_Av[12] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[13]
1 1
.names thedesign.swic.thecpu.r_op_Av[13] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[14]
1 1
.names thedesign.swic.thecpu.r_op_Av[14] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[15]
1 1
.names thedesign.swic.thecpu.r_op_Av[15] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[16]
1 1
.names thedesign.swic.thecpu.r_op_Av[16] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[17]
1 1
.names thedesign.swic.thecpu.r_op_Av[17] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[18]
1 1
.names thedesign.swic.thecpu.r_op_Av[18] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[19]
1 1
.names thedesign.swic.thecpu.r_op_Av[19] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[20]
1 1
.names thedesign.swic.thecpu.r_op_Av[20] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[21]
1 1
.names thedesign.swic.thecpu.r_op_Av[21] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[22]
1 1
.names thedesign.swic.thecpu.r_op_Av[22] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[23]
1 1
.names thedesign.swic.thecpu.r_op_Av[23] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[24]
1 1
.names thedesign.swic.thecpu.r_op_Av[24] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[25]
1 1
.names thedesign.swic.thecpu.r_op_Av[25] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[26]
1 1
.names thedesign.swic.thecpu.r_op_Av[26] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[27]
1 1
.names thedesign.swic.thecpu.r_op_Av[27] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[28]
1 1
.names thedesign.swic.thecpu.r_op_Av[28] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[29]
1 1
.names thedesign.swic.thecpu.r_op_Av[29] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[30]
1 1
.names thedesign.swic.thecpu.r_op_Av[30] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[31]
1 1
.names thedesign.swic.thecpu.r_op_Av[31] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_input[32]
1 1
.names thedesign.swic.thecpu.r_op_Av[31] thedesign.swic.thecpu.doalu.IMPLEMENT_SHIFTS.w_pre_asr_shifted[32]
1 1
.names thedesign.swic.thecpu.r_op_Av[0] thedesign.swic.thecpu.doalu.i_a[0]
1 1
.names thedesign.swic.thecpu.r_op_Av[1] thedesign.swic.thecpu.doalu.i_a[1]
1 1
.names thedesign.swic.thecpu.r_op_Av[2] thedesign.swic.thecpu.doalu.i_a[2]
1 1
.names thedesign.swic.thecpu.r_op_Av[3] thedesign.swic.thecpu.doalu.i_a[3]
1 1
.names thedesign.swic.thecpu.r_op_Av[4] thedesign.swic.thecpu.doalu.i_a[4]
1 1
.names thedesign.swic.thecpu.r_op_Av[5] thedesign.swic.thecpu.doalu.i_a[5]
1 1
.names thedesign.swic.thecpu.r_op_Av[6] thedesign.swic.thecpu.doalu.i_a[6]
1 1
.names thedesign.swic.thecpu.r_op_Av[7] thedesign.swic.thecpu.doalu.i_a[7]
1 1
.names thedesign.swic.thecpu.r_op_Av[8] thedesign.swic.thecpu.doalu.i_a[8]
1 1
.names thedesign.swic.thecpu.r_op_Av[9] thedesign.swic.thecpu.doalu.i_a[9]
1 1
.names thedesign.swic.thecpu.r_op_Av[10] thedesign.swic.thecpu.doalu.i_a[10]
1 1
.names thedesign.swic.thecpu.r_op_Av[11] thedesign.swic.thecpu.doalu.i_a[11]
1 1
.names thedesign.swic.thecpu.r_op_Av[12] thedesign.swic.thecpu.doalu.i_a[12]
1 1
.names thedesign.swic.thecpu.r_op_Av[13] thedesign.swic.thecpu.doalu.i_a[13]
1 1
.names thedesign.swic.thecpu.r_op_Av[14] thedesign.swic.thecpu.doalu.i_a[14]
1 1
.names thedesign.swic.thecpu.r_op_Av[15] thedesign.swic.thecpu.doalu.i_a[15]
1 1
.names thedesign.swic.thecpu.r_op_Av[16] thedesign.swic.thecpu.doalu.i_a[16]
1 1
.names thedesign.swic.thecpu.r_op_Av[17] thedesign.swic.thecpu.doalu.i_a[17]
1 1
.names thedesign.swic.thecpu.r_op_Av[18] thedesign.swic.thecpu.doalu.i_a[18]
1 1
.names thedesign.swic.thecpu.r_op_Av[19] thedesign.swic.thecpu.doalu.i_a[19]
1 1
.names thedesign.swic.thecpu.r_op_Av[20] thedesign.swic.thecpu.doalu.i_a[20]
1 1
.names thedesign.swic.thecpu.r_op_Av[21] thedesign.swic.thecpu.doalu.i_a[21]
1 1
.names thedesign.swic.thecpu.r_op_Av[22] thedesign.swic.thecpu.doalu.i_a[22]
1 1
.names thedesign.swic.thecpu.r_op_Av[23] thedesign.swic.thecpu.doalu.i_a[23]
1 1
.names thedesign.swic.thecpu.r_op_Av[24] thedesign.swic.thecpu.doalu.i_a[24]
1 1
.names thedesign.swic.thecpu.r_op_Av[25] thedesign.swic.thecpu.doalu.i_a[25]
1 1
.names thedesign.swic.thecpu.r_op_Av[26] thedesign.swic.thecpu.doalu.i_a[26]
1 1
.names thedesign.swic.thecpu.r_op_Av[27] thedesign.swic.thecpu.doalu.i_a[27]
1 1
.names thedesign.swic.thecpu.r_op_Av[28] thedesign.swic.thecpu.doalu.i_a[28]
1 1
.names thedesign.swic.thecpu.r_op_Av[29] thedesign.swic.thecpu.doalu.i_a[29]
1 1
.names thedesign.swic.thecpu.r_op_Av[30] thedesign.swic.thecpu.doalu.i_a[30]
1 1
.names thedesign.swic.thecpu.r_op_Av[31] thedesign.swic.thecpu.doalu.i_a[31]
1 1
.names thedesign.swic.thecpu.r_op_Bv[0] thedesign.swic.thecpu.doalu.i_b[0]
1 1
.names thedesign.swic.thecpu.r_op_Bv[1] thedesign.swic.thecpu.doalu.i_b[1]
1 1
.names thedesign.swic.thecpu.r_op_Bv[2] thedesign.swic.thecpu.doalu.i_b[2]
1 1
.names thedesign.swic.thecpu.r_op_Bv[3] thedesign.swic.thecpu.doalu.i_b[3]
1 1
.names thedesign.swic.thecpu.r_op_Bv[4] thedesign.swic.thecpu.doalu.i_b[4]
1 1
.names thedesign.swic.thecpu.r_op_Bv[5] thedesign.swic.thecpu.doalu.i_b[5]
1 1
.names thedesign.swic.thecpu.r_op_Bv[6] thedesign.swic.thecpu.doalu.i_b[6]
1 1
.names thedesign.swic.thecpu.r_op_Bv[7] thedesign.swic.thecpu.doalu.i_b[7]
1 1
.names thedesign.swic.thecpu.r_op_Bv[8] thedesign.swic.thecpu.doalu.i_b[8]
1 1
.names thedesign.swic.thecpu.r_op_Bv[9] thedesign.swic.thecpu.doalu.i_b[9]
1 1
.names thedesign.swic.thecpu.r_op_Bv[10] thedesign.swic.thecpu.doalu.i_b[10]
1 1
.names thedesign.swic.thecpu.r_op_Bv[11] thedesign.swic.thecpu.doalu.i_b[11]
1 1
.names thedesign.swic.thecpu.r_op_Bv[12] thedesign.swic.thecpu.doalu.i_b[12]
1 1
.names thedesign.swic.thecpu.r_op_Bv[13] thedesign.swic.thecpu.doalu.i_b[13]
1 1
.names thedesign.swic.thecpu.r_op_Bv[14] thedesign.swic.thecpu.doalu.i_b[14]
1 1
.names thedesign.swic.thecpu.r_op_Bv[15] thedesign.swic.thecpu.doalu.i_b[15]
1 1
.names thedesign.swic.thecpu.r_op_Bv[16] thedesign.swic.thecpu.doalu.i_b[16]
1 1
.names thedesign.swic.thecpu.r_op_Bv[17] thedesign.swic.thecpu.doalu.i_b[17]
1 1
.names thedesign.swic.thecpu.r_op_Bv[18] thedesign.swic.thecpu.doalu.i_b[18]
1 1
.names thedesign.swic.thecpu.r_op_Bv[19] thedesign.swic.thecpu.doalu.i_b[19]
1 1
.names thedesign.swic.thecpu.r_op_Bv[20] thedesign.swic.thecpu.doalu.i_b[20]
1 1
.names thedesign.swic.thecpu.r_op_Bv[21] thedesign.swic.thecpu.doalu.i_b[21]
1 1
.names thedesign.swic.thecpu.r_op_Bv[22] thedesign.swic.thecpu.doalu.i_b[22]
1 1
.names thedesign.swic.thecpu.r_op_Bv[23] thedesign.swic.thecpu.doalu.i_b[23]
1 1
.names thedesign.swic.thecpu.r_op_Bv[24] thedesign.swic.thecpu.doalu.i_b[24]
1 1
.names thedesign.swic.thecpu.r_op_Bv[25] thedesign.swic.thecpu.doalu.i_b[25]
1 1
.names thedesign.swic.thecpu.r_op_Bv[26] thedesign.swic.thecpu.doalu.i_b[26]
1 1
.names thedesign.swic.thecpu.r_op_Bv[27] thedesign.swic.thecpu.doalu.i_b[27]
1 1
.names thedesign.swic.thecpu.r_op_Bv[28] thedesign.swic.thecpu.doalu.i_b[28]
1 1
.names thedesign.swic.thecpu.r_op_Bv[29] thedesign.swic.thecpu.doalu.i_b[29]
1 1
.names thedesign.swic.thecpu.r_op_Bv[30] thedesign.swic.thecpu.doalu.i_b[30]
1 1
.names thedesign.swic.thecpu.r_op_Bv[31] thedesign.swic.thecpu.doalu.i_b[31]
1 1
.names clk_40mhz thedesign.swic.thecpu.doalu.i_clk
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.i_signed thedesign.swic.thecpu.doalu.i_op[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[1] thedesign.swic.thecpu.doalu.i_op[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[2] thedesign.swic.thecpu.doalu.i_op[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[3] thedesign.swic.thecpu.doalu.i_op[3]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.i_reset thedesign.swic.thecpu.doalu.i_reset
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[0] thedesign.swic.thecpu.doalu.mpy_result[0]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[1] thedesign.swic.thecpu.doalu.mpy_result[1]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[2] thedesign.swic.thecpu.doalu.mpy_result[2]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[3] thedesign.swic.thecpu.doalu.mpy_result[3]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[4] thedesign.swic.thecpu.doalu.mpy_result[4]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[5] thedesign.swic.thecpu.doalu.mpy_result[5]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[6] thedesign.swic.thecpu.doalu.mpy_result[6]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[7] thedesign.swic.thecpu.doalu.mpy_result[7]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[8] thedesign.swic.thecpu.doalu.mpy_result[8]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[9] thedesign.swic.thecpu.doalu.mpy_result[9]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[10] thedesign.swic.thecpu.doalu.mpy_result[10]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[11] thedesign.swic.thecpu.doalu.mpy_result[11]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[12] thedesign.swic.thecpu.doalu.mpy_result[12]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[13] thedesign.swic.thecpu.doalu.mpy_result[13]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[14] thedesign.swic.thecpu.doalu.mpy_result[14]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[15] thedesign.swic.thecpu.doalu.mpy_result[15]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[16] thedesign.swic.thecpu.doalu.mpy_result[16]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[17] thedesign.swic.thecpu.doalu.mpy_result[17]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[18] thedesign.swic.thecpu.doalu.mpy_result[18]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[19] thedesign.swic.thecpu.doalu.mpy_result[19]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[20] thedesign.swic.thecpu.doalu.mpy_result[20]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[21] thedesign.swic.thecpu.doalu.mpy_result[21]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[22] thedesign.swic.thecpu.doalu.mpy_result[22]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[23] thedesign.swic.thecpu.doalu.mpy_result[23]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[24] thedesign.swic.thecpu.doalu.mpy_result[24]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[25] thedesign.swic.thecpu.doalu.mpy_result[25]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[26] thedesign.swic.thecpu.doalu.mpy_result[26]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[27] thedesign.swic.thecpu.doalu.mpy_result[27]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[28] thedesign.swic.thecpu.doalu.mpy_result[28]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[29] thedesign.swic.thecpu.doalu.mpy_result[29]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[30] thedesign.swic.thecpu.doalu.mpy_result[30]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[31] thedesign.swic.thecpu.doalu.mpy_result[31]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[32] thedesign.swic.thecpu.doalu.mpy_result[32]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[33] thedesign.swic.thecpu.doalu.mpy_result[33]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[34] thedesign.swic.thecpu.doalu.mpy_result[34]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[35] thedesign.swic.thecpu.doalu.mpy_result[35]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[36] thedesign.swic.thecpu.doalu.mpy_result[36]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[37] thedesign.swic.thecpu.doalu.mpy_result[37]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[38] thedesign.swic.thecpu.doalu.mpy_result[38]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[39] thedesign.swic.thecpu.doalu.mpy_result[39]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[40] thedesign.swic.thecpu.doalu.mpy_result[40]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[41] thedesign.swic.thecpu.doalu.mpy_result[41]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[42] thedesign.swic.thecpu.doalu.mpy_result[42]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[43] thedesign.swic.thecpu.doalu.mpy_result[43]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[44] thedesign.swic.thecpu.doalu.mpy_result[44]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[45] thedesign.swic.thecpu.doalu.mpy_result[45]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[46] thedesign.swic.thecpu.doalu.mpy_result[46]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[47] thedesign.swic.thecpu.doalu.mpy_result[47]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[48] thedesign.swic.thecpu.doalu.mpy_result[48]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[49] thedesign.swic.thecpu.doalu.mpy_result[49]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[50] thedesign.swic.thecpu.doalu.mpy_result[50]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[51] thedesign.swic.thecpu.doalu.mpy_result[51]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[52] thedesign.swic.thecpu.doalu.mpy_result[52]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[53] thedesign.swic.thecpu.doalu.mpy_result[53]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[54] thedesign.swic.thecpu.doalu.mpy_result[54]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[55] thedesign.swic.thecpu.doalu.mpy_result[55]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[56] thedesign.swic.thecpu.doalu.mpy_result[56]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[57] thedesign.swic.thecpu.doalu.mpy_result[57]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[58] thedesign.swic.thecpu.doalu.mpy_result[58]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[59] thedesign.swic.thecpu.doalu.mpy_result[59]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[60] thedesign.swic.thecpu.doalu.mpy_result[60]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[61] thedesign.swic.thecpu.doalu.mpy_result[61]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[62] thedesign.swic.thecpu.doalu.mpy_result[62]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[63] thedesign.swic.thecpu.doalu.mpy_result[63]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy thedesign.swic.thecpu.doalu.mpybusy
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_done thedesign.swic.thecpu.doalu.mpydone
1 1
.names thedesign.swic.thecpu.doalu.thempy.o_hi thedesign.swic.thecpu.doalu.mpyhi
1 1
.names thedesign.swic.thecpu.doalu.r_busy thedesign.swic.thecpu.doalu.o_busy
1 1
.names thedesign.swic.thecpu.doalu.n thedesign.swic.thecpu.doalu.o_c[31]
1 1
.names thedesign.swic.thecpu.alu_flags[0] thedesign.swic.thecpu.doalu.o_f[0]
1 1
.names thedesign.swic.thecpu.doalu.c thedesign.swic.thecpu.doalu.o_f[1]
1 1
.names thedesign.swic.thecpu.alu_flags[2] thedesign.swic.thecpu.doalu.o_f[2]
1 1
.names thedesign.swic.thecpu.alu_flags[3] thedesign.swic.thecpu.doalu.o_f[3]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[0] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[0]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[1] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[1]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[2] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[2]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[3] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[3]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[4] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[4]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[5] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[5]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[6] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[6]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[7] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[7]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[8] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[8]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[9] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[9]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[10] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[10]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[11] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[11]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[12] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[12]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[13] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[13]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[14] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[14]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[15] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[15]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[16] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[16]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[17] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[17]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[18] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[18]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[19] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[19]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[20] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[20]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[21] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[21]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[22] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[22]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[23] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[23]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[24] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[24]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[25] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[25]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[26] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[26]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[27] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[27]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[28] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[28]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[29] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[29]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[30] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[30]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[31] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[31]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[32] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[32]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[33] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[33]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[34] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[34]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[35] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[35]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[36] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[36]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[37] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[37]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[38] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[38]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[39] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[39]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[40] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[40]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[41] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[41]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[42] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[42]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[43] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[43]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[44] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[44]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[45] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[45]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[46] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[46]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[47] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[47]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[48] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[48]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[49] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[49]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[50] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[50]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[51] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[51]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[52] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[52]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[53] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[53]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[54] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[54]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[55] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[55]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[56] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[56]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[57] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[57]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[58] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[58]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[59] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[59]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[60] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[60]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[61] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[61]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[62] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[62]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[63] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[63]
1 1
.names $undef thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[64]
1 1
.names $undef thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.full_result[65]
1 1
.names $false thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.aux
1 1
.names thedesign.swic.thecpu.r_op_Av[0] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[0]
1 1
.names thedesign.swic.thecpu.r_op_Av[1] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[1]
1 1
.names thedesign.swic.thecpu.r_op_Av[2] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[2]
1 1
.names thedesign.swic.thecpu.r_op_Av[3] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[3]
1 1
.names thedesign.swic.thecpu.r_op_Av[4] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[4]
1 1
.names thedesign.swic.thecpu.r_op_Av[5] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[5]
1 1
.names thedesign.swic.thecpu.r_op_Av[6] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[6]
1 1
.names thedesign.swic.thecpu.r_op_Av[7] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[7]
1 1
.names thedesign.swic.thecpu.r_op_Av[8] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[8]
1 1
.names thedesign.swic.thecpu.r_op_Av[9] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[9]
1 1
.names thedesign.swic.thecpu.r_op_Av[10] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[10]
1 1
.names thedesign.swic.thecpu.r_op_Av[11] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[11]
1 1
.names thedesign.swic.thecpu.r_op_Av[12] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[12]
1 1
.names thedesign.swic.thecpu.r_op_Av[13] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[13]
1 1
.names thedesign.swic.thecpu.r_op_Av[14] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[14]
1 1
.names thedesign.swic.thecpu.r_op_Av[15] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[15]
1 1
.names thedesign.swic.thecpu.r_op_Av[16] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[16]
1 1
.names thedesign.swic.thecpu.r_op_Av[17] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[17]
1 1
.names thedesign.swic.thecpu.r_op_Av[18] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[18]
1 1
.names thedesign.swic.thecpu.r_op_Av[19] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[19]
1 1
.names thedesign.swic.thecpu.r_op_Av[20] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[20]
1 1
.names thedesign.swic.thecpu.r_op_Av[21] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[21]
1 1
.names thedesign.swic.thecpu.r_op_Av[22] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[22]
1 1
.names thedesign.swic.thecpu.r_op_Av[23] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[23]
1 1
.names thedesign.swic.thecpu.r_op_Av[24] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[24]
1 1
.names thedesign.swic.thecpu.r_op_Av[25] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[25]
1 1
.names thedesign.swic.thecpu.r_op_Av[26] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[26]
1 1
.names thedesign.swic.thecpu.r_op_Av[27] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[27]
1 1
.names thedesign.swic.thecpu.r_op_Av[28] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[28]
1 1
.names thedesign.swic.thecpu.r_op_Av[29] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[29]
1 1
.names thedesign.swic.thecpu.r_op_Av[30] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[30]
1 1
.names thedesign.swic.thecpu.r_op_Av[31] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_a[31]
1 1
.names $false thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_aux
1 1
.names thedesign.swic.thecpu.r_op_Bv[0] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[0]
1 1
.names thedesign.swic.thecpu.r_op_Bv[1] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[1]
1 1
.names thedesign.swic.thecpu.r_op_Bv[2] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[2]
1 1
.names thedesign.swic.thecpu.r_op_Bv[3] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[3]
1 1
.names thedesign.swic.thecpu.r_op_Bv[4] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[4]
1 1
.names thedesign.swic.thecpu.r_op_Bv[5] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[5]
1 1
.names thedesign.swic.thecpu.r_op_Bv[6] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[6]
1 1
.names thedesign.swic.thecpu.r_op_Bv[7] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[7]
1 1
.names thedesign.swic.thecpu.r_op_Bv[8] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[8]
1 1
.names thedesign.swic.thecpu.r_op_Bv[9] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[9]
1 1
.names thedesign.swic.thecpu.r_op_Bv[10] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[10]
1 1
.names thedesign.swic.thecpu.r_op_Bv[11] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[11]
1 1
.names thedesign.swic.thecpu.r_op_Bv[12] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[12]
1 1
.names thedesign.swic.thecpu.r_op_Bv[13] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[13]
1 1
.names thedesign.swic.thecpu.r_op_Bv[14] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[14]
1 1
.names thedesign.swic.thecpu.r_op_Bv[15] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[15]
1 1
.names thedesign.swic.thecpu.r_op_Bv[16] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[16]
1 1
.names thedesign.swic.thecpu.r_op_Bv[17] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[17]
1 1
.names thedesign.swic.thecpu.r_op_Bv[18] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[18]
1 1
.names thedesign.swic.thecpu.r_op_Bv[19] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[19]
1 1
.names thedesign.swic.thecpu.r_op_Bv[20] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[20]
1 1
.names thedesign.swic.thecpu.r_op_Bv[21] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[21]
1 1
.names thedesign.swic.thecpu.r_op_Bv[22] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[22]
1 1
.names thedesign.swic.thecpu.r_op_Bv[23] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[23]
1 1
.names thedesign.swic.thecpu.r_op_Bv[24] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[24]
1 1
.names thedesign.swic.thecpu.r_op_Bv[25] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[25]
1 1
.names thedesign.swic.thecpu.r_op_Bv[26] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[26]
1 1
.names thedesign.swic.thecpu.r_op_Bv[27] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[27]
1 1
.names thedesign.swic.thecpu.r_op_Bv[28] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[28]
1 1
.names thedesign.swic.thecpu.r_op_Bv[29] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[29]
1 1
.names thedesign.swic.thecpu.r_op_Bv[30] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[30]
1 1
.names thedesign.swic.thecpu.r_op_Bv[31] thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b[31]
1 1
.names clk_40mhz thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_clk
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.i_reset thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_reset
1 1
.names $undef thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[64]
1 1
.names $undef thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[65]
1 1
.names thedesign.swic.thecpu.r_op_Av[0] thedesign.swic.thecpu.doalu.thempy.i_a[0]
1 1
.names thedesign.swic.thecpu.r_op_Av[1] thedesign.swic.thecpu.doalu.thempy.i_a[1]
1 1
.names thedesign.swic.thecpu.r_op_Av[2] thedesign.swic.thecpu.doalu.thempy.i_a[2]
1 1
.names thedesign.swic.thecpu.r_op_Av[3] thedesign.swic.thecpu.doalu.thempy.i_a[3]
1 1
.names thedesign.swic.thecpu.r_op_Av[4] thedesign.swic.thecpu.doalu.thempy.i_a[4]
1 1
.names thedesign.swic.thecpu.r_op_Av[5] thedesign.swic.thecpu.doalu.thempy.i_a[5]
1 1
.names thedesign.swic.thecpu.r_op_Av[6] thedesign.swic.thecpu.doalu.thempy.i_a[6]
1 1
.names thedesign.swic.thecpu.r_op_Av[7] thedesign.swic.thecpu.doalu.thempy.i_a[7]
1 1
.names thedesign.swic.thecpu.r_op_Av[8] thedesign.swic.thecpu.doalu.thempy.i_a[8]
1 1
.names thedesign.swic.thecpu.r_op_Av[9] thedesign.swic.thecpu.doalu.thempy.i_a[9]
1 1
.names thedesign.swic.thecpu.r_op_Av[10] thedesign.swic.thecpu.doalu.thempy.i_a[10]
1 1
.names thedesign.swic.thecpu.r_op_Av[11] thedesign.swic.thecpu.doalu.thempy.i_a[11]
1 1
.names thedesign.swic.thecpu.r_op_Av[12] thedesign.swic.thecpu.doalu.thempy.i_a[12]
1 1
.names thedesign.swic.thecpu.r_op_Av[13] thedesign.swic.thecpu.doalu.thempy.i_a[13]
1 1
.names thedesign.swic.thecpu.r_op_Av[14] thedesign.swic.thecpu.doalu.thempy.i_a[14]
1 1
.names thedesign.swic.thecpu.r_op_Av[15] thedesign.swic.thecpu.doalu.thempy.i_a[15]
1 1
.names thedesign.swic.thecpu.r_op_Av[16] thedesign.swic.thecpu.doalu.thempy.i_a[16]
1 1
.names thedesign.swic.thecpu.r_op_Av[17] thedesign.swic.thecpu.doalu.thempy.i_a[17]
1 1
.names thedesign.swic.thecpu.r_op_Av[18] thedesign.swic.thecpu.doalu.thempy.i_a[18]
1 1
.names thedesign.swic.thecpu.r_op_Av[19] thedesign.swic.thecpu.doalu.thempy.i_a[19]
1 1
.names thedesign.swic.thecpu.r_op_Av[20] thedesign.swic.thecpu.doalu.thempy.i_a[20]
1 1
.names thedesign.swic.thecpu.r_op_Av[21] thedesign.swic.thecpu.doalu.thempy.i_a[21]
1 1
.names thedesign.swic.thecpu.r_op_Av[22] thedesign.swic.thecpu.doalu.thempy.i_a[22]
1 1
.names thedesign.swic.thecpu.r_op_Av[23] thedesign.swic.thecpu.doalu.thempy.i_a[23]
1 1
.names thedesign.swic.thecpu.r_op_Av[24] thedesign.swic.thecpu.doalu.thempy.i_a[24]
1 1
.names thedesign.swic.thecpu.r_op_Av[25] thedesign.swic.thecpu.doalu.thempy.i_a[25]
1 1
.names thedesign.swic.thecpu.r_op_Av[26] thedesign.swic.thecpu.doalu.thempy.i_a[26]
1 1
.names thedesign.swic.thecpu.r_op_Av[27] thedesign.swic.thecpu.doalu.thempy.i_a[27]
1 1
.names thedesign.swic.thecpu.r_op_Av[28] thedesign.swic.thecpu.doalu.thempy.i_a[28]
1 1
.names thedesign.swic.thecpu.r_op_Av[29] thedesign.swic.thecpu.doalu.thempy.i_a[29]
1 1
.names thedesign.swic.thecpu.r_op_Av[30] thedesign.swic.thecpu.doalu.thempy.i_a[30]
1 1
.names thedesign.swic.thecpu.r_op_Av[31] thedesign.swic.thecpu.doalu.thempy.i_a[31]
1 1
.names thedesign.swic.thecpu.r_op_Bv[0] thedesign.swic.thecpu.doalu.thempy.i_b[0]
1 1
.names thedesign.swic.thecpu.r_op_Bv[1] thedesign.swic.thecpu.doalu.thempy.i_b[1]
1 1
.names thedesign.swic.thecpu.r_op_Bv[2] thedesign.swic.thecpu.doalu.thempy.i_b[2]
1 1
.names thedesign.swic.thecpu.r_op_Bv[3] thedesign.swic.thecpu.doalu.thempy.i_b[3]
1 1
.names thedesign.swic.thecpu.r_op_Bv[4] thedesign.swic.thecpu.doalu.thempy.i_b[4]
1 1
.names thedesign.swic.thecpu.r_op_Bv[5] thedesign.swic.thecpu.doalu.thempy.i_b[5]
1 1
.names thedesign.swic.thecpu.r_op_Bv[6] thedesign.swic.thecpu.doalu.thempy.i_b[6]
1 1
.names thedesign.swic.thecpu.r_op_Bv[7] thedesign.swic.thecpu.doalu.thempy.i_b[7]
1 1
.names thedesign.swic.thecpu.r_op_Bv[8] thedesign.swic.thecpu.doalu.thempy.i_b[8]
1 1
.names thedesign.swic.thecpu.r_op_Bv[9] thedesign.swic.thecpu.doalu.thempy.i_b[9]
1 1
.names thedesign.swic.thecpu.r_op_Bv[10] thedesign.swic.thecpu.doalu.thempy.i_b[10]
1 1
.names thedesign.swic.thecpu.r_op_Bv[11] thedesign.swic.thecpu.doalu.thempy.i_b[11]
1 1
.names thedesign.swic.thecpu.r_op_Bv[12] thedesign.swic.thecpu.doalu.thempy.i_b[12]
1 1
.names thedesign.swic.thecpu.r_op_Bv[13] thedesign.swic.thecpu.doalu.thempy.i_b[13]
1 1
.names thedesign.swic.thecpu.r_op_Bv[14] thedesign.swic.thecpu.doalu.thempy.i_b[14]
1 1
.names thedesign.swic.thecpu.r_op_Bv[15] thedesign.swic.thecpu.doalu.thempy.i_b[15]
1 1
.names thedesign.swic.thecpu.r_op_Bv[16] thedesign.swic.thecpu.doalu.thempy.i_b[16]
1 1
.names thedesign.swic.thecpu.r_op_Bv[17] thedesign.swic.thecpu.doalu.thempy.i_b[17]
1 1
.names thedesign.swic.thecpu.r_op_Bv[18] thedesign.swic.thecpu.doalu.thempy.i_b[18]
1 1
.names thedesign.swic.thecpu.r_op_Bv[19] thedesign.swic.thecpu.doalu.thempy.i_b[19]
1 1
.names thedesign.swic.thecpu.r_op_Bv[20] thedesign.swic.thecpu.doalu.thempy.i_b[20]
1 1
.names thedesign.swic.thecpu.r_op_Bv[21] thedesign.swic.thecpu.doalu.thempy.i_b[21]
1 1
.names thedesign.swic.thecpu.r_op_Bv[22] thedesign.swic.thecpu.doalu.thempy.i_b[22]
1 1
.names thedesign.swic.thecpu.r_op_Bv[23] thedesign.swic.thecpu.doalu.thempy.i_b[23]
1 1
.names thedesign.swic.thecpu.r_op_Bv[24] thedesign.swic.thecpu.doalu.thempy.i_b[24]
1 1
.names thedesign.swic.thecpu.r_op_Bv[25] thedesign.swic.thecpu.doalu.thempy.i_b[25]
1 1
.names thedesign.swic.thecpu.r_op_Bv[26] thedesign.swic.thecpu.doalu.thempy.i_b[26]
1 1
.names thedesign.swic.thecpu.r_op_Bv[27] thedesign.swic.thecpu.doalu.thempy.i_b[27]
1 1
.names thedesign.swic.thecpu.r_op_Bv[28] thedesign.swic.thecpu.doalu.thempy.i_b[28]
1 1
.names thedesign.swic.thecpu.r_op_Bv[29] thedesign.swic.thecpu.doalu.thempy.i_b[29]
1 1
.names thedesign.swic.thecpu.r_op_Bv[30] thedesign.swic.thecpu.doalu.thempy.i_b[30]
1 1
.names thedesign.swic.thecpu.r_op_Bv[31] thedesign.swic.thecpu.doalu.thempy.i_b[31]
1 1
.names clk_40mhz thedesign.swic.thecpu.doalu.thempy.i_clk
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.i_signed thedesign.swic.thecpu.doalu.thempy.i_op[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[1] thedesign.swic.thecpu.doalu.thempy.i_op[1]
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.i_reset thedesign.swic.thecpu.doalu.thempy.i_reset
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_stb thedesign.swic.thecpu.doalu.thempy.i_stb
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy thedesign.swic.thecpu.doalu.thempy.o_busy
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[0] thedesign.swic.thecpu.doalu.thempy.o_result[0]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[1] thedesign.swic.thecpu.doalu.thempy.o_result[1]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[2] thedesign.swic.thecpu.doalu.thempy.o_result[2]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[3] thedesign.swic.thecpu.doalu.thempy.o_result[3]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[4] thedesign.swic.thecpu.doalu.thempy.o_result[4]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[5] thedesign.swic.thecpu.doalu.thempy.o_result[5]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[6] thedesign.swic.thecpu.doalu.thempy.o_result[6]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[7] thedesign.swic.thecpu.doalu.thempy.o_result[7]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[8] thedesign.swic.thecpu.doalu.thempy.o_result[8]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[9] thedesign.swic.thecpu.doalu.thempy.o_result[9]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[10] thedesign.swic.thecpu.doalu.thempy.o_result[10]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[11] thedesign.swic.thecpu.doalu.thempy.o_result[11]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[12] thedesign.swic.thecpu.doalu.thempy.o_result[12]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[13] thedesign.swic.thecpu.doalu.thempy.o_result[13]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[14] thedesign.swic.thecpu.doalu.thempy.o_result[14]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[15] thedesign.swic.thecpu.doalu.thempy.o_result[15]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[16] thedesign.swic.thecpu.doalu.thempy.o_result[16]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[17] thedesign.swic.thecpu.doalu.thempy.o_result[17]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[18] thedesign.swic.thecpu.doalu.thempy.o_result[18]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[19] thedesign.swic.thecpu.doalu.thempy.o_result[19]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[20] thedesign.swic.thecpu.doalu.thempy.o_result[20]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[21] thedesign.swic.thecpu.doalu.thempy.o_result[21]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[22] thedesign.swic.thecpu.doalu.thempy.o_result[22]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[23] thedesign.swic.thecpu.doalu.thempy.o_result[23]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[24] thedesign.swic.thecpu.doalu.thempy.o_result[24]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[25] thedesign.swic.thecpu.doalu.thempy.o_result[25]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[26] thedesign.swic.thecpu.doalu.thempy.o_result[26]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[27] thedesign.swic.thecpu.doalu.thempy.o_result[27]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[28] thedesign.swic.thecpu.doalu.thempy.o_result[28]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[29] thedesign.swic.thecpu.doalu.thempy.o_result[29]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[30] thedesign.swic.thecpu.doalu.thempy.o_result[30]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[31] thedesign.swic.thecpu.doalu.thempy.o_result[31]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[32] thedesign.swic.thecpu.doalu.thempy.o_result[32]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[33] thedesign.swic.thecpu.doalu.thempy.o_result[33]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[34] thedesign.swic.thecpu.doalu.thempy.o_result[34]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[35] thedesign.swic.thecpu.doalu.thempy.o_result[35]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[36] thedesign.swic.thecpu.doalu.thempy.o_result[36]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[37] thedesign.swic.thecpu.doalu.thempy.o_result[37]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[38] thedesign.swic.thecpu.doalu.thempy.o_result[38]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[39] thedesign.swic.thecpu.doalu.thempy.o_result[39]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[40] thedesign.swic.thecpu.doalu.thempy.o_result[40]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[41] thedesign.swic.thecpu.doalu.thempy.o_result[41]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[42] thedesign.swic.thecpu.doalu.thempy.o_result[42]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[43] thedesign.swic.thecpu.doalu.thempy.o_result[43]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[44] thedesign.swic.thecpu.doalu.thempy.o_result[44]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[45] thedesign.swic.thecpu.doalu.thempy.o_result[45]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[46] thedesign.swic.thecpu.doalu.thempy.o_result[46]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[47] thedesign.swic.thecpu.doalu.thempy.o_result[47]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[48] thedesign.swic.thecpu.doalu.thempy.o_result[48]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[49] thedesign.swic.thecpu.doalu.thempy.o_result[49]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[50] thedesign.swic.thecpu.doalu.thempy.o_result[50]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[51] thedesign.swic.thecpu.doalu.thempy.o_result[51]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[52] thedesign.swic.thecpu.doalu.thempy.o_result[52]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[53] thedesign.swic.thecpu.doalu.thempy.o_result[53]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[54] thedesign.swic.thecpu.doalu.thempy.o_result[54]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[55] thedesign.swic.thecpu.doalu.thempy.o_result[55]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[56] thedesign.swic.thecpu.doalu.thempy.o_result[56]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[57] thedesign.swic.thecpu.doalu.thempy.o_result[57]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[58] thedesign.swic.thecpu.doalu.thempy.o_result[58]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[59] thedesign.swic.thecpu.doalu.thempy.o_result[59]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[60] thedesign.swic.thecpu.doalu.thempy.o_result[60]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[61] thedesign.swic.thecpu.doalu.thempy.o_result[61]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[62] thedesign.swic.thecpu.doalu.thempy.o_result[62]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p[63] thedesign.swic.thecpu.doalu.thempy.o_result[63]
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_done thedesign.swic.thecpu.doalu.thempy.o_valid
1 1
.names thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_stb thedesign.swic.thecpu.doalu.this_is_a_multiply_op
1 1
.names thedesign.swic.thecpu.alu_flags[3] thedesign.swic.thecpu.doalu.v
1 1
.names thedesign.swic.thecpu.r_op_Av[31] thedesign.swic.thecpu.doalu.w_asr_result[32]
1 1
.names thedesign.swic.thecpu.r_op_Bv[31] thedesign.swic.thecpu.doalu.w_brev_result[0]
1 1
.names thedesign.swic.thecpu.r_op_Bv[30] thedesign.swic.thecpu.doalu.w_brev_result[1]
1 1
.names thedesign.swic.thecpu.r_op_Bv[29] thedesign.swic.thecpu.doalu.w_brev_result[2]
1 1
.names thedesign.swic.thecpu.r_op_Bv[28] thedesign.swic.thecpu.doalu.w_brev_result[3]
1 1
.names thedesign.swic.thecpu.r_op_Bv[27] thedesign.swic.thecpu.doalu.w_brev_result[4]
1 1
.names thedesign.swic.thecpu.r_op_Bv[26] thedesign.swic.thecpu.doalu.w_brev_result[5]
1 1
.names thedesign.swic.thecpu.r_op_Bv[25] thedesign.swic.thecpu.doalu.w_brev_result[6]
1 1
.names thedesign.swic.thecpu.r_op_Bv[24] thedesign.swic.thecpu.doalu.w_brev_result[7]
1 1
.names thedesign.swic.thecpu.r_op_Bv[23] thedesign.swic.thecpu.doalu.w_brev_result[8]
1 1
.names thedesign.swic.thecpu.r_op_Bv[22] thedesign.swic.thecpu.doalu.w_brev_result[9]
1 1
.names thedesign.swic.thecpu.r_op_Bv[21] thedesign.swic.thecpu.doalu.w_brev_result[10]
1 1
.names thedesign.swic.thecpu.r_op_Bv[20] thedesign.swic.thecpu.doalu.w_brev_result[11]
1 1
.names thedesign.swic.thecpu.r_op_Bv[19] thedesign.swic.thecpu.doalu.w_brev_result[12]
1 1
.names thedesign.swic.thecpu.r_op_Bv[18] thedesign.swic.thecpu.doalu.w_brev_result[13]
1 1
.names thedesign.swic.thecpu.r_op_Bv[17] thedesign.swic.thecpu.doalu.w_brev_result[14]
1 1
.names thedesign.swic.thecpu.r_op_Bv[16] thedesign.swic.thecpu.doalu.w_brev_result[15]
1 1
.names thedesign.swic.thecpu.r_op_Bv[15] thedesign.swic.thecpu.doalu.w_brev_result[16]
1 1
.names thedesign.swic.thecpu.r_op_Bv[14] thedesign.swic.thecpu.doalu.w_brev_result[17]
1 1
.names thedesign.swic.thecpu.r_op_Bv[13] thedesign.swic.thecpu.doalu.w_brev_result[18]
1 1
.names thedesign.swic.thecpu.r_op_Bv[12] thedesign.swic.thecpu.doalu.w_brev_result[19]
1 1
.names thedesign.swic.thecpu.r_op_Bv[11] thedesign.swic.thecpu.doalu.w_brev_result[20]
1 1
.names thedesign.swic.thecpu.r_op_Bv[10] thedesign.swic.thecpu.doalu.w_brev_result[21]
1 1
.names thedesign.swic.thecpu.r_op_Bv[9] thedesign.swic.thecpu.doalu.w_brev_result[22]
1 1
.names thedesign.swic.thecpu.r_op_Bv[8] thedesign.swic.thecpu.doalu.w_brev_result[23]
1 1
.names thedesign.swic.thecpu.r_op_Bv[7] thedesign.swic.thecpu.doalu.w_brev_result[24]
1 1
.names thedesign.swic.thecpu.r_op_Bv[6] thedesign.swic.thecpu.doalu.w_brev_result[25]
1 1
.names thedesign.swic.thecpu.r_op_Bv[5] thedesign.swic.thecpu.doalu.w_brev_result[26]
1 1
.names thedesign.swic.thecpu.r_op_Bv[4] thedesign.swic.thecpu.doalu.w_brev_result[27]
1 1
.names thedesign.swic.thecpu.r_op_Bv[3] thedesign.swic.thecpu.doalu.w_brev_result[28]
1 1
.names thedesign.swic.thecpu.r_op_Bv[2] thedesign.swic.thecpu.doalu.w_brev_result[29]
1 1
.names thedesign.swic.thecpu.r_op_Bv[1] thedesign.swic.thecpu.doalu.w_brev_result[30]
1 1
.names thedesign.swic.thecpu.r_op_Bv[0] thedesign.swic.thecpu.doalu.w_brev_result[31]
1 1
.names thedesign.swic.thecpu.alu_flags[0] thedesign.swic.thecpu.doalu.z
1 1
.names $false thedesign.swic.thecpu.fpu_busy
1 1
.names $false thedesign.swic.thecpu.fpu_ce
1 1
.names $false thedesign.swic.thecpu.fpu_error
1 1
.names $false thedesign.swic.thecpu.fpu_flags[0]
1 1
.names $false thedesign.swic.thecpu.fpu_flags[1]
1 1
.names $false thedesign.swic.thecpu.fpu_flags[2]
1 1
.names $false thedesign.swic.thecpu.fpu_flags[3]
1 1
.names $false thedesign.swic.thecpu.fpu_result[0]
1 1
.names $false thedesign.swic.thecpu.fpu_result[1]
1 1
.names $false thedesign.swic.thecpu.fpu_result[2]
1 1
.names $false thedesign.swic.thecpu.fpu_result[3]
1 1
.names $false thedesign.swic.thecpu.fpu_result[4]
1 1
.names $false thedesign.swic.thecpu.fpu_result[5]
1 1
.names $false thedesign.swic.thecpu.fpu_result[6]
1 1
.names $false thedesign.swic.thecpu.fpu_result[7]
1 1
.names $false thedesign.swic.thecpu.fpu_result[8]
1 1
.names $false thedesign.swic.thecpu.fpu_result[9]
1 1
.names $false thedesign.swic.thecpu.fpu_result[10]
1 1
.names $false thedesign.swic.thecpu.fpu_result[11]
1 1
.names $false thedesign.swic.thecpu.fpu_result[12]
1 1
.names $false thedesign.swic.thecpu.fpu_result[13]
1 1
.names $false thedesign.swic.thecpu.fpu_result[14]
1 1
.names $false thedesign.swic.thecpu.fpu_result[15]
1 1
.names $false thedesign.swic.thecpu.fpu_result[16]
1 1
.names $false thedesign.swic.thecpu.fpu_result[17]
1 1
.names $false thedesign.swic.thecpu.fpu_result[18]
1 1
.names $false thedesign.swic.thecpu.fpu_result[19]
1 1
.names $false thedesign.swic.thecpu.fpu_result[20]
1 1
.names $false thedesign.swic.thecpu.fpu_result[21]
1 1
.names $false thedesign.swic.thecpu.fpu_result[22]
1 1
.names $false thedesign.swic.thecpu.fpu_result[23]
1 1
.names $false thedesign.swic.thecpu.fpu_result[24]
1 1
.names $false thedesign.swic.thecpu.fpu_result[25]
1 1
.names $false thedesign.swic.thecpu.fpu_result[26]
1 1
.names $false thedesign.swic.thecpu.fpu_result[27]
1 1
.names $false thedesign.swic.thecpu.fpu_result[28]
1 1
.names $false thedesign.swic.thecpu.fpu_result[29]
1 1
.names $false thedesign.swic.thecpu.fpu_result[30]
1 1
.names $false thedesign.swic.thecpu.fpu_result[31]
1 1
.names $false thedesign.swic.thecpu.fpu_valid
1 1
.names $undef thedesign.swic.thecpu.generic_ignore[25]
1 1
.names $undef thedesign.swic.thecpu.generic_ignore[26]
1 1
.names $undef thedesign.swic.thecpu.generic_ignore[27]
1 1
.names $undef thedesign.swic.thecpu.generic_ignore[28]
1 1
.names $undef thedesign.swic.thecpu.generic_ignore[29]
1 1
.names $undef thedesign.swic.thecpu.generic_ignore[30]
1 1
.names $undef thedesign.swic.thecpu.generic_ignore[31]
1 1
.names thedesign.swic.thecpu.SET_GIE.r_gie thedesign.swic.thecpu.gie
1 1
.names clk_40mhz thedesign.swic.thecpu.i_clk
1 1
.names thedesign.genbus.wbexec.o_wb_data[0] thedesign.swic.thecpu.i_dbg_data[0]
1 1
.names thedesign.genbus.wbexec.o_wb_data[1] thedesign.swic.thecpu.i_dbg_data[1]
1 1
.names thedesign.genbus.wbexec.o_wb_data[2] thedesign.swic.thecpu.i_dbg_data[2]
1 1
.names thedesign.genbus.wbexec.o_wb_data[3] thedesign.swic.thecpu.i_dbg_data[3]
1 1
.names thedesign.genbus.wbexec.o_wb_data[4] thedesign.swic.thecpu.i_dbg_data[4]
1 1
.names thedesign.genbus.wbexec.o_wb_data[5] thedesign.swic.thecpu.i_dbg_data[5]
1 1
.names thedesign.genbus.wbexec.o_wb_data[6] thedesign.swic.thecpu.i_dbg_data[6]
1 1
.names thedesign.genbus.wbexec.o_wb_data[7] thedesign.swic.thecpu.i_dbg_data[7]
1 1
.names thedesign.genbus.wbexec.o_wb_data[8] thedesign.swic.thecpu.i_dbg_data[8]
1 1
.names thedesign.genbus.wbexec.o_wb_data[9] thedesign.swic.thecpu.i_dbg_data[9]
1 1
.names thedesign.genbus.wbexec.o_wb_data[10] thedesign.swic.thecpu.i_dbg_data[10]
1 1
.names thedesign.genbus.wbexec.o_wb_data[11] thedesign.swic.thecpu.i_dbg_data[11]
1 1
.names thedesign.genbus.wbexec.o_wb_data[12] thedesign.swic.thecpu.i_dbg_data[12]
1 1
.names thedesign.genbus.wbexec.o_wb_data[13] thedesign.swic.thecpu.i_dbg_data[13]
1 1
.names thedesign.genbus.wbexec.o_wb_data[14] thedesign.swic.thecpu.i_dbg_data[14]
1 1
.names thedesign.genbus.wbexec.o_wb_data[15] thedesign.swic.thecpu.i_dbg_data[15]
1 1
.names thedesign.genbus.wbexec.o_wb_data[16] thedesign.swic.thecpu.i_dbg_data[16]
1 1
.names thedesign.genbus.wbexec.o_wb_data[17] thedesign.swic.thecpu.i_dbg_data[17]
1 1
.names thedesign.genbus.wbexec.o_wb_data[18] thedesign.swic.thecpu.i_dbg_data[18]
1 1
.names thedesign.genbus.wbexec.o_wb_data[19] thedesign.swic.thecpu.i_dbg_data[19]
1 1
.names thedesign.genbus.wbexec.o_wb_data[20] thedesign.swic.thecpu.i_dbg_data[20]
1 1
.names thedesign.genbus.wbexec.o_wb_data[21] thedesign.swic.thecpu.i_dbg_data[21]
1 1
.names thedesign.genbus.wbexec.o_wb_data[22] thedesign.swic.thecpu.i_dbg_data[22]
1 1
.names thedesign.genbus.wbexec.o_wb_data[23] thedesign.swic.thecpu.i_dbg_data[23]
1 1
.names thedesign.genbus.wbexec.o_wb_data[24] thedesign.swic.thecpu.i_dbg_data[24]
1 1
.names thedesign.genbus.wbexec.o_wb_data[25] thedesign.swic.thecpu.i_dbg_data[25]
1 1
.names thedesign.genbus.wbexec.o_wb_data[26] thedesign.swic.thecpu.i_dbg_data[26]
1 1
.names thedesign.genbus.wbexec.o_wb_data[27] thedesign.swic.thecpu.i_dbg_data[27]
1 1
.names thedesign.genbus.wbexec.o_wb_data[28] thedesign.swic.thecpu.i_dbg_data[28]
1 1
.names thedesign.genbus.wbexec.o_wb_data[29] thedesign.swic.thecpu.i_dbg_data[29]
1 1
.names thedesign.genbus.wbexec.o_wb_data[30] thedesign.swic.thecpu.i_dbg_data[30]
1 1
.names thedesign.genbus.wbexec.o_wb_data[31] thedesign.swic.thecpu.i_dbg_data[31]
1 1
.names thedesign.swic.cmd_addr[0] thedesign.swic.thecpu.i_dbg_reg[0]
1 1
.names thedesign.swic.cmd_addr[1] thedesign.swic.thecpu.i_dbg_reg[1]
1 1
.names thedesign.swic.cmd_addr[2] thedesign.swic.thecpu.i_dbg_reg[2]
1 1
.names thedesign.swic.cmd_addr[3] thedesign.swic.thecpu.i_dbg_reg[3]
1 1
.names thedesign.swic.cmd_addr[4] thedesign.swic.thecpu.i_dbg_reg[4]
1 1
.names thedesign.swic.cmd_data[10] thedesign.swic.thecpu.i_halt
1 1
.names thedesign.buspici.r_interrupt thedesign.swic.thecpu.i_interrupt
1 1
.names thedesign.swic.cmd_reset thedesign.swic.thecpu.i_reset
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[0] thedesign.swic.thecpu.i_wb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[1] thedesign.swic.thecpu.i_wb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[2] thedesign.swic.thecpu.i_wb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[3] thedesign.swic.thecpu.i_wb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[4] thedesign.swic.thecpu.i_wb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[5] thedesign.swic.thecpu.i_wb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[6] thedesign.swic.thecpu.i_wb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[7] thedesign.swic.thecpu.i_wb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[8] thedesign.swic.thecpu.i_wb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[9] thedesign.swic.thecpu.i_wb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[10] thedesign.swic.thecpu.i_wb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[11] thedesign.swic.thecpu.i_wb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[12] thedesign.swic.thecpu.i_wb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[13] thedesign.swic.thecpu.i_wb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[14] thedesign.swic.thecpu.i_wb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[15] thedesign.swic.thecpu.i_wb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[16] thedesign.swic.thecpu.i_wb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[17] thedesign.swic.thecpu.i_wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[18] thedesign.swic.thecpu.i_wb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[19] thedesign.swic.thecpu.i_wb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[20] thedesign.swic.thecpu.i_wb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[21] thedesign.swic.thecpu.i_wb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[22] thedesign.swic.thecpu.i_wb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[23] thedesign.swic.thecpu.i_wb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[24] thedesign.swic.thecpu.i_wb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[25] thedesign.swic.thecpu.i_wb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[26] thedesign.swic.thecpu.i_wb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[27] thedesign.swic.thecpu.i_wb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[28] thedesign.swic.thecpu.i_wb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[29] thedesign.swic.thecpu.i_wb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[30] thedesign.swic.thecpu.i_wb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[31] thedesign.swic.thecpu.i_wb_data[31]
1 1
.names thedesign.swic.thecpu.DIVERR.r_idiv_err_flag thedesign.swic.thecpu.idiv_err_flag
1 1
.names $false thedesign.swic.thecpu.ifpu_err_flag
1 1
.names thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase thedesign.swic.thecpu.ihalt_phase
1 1
.names thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u thedesign.swic.thecpu.ill_err_u
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[19] thedesign.swic.thecpu.instruction_decoder.GEN_CIS_IMMEDIATE.w_halfbits[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[20] thedesign.swic.thecpu.instruction_decoder.GEN_CIS_IMMEDIATE.w_halfbits[4]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[21] thedesign.swic.thecpu.instruction_decoder.GEN_CIS_IMMEDIATE.w_halfbits[5]
1 1
.names clk_40mhz thedesign.swic.thecpu.instruction_decoder.i_clk
1 1
.names thedesign.swic.thecpu.SET_GIE.r_gie thedesign.swic.thecpu.instruction_decoder.i_gie
1 1
.names thedesign.swic.thecpu.pf.o_illegal thedesign.swic.thecpu.instruction_decoder.i_illegal
1 1
.names thedesign.swic.thecpu.pf.o_insn[0] thedesign.swic.thecpu.instruction_decoder.i_instruction[0]
1 1
.names thedesign.swic.thecpu.pf.o_insn[1] thedesign.swic.thecpu.instruction_decoder.i_instruction[1]
1 1
.names thedesign.swic.thecpu.pf.o_insn[2] thedesign.swic.thecpu.instruction_decoder.i_instruction[2]
1 1
.names thedesign.swic.thecpu.pf.o_insn[3] thedesign.swic.thecpu.instruction_decoder.i_instruction[3]
1 1
.names thedesign.swic.thecpu.pf.o_insn[4] thedesign.swic.thecpu.instruction_decoder.i_instruction[4]
1 1
.names thedesign.swic.thecpu.pf.o_insn[5] thedesign.swic.thecpu.instruction_decoder.i_instruction[5]
1 1
.names thedesign.swic.thecpu.pf.o_insn[6] thedesign.swic.thecpu.instruction_decoder.i_instruction[6]
1 1
.names thedesign.swic.thecpu.pf.o_insn[7] thedesign.swic.thecpu.instruction_decoder.i_instruction[7]
1 1
.names thedesign.swic.thecpu.pf.o_insn[8] thedesign.swic.thecpu.instruction_decoder.i_instruction[8]
1 1
.names thedesign.swic.thecpu.pf.o_insn[9] thedesign.swic.thecpu.instruction_decoder.i_instruction[9]
1 1
.names thedesign.swic.thecpu.pf.o_insn[10] thedesign.swic.thecpu.instruction_decoder.i_instruction[10]
1 1
.names thedesign.swic.thecpu.pf.o_insn[11] thedesign.swic.thecpu.instruction_decoder.i_instruction[11]
1 1
.names thedesign.swic.thecpu.pf.o_insn[12] thedesign.swic.thecpu.instruction_decoder.i_instruction[12]
1 1
.names thedesign.swic.thecpu.pf.o_insn[13] thedesign.swic.thecpu.instruction_decoder.i_instruction[13]
1 1
.names thedesign.swic.thecpu.pf.o_insn[14] thedesign.swic.thecpu.instruction_decoder.i_instruction[14]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.i_pc[0]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.i_pc[1]
1 1
.names thedesign.swic.thecpu.pf.o_pc[2] thedesign.swic.thecpu.instruction_decoder.i_pc[2]
1 1
.names thedesign.swic.thecpu.pf.o_pc[3] thedesign.swic.thecpu.instruction_decoder.i_pc[3]
1 1
.names thedesign.swic.thecpu.pf.o_pc[4] thedesign.swic.thecpu.instruction_decoder.i_pc[4]
1 1
.names thedesign.swic.thecpu.pf.o_pc[5] thedesign.swic.thecpu.instruction_decoder.i_pc[5]
1 1
.names thedesign.swic.thecpu.pf.o_pc[6] thedesign.swic.thecpu.instruction_decoder.i_pc[6]
1 1
.names thedesign.swic.thecpu.pf.o_pc[7] thedesign.swic.thecpu.instruction_decoder.i_pc[7]
1 1
.names thedesign.swic.thecpu.pf.o_pc[8] thedesign.swic.thecpu.instruction_decoder.i_pc[8]
1 1
.names thedesign.swic.thecpu.pf.o_pc[9] thedesign.swic.thecpu.instruction_decoder.i_pc[9]
1 1
.names thedesign.swic.thecpu.pf.o_pc[10] thedesign.swic.thecpu.instruction_decoder.i_pc[10]
1 1
.names thedesign.swic.thecpu.pf.o_pc[11] thedesign.swic.thecpu.instruction_decoder.i_pc[11]
1 1
.names thedesign.swic.thecpu.pf.o_pc[12] thedesign.swic.thecpu.instruction_decoder.i_pc[12]
1 1
.names thedesign.swic.thecpu.pf.o_pc[13] thedesign.swic.thecpu.instruction_decoder.i_pc[13]
1 1
.names thedesign.swic.thecpu.pf.o_pc[14] thedesign.swic.thecpu.instruction_decoder.i_pc[14]
1 1
.names thedesign.swic.thecpu.pf.o_pc[15] thedesign.swic.thecpu.instruction_decoder.i_pc[15]
1 1
.names thedesign.swic.thecpu.pf.o_pc[16] thedesign.swic.thecpu.instruction_decoder.i_pc[16]
1 1
.names thedesign.swic.thecpu.pf.o_pc[17] thedesign.swic.thecpu.instruction_decoder.i_pc[17]
1 1
.names thedesign.swic.thecpu.pf.o_pc[18] thedesign.swic.thecpu.instruction_decoder.i_pc[18]
1 1
.names thedesign.swic.thecpu.pf.o_pc[19] thedesign.swic.thecpu.instruction_decoder.i_pc[19]
1 1
.names thedesign.swic.thecpu.pf.o_pc[20] thedesign.swic.thecpu.instruction_decoder.i_pc[20]
1 1
.names thedesign.swic.thecpu.pf.o_pc[21] thedesign.swic.thecpu.instruction_decoder.i_pc[21]
1 1
.names thedesign.swic.thecpu.pf.o_pc[22] thedesign.swic.thecpu.instruction_decoder.i_pc[22]
1 1
.names thedesign.swic.thecpu.pf.o_pc[23] thedesign.swic.thecpu.instruction_decoder.i_pc[23]
1 1
.names thedesign.swic.thecpu.pf.o_pc[24] thedesign.swic.thecpu.instruction_decoder.i_pc[24]
1 1
.names thedesign.swic.thecpu.pf.o_valid thedesign.swic.thecpu.instruction_decoder.i_pf_valid
1 1
.names thedesign.swic.thecpu.pf.o_insn[0] thedesign.swic.thecpu.instruction_decoder.iword[0]
1 1
.names thedesign.swic.thecpu.pf.o_insn[1] thedesign.swic.thecpu.instruction_decoder.iword[1]
1 1
.names thedesign.swic.thecpu.pf.o_insn[2] thedesign.swic.thecpu.instruction_decoder.iword[2]
1 1
.names thedesign.swic.thecpu.pf.o_insn[3] thedesign.swic.thecpu.instruction_decoder.iword[3]
1 1
.names thedesign.swic.thecpu.pf.o_insn[4] thedesign.swic.thecpu.instruction_decoder.iword[4]
1 1
.names thedesign.swic.thecpu.pf.o_insn[5] thedesign.swic.thecpu.instruction_decoder.iword[5]
1 1
.names thedesign.swic.thecpu.pf.o_insn[6] thedesign.swic.thecpu.instruction_decoder.iword[6]
1 1
.names thedesign.swic.thecpu.pf.o_insn[7] thedesign.swic.thecpu.instruction_decoder.iword[7]
1 1
.names thedesign.swic.thecpu.pf.o_insn[8] thedesign.swic.thecpu.instruction_decoder.iword[8]
1 1
.names thedesign.swic.thecpu.pf.o_insn[9] thedesign.swic.thecpu.instruction_decoder.iword[9]
1 1
.names thedesign.swic.thecpu.pf.o_insn[10] thedesign.swic.thecpu.instruction_decoder.iword[10]
1 1
.names thedesign.swic.thecpu.pf.o_insn[11] thedesign.swic.thecpu.instruction_decoder.iword[11]
1 1
.names thedesign.swic.thecpu.pf.o_insn[12] thedesign.swic.thecpu.instruction_decoder.iword[12]
1 1
.names thedesign.swic.thecpu.pf.o_insn[13] thedesign.swic.thecpu.instruction_decoder.iword[13]
1 1
.names thedesign.swic.thecpu.pf.o_insn[14] thedesign.swic.thecpu.instruction_decoder.iword[14]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[15] thedesign.swic.thecpu.instruction_decoder.iword[15]
1 1
.names thedesign.swic.thecpu.instruction_decoder.GEN_CIS_IMMEDIATE.w_halfbits[6] thedesign.swic.thecpu.instruction_decoder.iword[22]
1 1
.names thedesign.swic.thecpu.instruction_decoder.GEN_CIS_IMMEDIATE.w_halfbits[7] thedesign.swic.thecpu.instruction_decoder.iword[23]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_FP
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[0] thedesign.swic.thecpu.instruction_decoder.o_I[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[1] thedesign.swic.thecpu.instruction_decoder.o_I[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[2] thedesign.swic.thecpu.instruction_decoder.o_I[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[3] thedesign.swic.thecpu.instruction_decoder.o_I[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[4] thedesign.swic.thecpu.instruction_decoder.o_I[4]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[5] thedesign.swic.thecpu.instruction_decoder.o_I[5]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[6] thedesign.swic.thecpu.instruction_decoder.o_I[6]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[7] thedesign.swic.thecpu.instruction_decoder.o_I[7]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[8] thedesign.swic.thecpu.instruction_decoder.o_I[8]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[9] thedesign.swic.thecpu.instruction_decoder.o_I[9]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[10] thedesign.swic.thecpu.instruction_decoder.o_I[10]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[11] thedesign.swic.thecpu.instruction_decoder.o_I[11]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[12] thedesign.swic.thecpu.instruction_decoder.o_I[12]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[13] thedesign.swic.thecpu.instruction_decoder.o_I[13]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[14] thedesign.swic.thecpu.instruction_decoder.o_I[14]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[15] thedesign.swic.thecpu.instruction_decoder.o_I[15]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[16] thedesign.swic.thecpu.instruction_decoder.o_I[16]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[17] thedesign.swic.thecpu.instruction_decoder.o_I[17]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[18] thedesign.swic.thecpu.instruction_decoder.o_I[18]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[19] thedesign.swic.thecpu.instruction_decoder.o_I[19]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[20] thedesign.swic.thecpu.instruction_decoder.o_I[20]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[21] thedesign.swic.thecpu.instruction_decoder.o_I[21]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.instruction_decoder.o_I[22]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.instruction_decoder.o_I[23]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.instruction_decoder.o_I[24]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.instruction_decoder.o_I[25]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.instruction_decoder.o_I[26]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.instruction_decoder.o_I[27]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.instruction_decoder.o_I[28]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.instruction_decoder.o_I[29]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.instruction_decoder.o_I[30]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_I[22] thedesign.swic.thecpu.instruction_decoder.o_I[31]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[0]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[1]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[2]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[3]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[4]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[5]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[6]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[7]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[8]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[9]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[10]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[11]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[12]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[13]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[14]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[15]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[16]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[17]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[18]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[19]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[20]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[21]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[22]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[23]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_branch_pc[24]
1 1
.names $undef thedesign.swic.thecpu.instruction_decoder.o_cond[3]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_dcdA[0]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_dcdA[1]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_dcdA[2]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_dcdA[3]
1 1
.names thedesign.swic.thecpu.dcd_Apc thedesign.swic.thecpu.instruction_decoder.o_dcdA[5]
1 1
.names thedesign.swic.thecpu.dcd_Acc thedesign.swic.thecpu.instruction_decoder.o_dcdA[6]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_dcdB[0]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_dcdB[1]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_dcdB[2]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_dcdB[3]
1 1
.names thedesign.swic.thecpu.dcd_Bpc thedesign.swic.thecpu.instruction_decoder.o_dcdB[5]
1 1
.names thedesign.swic.thecpu.dcd_Bcc thedesign.swic.thecpu.instruction_decoder.o_dcdB[6]
1 1
.names thedesign.swic.thecpu.dcd_Rpc thedesign.swic.thecpu.instruction_decoder.o_dcdR[5]
1 1
.names thedesign.swic.thecpu.dcd_Rcc thedesign.swic.thecpu.instruction_decoder.o_dcdR[6]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_early_branch
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_early_branch_stb
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_ljmp
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_lock
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.i_signed thedesign.swic.thecpu.instruction_decoder.o_op[0]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_pc[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase thedesign.swic.thecpu.instruction_decoder.o_phase
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.o_pipe
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[27] thedesign.swic.thecpu.instruction_decoder.o_preA[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[28] thedesign.swic.thecpu.instruction_decoder.o_preA[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[29] thedesign.swic.thecpu.instruction_decoder.o_preA[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[30] thedesign.swic.thecpu.instruction_decoder.o_preA[3]
1 1
.names thedesign.swic.thecpu.dcd_preA[4] thedesign.swic.thecpu.instruction_decoder.o_preA[4]
1 1
.names thedesign.swic.thecpu.dcd_preB[0] thedesign.swic.thecpu.instruction_decoder.o_preB[0]
1 1
.names thedesign.swic.thecpu.dcd_preB[1] thedesign.swic.thecpu.instruction_decoder.o_preB[1]
1 1
.names thedesign.swic.thecpu.dcd_preB[2] thedesign.swic.thecpu.instruction_decoder.o_preB[2]
1 1
.names thedesign.swic.thecpu.dcd_preB[3] thedesign.swic.thecpu.instruction_decoder.o_preB[3]
1 1
.names thedesign.swic.thecpu.dcd_preB[4] thedesign.swic.thecpu.instruction_decoder.o_preB[4]
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_valid thedesign.swic.thecpu.instruction_decoder.o_valid
1 1
.names thedesign.swic.thecpu.pf.o_valid thedesign.swic.thecpu.instruction_decoder.pf_valid
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.possibly_unused[0]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.possibly_unused[1]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.possibly_unused[2]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.possibly_unused[3]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.possibly_unused[4]
1 1
.names thedesign.swic.thecpu.instruction_decoder.w_lock thedesign.swic.thecpu.instruction_decoder.possibly_unused[5]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.r_insn_is_pipeable
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.unused_pipable
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.w_cis_ljmp
1 1
.names $undef thedesign.swic.thecpu.instruction_decoder.w_cond[0]
1 1
.names $undef thedesign.swic.thecpu.instruction_decoder.w_cond[1]
1 1
.names $undef thedesign.swic.thecpu.instruction_decoder.w_cond[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[27] thedesign.swic.thecpu.instruction_decoder.w_dcdA[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[28] thedesign.swic.thecpu.instruction_decoder.w_dcdA[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[29] thedesign.swic.thecpu.instruction_decoder.w_dcdA[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[30] thedesign.swic.thecpu.instruction_decoder.w_dcdA[3]
1 1
.names thedesign.swic.thecpu.dcd_preA[4] thedesign.swic.thecpu.instruction_decoder.w_dcdA[4]
1 1
.names thedesign.swic.thecpu.dcd_preB[0] thedesign.swic.thecpu.instruction_decoder.w_dcdB[0]
1 1
.names thedesign.swic.thecpu.dcd_preB[1] thedesign.swic.thecpu.instruction_decoder.w_dcdB[1]
1 1
.names thedesign.swic.thecpu.dcd_preB[2] thedesign.swic.thecpu.instruction_decoder.w_dcdB[2]
1 1
.names thedesign.swic.thecpu.dcd_preB[3] thedesign.swic.thecpu.instruction_decoder.w_dcdB[3]
1 1
.names thedesign.swic.thecpu.dcd_preB[4] thedesign.swic.thecpu.instruction_decoder.w_dcdB[4]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[27] thedesign.swic.thecpu.instruction_decoder.w_dcdR[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[28] thedesign.swic.thecpu.instruction_decoder.w_dcdR[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[29] thedesign.swic.thecpu.instruction_decoder.w_dcdR[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[30] thedesign.swic.thecpu.instruction_decoder.w_dcdR[3]
1 1
.names thedesign.swic.thecpu.dcd_preA[4] thedesign.swic.thecpu.instruction_decoder.w_dcdR[4]
1 1
.names thedesign.swic.thecpu.instruction_decoder.w_dcdA_cc thedesign.swic.thecpu.instruction_decoder.w_dcdR_cc
1 1
.names thedesign.swic.thecpu.instruction_decoder.w_dcdA_pc thedesign.swic.thecpu.instruction_decoder.w_dcdR_pc
1 1
.names thedesign.swic.thecpu.pf.o_insn[0] thedesign.swic.thecpu.instruction_decoder.w_fullI[0]
1 1
.names thedesign.swic.thecpu.pf.o_insn[1] thedesign.swic.thecpu.instruction_decoder.w_fullI[1]
1 1
.names thedesign.swic.thecpu.pf.o_insn[2] thedesign.swic.thecpu.instruction_decoder.w_fullI[2]
1 1
.names thedesign.swic.thecpu.pf.o_insn[3] thedesign.swic.thecpu.instruction_decoder.w_fullI[3]
1 1
.names thedesign.swic.thecpu.pf.o_insn[4] thedesign.swic.thecpu.instruction_decoder.w_fullI[4]
1 1
.names thedesign.swic.thecpu.pf.o_insn[5] thedesign.swic.thecpu.instruction_decoder.w_fullI[5]
1 1
.names thedesign.swic.thecpu.pf.o_insn[6] thedesign.swic.thecpu.instruction_decoder.w_fullI[6]
1 1
.names thedesign.swic.thecpu.pf.o_insn[7] thedesign.swic.thecpu.instruction_decoder.w_fullI[7]
1 1
.names thedesign.swic.thecpu.pf.o_insn[8] thedesign.swic.thecpu.instruction_decoder.w_fullI[8]
1 1
.names thedesign.swic.thecpu.pf.o_insn[9] thedesign.swic.thecpu.instruction_decoder.w_fullI[9]
1 1
.names thedesign.swic.thecpu.pf.o_insn[10] thedesign.swic.thecpu.instruction_decoder.w_fullI[10]
1 1
.names thedesign.swic.thecpu.pf.o_insn[11] thedesign.swic.thecpu.instruction_decoder.w_fullI[11]
1 1
.names thedesign.swic.thecpu.pf.o_insn[12] thedesign.swic.thecpu.instruction_decoder.w_fullI[12]
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.w_ljmp
1 1
.names $false thedesign.swic.thecpu.instruction_decoder.w_ljmp_dly
1 1
.names thedesign.swic.thecpu.instruction_decoder.GEN_CIS_IMMEDIATE.w_halfbits[6] thedesign.swic.thecpu.instruction_decoder.w_op[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.GEN_CIS_IMMEDIATE.w_halfbits[7] thedesign.swic.thecpu.instruction_decoder.w_op[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[24] thedesign.swic.thecpu.instruction_decoder.w_op[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[25] thedesign.swic.thecpu.instruction_decoder.w_op[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.iword[26] thedesign.swic.thecpu.instruction_decoder.w_op[4]
1 1
.names $false thedesign.swic.thecpu.ipc[0]
1 1
.names $false thedesign.swic.thecpu.ipc[1]
1 1
.names thedesign.swic.thecpu.debug_flags[27] thedesign.swic.thecpu.master_ce
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[0] thedesign.swic.thecpu.mem_addr[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[1] thedesign.swic.thecpu.mem_addr[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[2] thedesign.swic.thecpu.mem_addr[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[3] thedesign.swic.thecpu.mem_addr[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[4] thedesign.swic.thecpu.mem_addr[4]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[5] thedesign.swic.thecpu.mem_addr[5]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[6] thedesign.swic.thecpu.mem_addr[6]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[7] thedesign.swic.thecpu.mem_addr[7]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[8] thedesign.swic.thecpu.mem_addr[8]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[9] thedesign.swic.thecpu.mem_addr[9]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[10] thedesign.swic.thecpu.mem_addr[10]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[11] thedesign.swic.thecpu.mem_addr[11]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[12] thedesign.swic.thecpu.mem_addr[12]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[13] thedesign.swic.thecpu.mem_addr[13]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[14] thedesign.swic.thecpu.mem_addr[14]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[15] thedesign.swic.thecpu.mem_addr[15]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[16] thedesign.swic.thecpu.mem_addr[16]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[17] thedesign.swic.thecpu.mem_addr[17]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[18] thedesign.swic.thecpu.mem_addr[18]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[19] thedesign.swic.thecpu.mem_addr[19]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[20] thedesign.swic.thecpu.mem_addr[20]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[21] thedesign.swic.thecpu.mem_addr[21]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[22] thedesign.swic.thecpu.mem_addr[22]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_gbl thedesign.swic.thecpu.mem_cyc_gbl
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl thedesign.swic.thecpu.mem_cyc_lcl
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[0] thedesign.swic.thecpu.mem_data[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[1] thedesign.swic.thecpu.mem_data[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[2] thedesign.swic.thecpu.mem_data[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[3] thedesign.swic.thecpu.mem_data[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[4] thedesign.swic.thecpu.mem_data[4]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[5] thedesign.swic.thecpu.mem_data[5]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[6] thedesign.swic.thecpu.mem_data[6]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[7] thedesign.swic.thecpu.mem_data[7]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[8] thedesign.swic.thecpu.mem_data[8]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[9] thedesign.swic.thecpu.mem_data[9]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[10] thedesign.swic.thecpu.mem_data[10]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[11] thedesign.swic.thecpu.mem_data[11]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[12] thedesign.swic.thecpu.mem_data[12]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[13] thedesign.swic.thecpu.mem_data[13]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[14] thedesign.swic.thecpu.mem_data[14]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[15] thedesign.swic.thecpu.mem_data[15]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[16] thedesign.swic.thecpu.mem_data[16]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[17] thedesign.swic.thecpu.mem_data[17]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[18] thedesign.swic.thecpu.mem_data[18]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[19] thedesign.swic.thecpu.mem_data[19]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[20] thedesign.swic.thecpu.mem_data[20]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[21] thedesign.swic.thecpu.mem_data[21]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[22] thedesign.swic.thecpu.mem_data[22]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[23] thedesign.swic.thecpu.mem_data[23]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[24] thedesign.swic.thecpu.mem_data[24]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[25] thedesign.swic.thecpu.mem_data[25]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[26] thedesign.swic.thecpu.mem_data[26]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[27] thedesign.swic.thecpu.mem_data[27]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[28] thedesign.swic.thecpu.mem_data[28]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[29] thedesign.swic.thecpu.mem_data[29]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[30] thedesign.swic.thecpu.mem_data[30]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[31] thedesign.swic.thecpu.mem_data[31]
1 1
.names $false thedesign.swic.thecpu.mem_pipe_stalled
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[0] thedesign.swic.thecpu.mem_result[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[1] thedesign.swic.thecpu.mem_result[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[2] thedesign.swic.thecpu.mem_result[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[3] thedesign.swic.thecpu.mem_result[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[4] thedesign.swic.thecpu.mem_result[4]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[5] thedesign.swic.thecpu.mem_result[5]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[6] thedesign.swic.thecpu.mem_result[6]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[7] thedesign.swic.thecpu.mem_result[7]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[8] thedesign.swic.thecpu.mem_result[8]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[9] thedesign.swic.thecpu.mem_result[9]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[10] thedesign.swic.thecpu.mem_result[10]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[11] thedesign.swic.thecpu.mem_result[11]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[12] thedesign.swic.thecpu.mem_result[12]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[13] thedesign.swic.thecpu.mem_result[13]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[14] thedesign.swic.thecpu.mem_result[14]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[15] thedesign.swic.thecpu.mem_result[15]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[16] thedesign.swic.thecpu.mem_result[16]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[17] thedesign.swic.thecpu.mem_result[17]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[18] thedesign.swic.thecpu.mem_result[18]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[19] thedesign.swic.thecpu.mem_result[19]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[20] thedesign.swic.thecpu.mem_result[20]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[21] thedesign.swic.thecpu.mem_result[21]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[22] thedesign.swic.thecpu.mem_result[22]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[23] thedesign.swic.thecpu.mem_result[23]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[24] thedesign.swic.thecpu.mem_result[24]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[25] thedesign.swic.thecpu.mem_result[25]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[26] thedesign.swic.thecpu.mem_result[26]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[27] thedesign.swic.thecpu.mem_result[27]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[28] thedesign.swic.thecpu.mem_result[28]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[29] thedesign.swic.thecpu.mem_result[29]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[30] thedesign.swic.thecpu.mem_result[30]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_result[31] thedesign.swic.thecpu.mem_result[31]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[0] thedesign.swic.thecpu.mem_sel[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[1] thedesign.swic.thecpu.mem_sel[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[2] thedesign.swic.thecpu.mem_sel[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[3] thedesign.swic.thecpu.mem_sel[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl thedesign.swic.thecpu.mem_stb_gbl
1 1
.names $false thedesign.swic.thecpu.mem_stb_lcl
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid thedesign.swic.thecpu.mem_valid
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we thedesign.swic.thecpu.mem_we
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[0] thedesign.swic.thecpu.mem_wreg[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[1] thedesign.swic.thecpu.mem_wreg[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[2] thedesign.swic.thecpu.mem_wreg[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[3] thedesign.swic.thecpu.mem_wreg[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg[4] thedesign.swic.thecpu.mem_wreg[4]
1 1
.names thedesign.swic.cpu_break thedesign.swic.thecpu.o_break
1 1
.names $false thedesign.swic.thecpu.o_op_stall
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[0] thedesign.swic.thecpu.o_wb_data[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[1] thedesign.swic.thecpu.o_wb_data[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[2] thedesign.swic.thecpu.o_wb_data[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[3] thedesign.swic.thecpu.o_wb_data[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[4] thedesign.swic.thecpu.o_wb_data[4]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[5] thedesign.swic.thecpu.o_wb_data[5]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[6] thedesign.swic.thecpu.o_wb_data[6]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[7] thedesign.swic.thecpu.o_wb_data[7]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[8] thedesign.swic.thecpu.o_wb_data[8]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[9] thedesign.swic.thecpu.o_wb_data[9]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[10] thedesign.swic.thecpu.o_wb_data[10]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[11] thedesign.swic.thecpu.o_wb_data[11]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[12] thedesign.swic.thecpu.o_wb_data[12]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[13] thedesign.swic.thecpu.o_wb_data[13]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[14] thedesign.swic.thecpu.o_wb_data[14]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[15] thedesign.swic.thecpu.o_wb_data[15]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[16] thedesign.swic.thecpu.o_wb_data[16]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[17] thedesign.swic.thecpu.o_wb_data[17]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[18] thedesign.swic.thecpu.o_wb_data[18]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[19] thedesign.swic.thecpu.o_wb_data[19]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[20] thedesign.swic.thecpu.o_wb_data[20]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[21] thedesign.swic.thecpu.o_wb_data[21]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[22] thedesign.swic.thecpu.o_wb_data[22]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[23] thedesign.swic.thecpu.o_wb_data[23]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[24] thedesign.swic.thecpu.o_wb_data[24]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[25] thedesign.swic.thecpu.o_wb_data[25]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[26] thedesign.swic.thecpu.o_wb_data[26]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[27] thedesign.swic.thecpu.o_wb_data[27]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[28] thedesign.swic.thecpu.o_wb_data[28]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[29] thedesign.swic.thecpu.o_wb_data[29]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[30] thedesign.swic.thecpu.o_wb_data[30]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[31] thedesign.swic.thecpu.o_wb_data[31]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[0] thedesign.swic.thecpu.o_wb_sel[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[1] thedesign.swic.thecpu.o_wb_sel[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[2] thedesign.swic.thecpu.o_wb_sel[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[3] thedesign.swic.thecpu.o_wb_sel[3]
1 1
.names $false thedesign.swic.thecpu.op_Aid[0]
1 1
.names $false thedesign.swic.thecpu.op_Aid[1]
1 1
.names $false thedesign.swic.thecpu.op_Aid[2]
1 1
.names $false thedesign.swic.thecpu.op_Aid[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdA[4] thedesign.swic.thecpu.op_Aid[4]
1 1
.names thedesign.swic.thecpu.r_op_Av[0] thedesign.swic.thecpu.op_Av[0]
1 1
.names thedesign.swic.thecpu.r_op_Av[1] thedesign.swic.thecpu.op_Av[1]
1 1
.names thedesign.swic.thecpu.r_op_Av[2] thedesign.swic.thecpu.op_Av[2]
1 1
.names thedesign.swic.thecpu.r_op_Av[3] thedesign.swic.thecpu.op_Av[3]
1 1
.names thedesign.swic.thecpu.r_op_Av[4] thedesign.swic.thecpu.op_Av[4]
1 1
.names thedesign.swic.thecpu.r_op_Av[5] thedesign.swic.thecpu.op_Av[5]
1 1
.names thedesign.swic.thecpu.r_op_Av[6] thedesign.swic.thecpu.op_Av[6]
1 1
.names thedesign.swic.thecpu.r_op_Av[7] thedesign.swic.thecpu.op_Av[7]
1 1
.names thedesign.swic.thecpu.r_op_Av[8] thedesign.swic.thecpu.op_Av[8]
1 1
.names thedesign.swic.thecpu.r_op_Av[9] thedesign.swic.thecpu.op_Av[9]
1 1
.names thedesign.swic.thecpu.r_op_Av[10] thedesign.swic.thecpu.op_Av[10]
1 1
.names thedesign.swic.thecpu.r_op_Av[11] thedesign.swic.thecpu.op_Av[11]
1 1
.names thedesign.swic.thecpu.r_op_Av[12] thedesign.swic.thecpu.op_Av[12]
1 1
.names thedesign.swic.thecpu.r_op_Av[13] thedesign.swic.thecpu.op_Av[13]
1 1
.names thedesign.swic.thecpu.r_op_Av[14] thedesign.swic.thecpu.op_Av[14]
1 1
.names thedesign.swic.thecpu.r_op_Av[15] thedesign.swic.thecpu.op_Av[15]
1 1
.names thedesign.swic.thecpu.r_op_Av[16] thedesign.swic.thecpu.op_Av[16]
1 1
.names thedesign.swic.thecpu.r_op_Av[17] thedesign.swic.thecpu.op_Av[17]
1 1
.names thedesign.swic.thecpu.r_op_Av[18] thedesign.swic.thecpu.op_Av[18]
1 1
.names thedesign.swic.thecpu.r_op_Av[19] thedesign.swic.thecpu.op_Av[19]
1 1
.names thedesign.swic.thecpu.r_op_Av[20] thedesign.swic.thecpu.op_Av[20]
1 1
.names thedesign.swic.thecpu.r_op_Av[21] thedesign.swic.thecpu.op_Av[21]
1 1
.names thedesign.swic.thecpu.r_op_Av[22] thedesign.swic.thecpu.op_Av[22]
1 1
.names thedesign.swic.thecpu.r_op_Av[23] thedesign.swic.thecpu.op_Av[23]
1 1
.names thedesign.swic.thecpu.r_op_Av[24] thedesign.swic.thecpu.op_Av[24]
1 1
.names thedesign.swic.thecpu.r_op_Av[25] thedesign.swic.thecpu.op_Av[25]
1 1
.names thedesign.swic.thecpu.r_op_Av[26] thedesign.swic.thecpu.op_Av[26]
1 1
.names thedesign.swic.thecpu.r_op_Av[27] thedesign.swic.thecpu.op_Av[27]
1 1
.names thedesign.swic.thecpu.r_op_Av[28] thedesign.swic.thecpu.op_Av[28]
1 1
.names thedesign.swic.thecpu.r_op_Av[29] thedesign.swic.thecpu.op_Av[29]
1 1
.names thedesign.swic.thecpu.r_op_Av[30] thedesign.swic.thecpu.op_Av[30]
1 1
.names thedesign.swic.thecpu.r_op_Av[31] thedesign.swic.thecpu.op_Av[31]
1 1
.names $false thedesign.swic.thecpu.op_Bid[0]
1 1
.names $false thedesign.swic.thecpu.op_Bid[1]
1 1
.names $false thedesign.swic.thecpu.op_Bid[2]
1 1
.names $false thedesign.swic.thecpu.op_Bid[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdB[4] thedesign.swic.thecpu.op_Bid[4]
1 1
.names thedesign.swic.thecpu.r_op_Bv[0] thedesign.swic.thecpu.op_Bv[0]
1 1
.names thedesign.swic.thecpu.r_op_Bv[1] thedesign.swic.thecpu.op_Bv[1]
1 1
.names thedesign.swic.thecpu.r_op_Bv[2] thedesign.swic.thecpu.op_Bv[2]
1 1
.names thedesign.swic.thecpu.r_op_Bv[3] thedesign.swic.thecpu.op_Bv[3]
1 1
.names thedesign.swic.thecpu.r_op_Bv[4] thedesign.swic.thecpu.op_Bv[4]
1 1
.names thedesign.swic.thecpu.r_op_Bv[5] thedesign.swic.thecpu.op_Bv[5]
1 1
.names thedesign.swic.thecpu.r_op_Bv[6] thedesign.swic.thecpu.op_Bv[6]
1 1
.names thedesign.swic.thecpu.r_op_Bv[7] thedesign.swic.thecpu.op_Bv[7]
1 1
.names thedesign.swic.thecpu.r_op_Bv[8] thedesign.swic.thecpu.op_Bv[8]
1 1
.names thedesign.swic.thecpu.r_op_Bv[9] thedesign.swic.thecpu.op_Bv[9]
1 1
.names thedesign.swic.thecpu.r_op_Bv[10] thedesign.swic.thecpu.op_Bv[10]
1 1
.names thedesign.swic.thecpu.r_op_Bv[11] thedesign.swic.thecpu.op_Bv[11]
1 1
.names thedesign.swic.thecpu.r_op_Bv[12] thedesign.swic.thecpu.op_Bv[12]
1 1
.names thedesign.swic.thecpu.r_op_Bv[13] thedesign.swic.thecpu.op_Bv[13]
1 1
.names thedesign.swic.thecpu.r_op_Bv[14] thedesign.swic.thecpu.op_Bv[14]
1 1
.names thedesign.swic.thecpu.r_op_Bv[15] thedesign.swic.thecpu.op_Bv[15]
1 1
.names thedesign.swic.thecpu.r_op_Bv[16] thedesign.swic.thecpu.op_Bv[16]
1 1
.names thedesign.swic.thecpu.r_op_Bv[17] thedesign.swic.thecpu.op_Bv[17]
1 1
.names thedesign.swic.thecpu.r_op_Bv[18] thedesign.swic.thecpu.op_Bv[18]
1 1
.names thedesign.swic.thecpu.r_op_Bv[19] thedesign.swic.thecpu.op_Bv[19]
1 1
.names thedesign.swic.thecpu.r_op_Bv[20] thedesign.swic.thecpu.op_Bv[20]
1 1
.names thedesign.swic.thecpu.r_op_Bv[21] thedesign.swic.thecpu.op_Bv[21]
1 1
.names thedesign.swic.thecpu.r_op_Bv[22] thedesign.swic.thecpu.op_Bv[22]
1 1
.names thedesign.swic.thecpu.r_op_Bv[23] thedesign.swic.thecpu.op_Bv[23]
1 1
.names thedesign.swic.thecpu.r_op_Bv[24] thedesign.swic.thecpu.op_Bv[24]
1 1
.names thedesign.swic.thecpu.r_op_Bv[25] thedesign.swic.thecpu.op_Bv[25]
1 1
.names thedesign.swic.thecpu.r_op_Bv[26] thedesign.swic.thecpu.op_Bv[26]
1 1
.names thedesign.swic.thecpu.r_op_Bv[27] thedesign.swic.thecpu.op_Bv[27]
1 1
.names thedesign.swic.thecpu.r_op_Bv[28] thedesign.swic.thecpu.op_Bv[28]
1 1
.names thedesign.swic.thecpu.r_op_Bv[29] thedesign.swic.thecpu.op_Bv[29]
1 1
.names thedesign.swic.thecpu.r_op_Bv[30] thedesign.swic.thecpu.op_Bv[30]
1 1
.names thedesign.swic.thecpu.r_op_Bv[31] thedesign.swic.thecpu.op_Bv[31]
1 1
.names thedesign.swic.thecpu.r_op_F[0] thedesign.swic.thecpu.op_F[0]
1 1
.names thedesign.swic.thecpu.r_op_F[1] thedesign.swic.thecpu.op_F[1]
1 1
.names thedesign.swic.thecpu.r_op_F[2] thedesign.swic.thecpu.op_F[2]
1 1
.names thedesign.swic.thecpu.r_op_F[3] thedesign.swic.thecpu.op_F[3]
1 1
.names thedesign.swic.thecpu.r_op_F[4] thedesign.swic.thecpu.op_F[4]
1 1
.names thedesign.swic.thecpu.r_op_F[5] thedesign.swic.thecpu.op_F[5]
1 1
.names thedesign.swic.thecpu.r_op_F[6] thedesign.swic.thecpu.op_F[6]
1 1
.names thedesign.swic.thecpu.r_op_F[3] thedesign.swic.thecpu.op_F[7]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[0] thedesign.swic.thecpu.op_R[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[1] thedesign.swic.thecpu.op_R[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[2] thedesign.swic.thecpu.op_R[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[3] thedesign.swic.thecpu.op_R[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_dcdR[4] thedesign.swic.thecpu.op_R[4]
1 1
.names thedesign.swic.thecpu.r_op_break thedesign.swic.thecpu.op_break
1 1
.names thedesign.swic.thecpu.instruction_decoder.r_valid thedesign.swic.thecpu.op_ce
1 1
.names thedesign.swic.thecpu.SET_GIE.r_gie thedesign.swic.thecpu.op_gie
1 1
.names $false thedesign.swic.thecpu.op_lock
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.i_signed thedesign.swic.thecpu.op_opn[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[1] thedesign.swic.thecpu.op_opn[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[2] thedesign.swic.thecpu.op_opn[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[3] thedesign.swic.thecpu.op_opn[3]
1 1
.names $false thedesign.swic.thecpu.op_pc[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[1] thedesign.swic.thecpu.op_pc[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[2] thedesign.swic.thecpu.op_pc[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[3] thedesign.swic.thecpu.op_pc[3]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[4] thedesign.swic.thecpu.op_pc[4]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[5] thedesign.swic.thecpu.op_pc[5]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[6] thedesign.swic.thecpu.op_pc[6]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[7] thedesign.swic.thecpu.op_pc[7]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[8] thedesign.swic.thecpu.op_pc[8]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[9] thedesign.swic.thecpu.op_pc[9]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[10] thedesign.swic.thecpu.op_pc[10]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[11] thedesign.swic.thecpu.op_pc[11]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[12] thedesign.swic.thecpu.op_pc[12]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[13] thedesign.swic.thecpu.op_pc[13]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[14] thedesign.swic.thecpu.op_pc[14]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[15] thedesign.swic.thecpu.op_pc[15]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[16] thedesign.swic.thecpu.op_pc[16]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[17] thedesign.swic.thecpu.op_pc[17]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[18] thedesign.swic.thecpu.op_pc[18]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[19] thedesign.swic.thecpu.op_pc[19]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[20] thedesign.swic.thecpu.op_pc[20]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[21] thedesign.swic.thecpu.op_pc[21]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[22] thedesign.swic.thecpu.op_pc[22]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[23] thedesign.swic.thecpu.op_pc[23]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_pc[24] thedesign.swic.thecpu.op_pc[24]
1 1
.names thedesign.swic.thecpu.OPT_CIS_OP_PHASE.r_op_phase thedesign.swic.thecpu.op_phase
1 1
.names $false thedesign.swic.thecpu.op_pipe
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_rB thedesign.swic.thecpu.op_rB
1 1
.names $false thedesign.swic.thecpu.op_sim
1 1
.names $false thedesign.swic.thecpu.op_stall
1 1
.names $false thedesign.swic.thecpu.op_valid_fpu
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_wR thedesign.swic.thecpu.op_wR
1 1
.names thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt thedesign.swic.thecpu.pending_interrupt
1 1
.names $false thedesign.swic.thecpu.pending_sreg_write
1 1
.names thedesign.swic.thecpu.debug_flags[19] thedesign.swic.thecpu.pf.i_clear_cache
1 1
.names clk_40mhz thedesign.swic.thecpu.pf.i_clk
1 1
.names thedesign.swic.thecpu.new_pc thedesign.swic.thecpu.pf.i_new_pc
1 1
.names $false thedesign.swic.thecpu.pf.i_pc[0]
1 1
.names $false thedesign.swic.thecpu.pf.i_pc[1]
1 1
.names thedesign.swic.thecpu.pf_pc[2] thedesign.swic.thecpu.pf.i_pc[2]
1 1
.names thedesign.swic.thecpu.pf_pc[3] thedesign.swic.thecpu.pf.i_pc[3]
1 1
.names thedesign.swic.thecpu.pf_pc[4] thedesign.swic.thecpu.pf.i_pc[4]
1 1
.names thedesign.swic.thecpu.pf_pc[5] thedesign.swic.thecpu.pf.i_pc[5]
1 1
.names thedesign.swic.thecpu.pf_pc[6] thedesign.swic.thecpu.pf.i_pc[6]
1 1
.names thedesign.swic.thecpu.pf_pc[7] thedesign.swic.thecpu.pf.i_pc[7]
1 1
.names thedesign.swic.thecpu.pf_pc[8] thedesign.swic.thecpu.pf.i_pc[8]
1 1
.names thedesign.swic.thecpu.pf_pc[9] thedesign.swic.thecpu.pf.i_pc[9]
1 1
.names thedesign.swic.thecpu.pf_pc[10] thedesign.swic.thecpu.pf.i_pc[10]
1 1
.names thedesign.swic.thecpu.pf_pc[11] thedesign.swic.thecpu.pf.i_pc[11]
1 1
.names thedesign.swic.thecpu.pf_pc[12] thedesign.swic.thecpu.pf.i_pc[12]
1 1
.names thedesign.swic.thecpu.pf_pc[13] thedesign.swic.thecpu.pf.i_pc[13]
1 1
.names thedesign.swic.thecpu.pf_pc[14] thedesign.swic.thecpu.pf.i_pc[14]
1 1
.names thedesign.swic.thecpu.pf_pc[15] thedesign.swic.thecpu.pf.i_pc[15]
1 1
.names thedesign.swic.thecpu.pf_pc[16] thedesign.swic.thecpu.pf.i_pc[16]
1 1
.names thedesign.swic.thecpu.pf_pc[17] thedesign.swic.thecpu.pf.i_pc[17]
1 1
.names thedesign.swic.thecpu.pf_pc[18] thedesign.swic.thecpu.pf.i_pc[18]
1 1
.names thedesign.swic.thecpu.pf_pc[19] thedesign.swic.thecpu.pf.i_pc[19]
1 1
.names thedesign.swic.thecpu.pf_pc[20] thedesign.swic.thecpu.pf.i_pc[20]
1 1
.names thedesign.swic.thecpu.pf_pc[21] thedesign.swic.thecpu.pf.i_pc[21]
1 1
.names thedesign.swic.thecpu.pf_pc[22] thedesign.swic.thecpu.pf.i_pc[22]
1 1
.names thedesign.swic.thecpu.pf_pc[23] thedesign.swic.thecpu.pf.i_pc[23]
1 1
.names thedesign.swic.thecpu.pf_pc[24] thedesign.swic.thecpu.pf.i_pc[24]
1 1
.names thedesign.swic.cmd_reset thedesign.swic.thecpu.pf.i_reset
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[0] thedesign.swic.thecpu.pf.i_wb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[1] thedesign.swic.thecpu.pf.i_wb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[2] thedesign.swic.thecpu.pf.i_wb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[3] thedesign.swic.thecpu.pf.i_wb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[4] thedesign.swic.thecpu.pf.i_wb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[5] thedesign.swic.thecpu.pf.i_wb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[6] thedesign.swic.thecpu.pf.i_wb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[7] thedesign.swic.thecpu.pf.i_wb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[8] thedesign.swic.thecpu.pf.i_wb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[9] thedesign.swic.thecpu.pf.i_wb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[10] thedesign.swic.thecpu.pf.i_wb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[11] thedesign.swic.thecpu.pf.i_wb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[12] thedesign.swic.thecpu.pf.i_wb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[13] thedesign.swic.thecpu.pf.i_wb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[14] thedesign.swic.thecpu.pf.i_wb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[15] thedesign.swic.thecpu.pf.i_wb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[16] thedesign.swic.thecpu.pf.i_wb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[17] thedesign.swic.thecpu.pf.i_wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[18] thedesign.swic.thecpu.pf.i_wb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[19] thedesign.swic.thecpu.pf.i_wb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[20] thedesign.swic.thecpu.pf.i_wb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[21] thedesign.swic.thecpu.pf.i_wb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[22] thedesign.swic.thecpu.pf.i_wb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[23] thedesign.swic.thecpu.pf.i_wb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[24] thedesign.swic.thecpu.pf.i_wb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[25] thedesign.swic.thecpu.pf.i_wb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[26] thedesign.swic.thecpu.pf.i_wb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[27] thedesign.swic.thecpu.pf.i_wb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[28] thedesign.swic.thecpu.pf.i_wb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[29] thedesign.swic.thecpu.pf.i_wb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[30] thedesign.swic.thecpu.pf.i_wb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[31] thedesign.swic.thecpu.pf.i_wb_data[31]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[15] thedesign.swic.thecpu.pf.o_insn[15]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[16] thedesign.swic.thecpu.pf.o_insn[16]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[17] thedesign.swic.thecpu.pf.o_insn[17]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[18] thedesign.swic.thecpu.pf.o_insn[18]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[19] thedesign.swic.thecpu.pf.o_insn[19]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[20] thedesign.swic.thecpu.pf.o_insn[20]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[21] thedesign.swic.thecpu.pf.o_insn[21]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[22] thedesign.swic.thecpu.pf.o_insn[22]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[23] thedesign.swic.thecpu.pf.o_insn[23]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[24] thedesign.swic.thecpu.pf.o_insn[24]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[25] thedesign.swic.thecpu.pf.o_insn[25]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[26] thedesign.swic.thecpu.pf.o_insn[26]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[27] thedesign.swic.thecpu.pf.o_insn[27]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[28] thedesign.swic.thecpu.pf.o_insn[28]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[29] thedesign.swic.thecpu.pf.o_insn[29]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[30] thedesign.swic.thecpu.pf.o_insn[30]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[31] thedesign.swic.thecpu.pf.o_insn[31]
1 1
.names $false thedesign.swic.thecpu.pf.o_pc[0]
1 1
.names $false thedesign.swic.thecpu.pf.o_pc[1]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[0]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[1]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[2]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[3]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[4]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[5]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[6]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[7]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[8]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[9]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[10]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[11]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[12]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[13]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[14]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[15]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[16]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[17]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[18]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[19]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[20]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[21]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[22]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[23]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[24]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[25]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[26]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[27]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[28]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[29]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[30]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_data[31]
1 1
.names $false thedesign.swic.thecpu.pf.o_wb_we
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[0] thedesign.swic.thecpu.pf_addr[0]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[1] thedesign.swic.thecpu.pf_addr[1]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[2] thedesign.swic.thecpu.pf_addr[2]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[3] thedesign.swic.thecpu.pf_addr[3]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[4] thedesign.swic.thecpu.pf_addr[4]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[5] thedesign.swic.thecpu.pf_addr[5]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[6] thedesign.swic.thecpu.pf_addr[6]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[7] thedesign.swic.thecpu.pf_addr[7]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[8] thedesign.swic.thecpu.pf_addr[8]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[9] thedesign.swic.thecpu.pf_addr[9]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[10] thedesign.swic.thecpu.pf_addr[10]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[11] thedesign.swic.thecpu.pf_addr[11]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[12] thedesign.swic.thecpu.pf_addr[12]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[13] thedesign.swic.thecpu.pf_addr[13]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[14] thedesign.swic.thecpu.pf_addr[14]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[15] thedesign.swic.thecpu.pf_addr[15]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[16] thedesign.swic.thecpu.pf_addr[16]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[17] thedesign.swic.thecpu.pf_addr[17]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[18] thedesign.swic.thecpu.pf_addr[18]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[19] thedesign.swic.thecpu.pf_addr[19]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[20] thedesign.swic.thecpu.pf_addr[20]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[21] thedesign.swic.thecpu.pf_addr[21]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[22] thedesign.swic.thecpu.pf_addr[22]
1 1
.names thedesign.swic.thecpu.pf.o_wb_cyc thedesign.swic.thecpu.pf_cyc
1 1
.names $false thedesign.swic.thecpu.pf_data[0]
1 1
.names $false thedesign.swic.thecpu.pf_data[1]
1 1
.names $false thedesign.swic.thecpu.pf_data[2]
1 1
.names $false thedesign.swic.thecpu.pf_data[3]
1 1
.names $false thedesign.swic.thecpu.pf_data[4]
1 1
.names $false thedesign.swic.thecpu.pf_data[5]
1 1
.names $false thedesign.swic.thecpu.pf_data[6]
1 1
.names $false thedesign.swic.thecpu.pf_data[7]
1 1
.names $false thedesign.swic.thecpu.pf_data[8]
1 1
.names $false thedesign.swic.thecpu.pf_data[9]
1 1
.names $false thedesign.swic.thecpu.pf_data[10]
1 1
.names $false thedesign.swic.thecpu.pf_data[11]
1 1
.names $false thedesign.swic.thecpu.pf_data[12]
1 1
.names $false thedesign.swic.thecpu.pf_data[13]
1 1
.names $false thedesign.swic.thecpu.pf_data[14]
1 1
.names $false thedesign.swic.thecpu.pf_data[15]
1 1
.names $false thedesign.swic.thecpu.pf_data[16]
1 1
.names $false thedesign.swic.thecpu.pf_data[17]
1 1
.names $false thedesign.swic.thecpu.pf_data[18]
1 1
.names $false thedesign.swic.thecpu.pf_data[19]
1 1
.names $false thedesign.swic.thecpu.pf_data[20]
1 1
.names $false thedesign.swic.thecpu.pf_data[21]
1 1
.names $false thedesign.swic.thecpu.pf_data[22]
1 1
.names $false thedesign.swic.thecpu.pf_data[23]
1 1
.names $false thedesign.swic.thecpu.pf_data[24]
1 1
.names $false thedesign.swic.thecpu.pf_data[25]
1 1
.names $false thedesign.swic.thecpu.pf_data[26]
1 1
.names $false thedesign.swic.thecpu.pf_data[27]
1 1
.names $false thedesign.swic.thecpu.pf_data[28]
1 1
.names $false thedesign.swic.thecpu.pf_data[29]
1 1
.names $false thedesign.swic.thecpu.pf_data[30]
1 1
.names $false thedesign.swic.thecpu.pf_data[31]
1 1
.names thedesign.swic.thecpu.SET_GIE.r_gie thedesign.swic.thecpu.pf_gie
1 1
.names thedesign.swic.thecpu.pf.o_illegal thedesign.swic.thecpu.pf_illegal
1 1
.names thedesign.swic.thecpu.pf.o_insn[0] thedesign.swic.thecpu.pf_instruction[0]
1 1
.names thedesign.swic.thecpu.pf.o_insn[1] thedesign.swic.thecpu.pf_instruction[1]
1 1
.names thedesign.swic.thecpu.pf.o_insn[2] thedesign.swic.thecpu.pf_instruction[2]
1 1
.names thedesign.swic.thecpu.pf.o_insn[3] thedesign.swic.thecpu.pf_instruction[3]
1 1
.names thedesign.swic.thecpu.pf.o_insn[4] thedesign.swic.thecpu.pf_instruction[4]
1 1
.names thedesign.swic.thecpu.pf.o_insn[5] thedesign.swic.thecpu.pf_instruction[5]
1 1
.names thedesign.swic.thecpu.pf.o_insn[6] thedesign.swic.thecpu.pf_instruction[6]
1 1
.names thedesign.swic.thecpu.pf.o_insn[7] thedesign.swic.thecpu.pf_instruction[7]
1 1
.names thedesign.swic.thecpu.pf.o_insn[8] thedesign.swic.thecpu.pf_instruction[8]
1 1
.names thedesign.swic.thecpu.pf.o_insn[9] thedesign.swic.thecpu.pf_instruction[9]
1 1
.names thedesign.swic.thecpu.pf.o_insn[10] thedesign.swic.thecpu.pf_instruction[10]
1 1
.names thedesign.swic.thecpu.pf.o_insn[11] thedesign.swic.thecpu.pf_instruction[11]
1 1
.names thedesign.swic.thecpu.pf.o_insn[12] thedesign.swic.thecpu.pf_instruction[12]
1 1
.names thedesign.swic.thecpu.pf.o_insn[13] thedesign.swic.thecpu.pf_instruction[13]
1 1
.names thedesign.swic.thecpu.pf.o_insn[14] thedesign.swic.thecpu.pf_instruction[14]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[15] thedesign.swic.thecpu.pf_instruction[15]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[16] thedesign.swic.thecpu.pf_instruction[16]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[17] thedesign.swic.thecpu.pf_instruction[17]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[18] thedesign.swic.thecpu.pf_instruction[18]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[19] thedesign.swic.thecpu.pf_instruction[19]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[20] thedesign.swic.thecpu.pf_instruction[20]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[21] thedesign.swic.thecpu.pf_instruction[21]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[22] thedesign.swic.thecpu.pf_instruction[22]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[23] thedesign.swic.thecpu.pf_instruction[23]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[24] thedesign.swic.thecpu.pf_instruction[24]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[25] thedesign.swic.thecpu.pf_instruction[25]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[26] thedesign.swic.thecpu.pf_instruction[26]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[27] thedesign.swic.thecpu.pf_instruction[27]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[28] thedesign.swic.thecpu.pf_instruction[28]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[29] thedesign.swic.thecpu.pf_instruction[29]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[30] thedesign.swic.thecpu.pf_instruction[30]
1 1
.names thedesign.swic.thecpu.instruction_decoder.i_instruction[31] thedesign.swic.thecpu.pf_instruction[31]
1 1
.names $false thedesign.swic.thecpu.pf_instruction_pc[0]
1 1
.names $false thedesign.swic.thecpu.pf_instruction_pc[1]
1 1
.names thedesign.swic.thecpu.pf.o_pc[2] thedesign.swic.thecpu.pf_instruction_pc[2]
1 1
.names thedesign.swic.thecpu.pf.o_pc[3] thedesign.swic.thecpu.pf_instruction_pc[3]
1 1
.names thedesign.swic.thecpu.pf.o_pc[4] thedesign.swic.thecpu.pf_instruction_pc[4]
1 1
.names thedesign.swic.thecpu.pf.o_pc[5] thedesign.swic.thecpu.pf_instruction_pc[5]
1 1
.names thedesign.swic.thecpu.pf.o_pc[6] thedesign.swic.thecpu.pf_instruction_pc[6]
1 1
.names thedesign.swic.thecpu.pf.o_pc[7] thedesign.swic.thecpu.pf_instruction_pc[7]
1 1
.names thedesign.swic.thecpu.pf.o_pc[8] thedesign.swic.thecpu.pf_instruction_pc[8]
1 1
.names thedesign.swic.thecpu.pf.o_pc[9] thedesign.swic.thecpu.pf_instruction_pc[9]
1 1
.names thedesign.swic.thecpu.pf.o_pc[10] thedesign.swic.thecpu.pf_instruction_pc[10]
1 1
.names thedesign.swic.thecpu.pf.o_pc[11] thedesign.swic.thecpu.pf_instruction_pc[11]
1 1
.names thedesign.swic.thecpu.pf.o_pc[12] thedesign.swic.thecpu.pf_instruction_pc[12]
1 1
.names thedesign.swic.thecpu.pf.o_pc[13] thedesign.swic.thecpu.pf_instruction_pc[13]
1 1
.names thedesign.swic.thecpu.pf.o_pc[14] thedesign.swic.thecpu.pf_instruction_pc[14]
1 1
.names thedesign.swic.thecpu.pf.o_pc[15] thedesign.swic.thecpu.pf_instruction_pc[15]
1 1
.names thedesign.swic.thecpu.pf.o_pc[16] thedesign.swic.thecpu.pf_instruction_pc[16]
1 1
.names thedesign.swic.thecpu.pf.o_pc[17] thedesign.swic.thecpu.pf_instruction_pc[17]
1 1
.names thedesign.swic.thecpu.pf.o_pc[18] thedesign.swic.thecpu.pf_instruction_pc[18]
1 1
.names thedesign.swic.thecpu.pf.o_pc[19] thedesign.swic.thecpu.pf_instruction_pc[19]
1 1
.names thedesign.swic.thecpu.pf.o_pc[20] thedesign.swic.thecpu.pf_instruction_pc[20]
1 1
.names thedesign.swic.thecpu.pf.o_pc[21] thedesign.swic.thecpu.pf_instruction_pc[21]
1 1
.names thedesign.swic.thecpu.pf.o_pc[22] thedesign.swic.thecpu.pf_instruction_pc[22]
1 1
.names thedesign.swic.thecpu.pf.o_pc[23] thedesign.swic.thecpu.pf_instruction_pc[23]
1 1
.names thedesign.swic.thecpu.pf.o_pc[24] thedesign.swic.thecpu.pf_instruction_pc[24]
1 1
.names thedesign.swic.thecpu.new_pc thedesign.swic.thecpu.pf_new_pc
1 1
.names $false thedesign.swic.thecpu.pf_pc[0]
1 1
.names $false thedesign.swic.thecpu.pf_pc[1]
1 1
.names $false thedesign.swic.thecpu.pf_request_address[0]
1 1
.names $false thedesign.swic.thecpu.pf_request_address[1]
1 1
.names thedesign.swic.thecpu.pf_pc[2] thedesign.swic.thecpu.pf_request_address[2]
1 1
.names thedesign.swic.thecpu.pf_pc[3] thedesign.swic.thecpu.pf_request_address[3]
1 1
.names thedesign.swic.thecpu.pf_pc[4] thedesign.swic.thecpu.pf_request_address[4]
1 1
.names thedesign.swic.thecpu.pf_pc[5] thedesign.swic.thecpu.pf_request_address[5]
1 1
.names thedesign.swic.thecpu.pf_pc[6] thedesign.swic.thecpu.pf_request_address[6]
1 1
.names thedesign.swic.thecpu.pf_pc[7] thedesign.swic.thecpu.pf_request_address[7]
1 1
.names thedesign.swic.thecpu.pf_pc[8] thedesign.swic.thecpu.pf_request_address[8]
1 1
.names thedesign.swic.thecpu.pf_pc[9] thedesign.swic.thecpu.pf_request_address[9]
1 1
.names thedesign.swic.thecpu.pf_pc[10] thedesign.swic.thecpu.pf_request_address[10]
1 1
.names thedesign.swic.thecpu.pf_pc[11] thedesign.swic.thecpu.pf_request_address[11]
1 1
.names thedesign.swic.thecpu.pf_pc[12] thedesign.swic.thecpu.pf_request_address[12]
1 1
.names thedesign.swic.thecpu.pf_pc[13] thedesign.swic.thecpu.pf_request_address[13]
1 1
.names thedesign.swic.thecpu.pf_pc[14] thedesign.swic.thecpu.pf_request_address[14]
1 1
.names thedesign.swic.thecpu.pf_pc[15] thedesign.swic.thecpu.pf_request_address[15]
1 1
.names thedesign.swic.thecpu.pf_pc[16] thedesign.swic.thecpu.pf_request_address[16]
1 1
.names thedesign.swic.thecpu.pf_pc[17] thedesign.swic.thecpu.pf_request_address[17]
1 1
.names thedesign.swic.thecpu.pf_pc[18] thedesign.swic.thecpu.pf_request_address[18]
1 1
.names thedesign.swic.thecpu.pf_pc[19] thedesign.swic.thecpu.pf_request_address[19]
1 1
.names thedesign.swic.thecpu.pf_pc[20] thedesign.swic.thecpu.pf_request_address[20]
1 1
.names thedesign.swic.thecpu.pf_pc[21] thedesign.swic.thecpu.pf_request_address[21]
1 1
.names thedesign.swic.thecpu.pf_pc[22] thedesign.swic.thecpu.pf_request_address[22]
1 1
.names thedesign.swic.thecpu.pf_pc[23] thedesign.swic.thecpu.pf_request_address[23]
1 1
.names thedesign.swic.thecpu.pf_pc[24] thedesign.swic.thecpu.pf_request_address[24]
1 1
.names thedesign.swic.thecpu.pf.o_wb_stb thedesign.swic.thecpu.pf_stb
1 1
.names thedesign.swic.thecpu.pf.o_valid thedesign.swic.thecpu.pf_valid
1 1
.names $false thedesign.swic.thecpu.pf_we
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[0] thedesign.swic.thecpu.pformem.i_a_adr[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[1] thedesign.swic.thecpu.pformem.i_a_adr[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[2] thedesign.swic.thecpu.pformem.i_a_adr[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[3] thedesign.swic.thecpu.pformem.i_a_adr[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[4] thedesign.swic.thecpu.pformem.i_a_adr[4]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[5] thedesign.swic.thecpu.pformem.i_a_adr[5]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[6] thedesign.swic.thecpu.pformem.i_a_adr[6]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[7] thedesign.swic.thecpu.pformem.i_a_adr[7]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[8] thedesign.swic.thecpu.pformem.i_a_adr[8]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[9] thedesign.swic.thecpu.pformem.i_a_adr[9]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[10] thedesign.swic.thecpu.pformem.i_a_adr[10]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[11] thedesign.swic.thecpu.pformem.i_a_adr[11]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[12] thedesign.swic.thecpu.pformem.i_a_adr[12]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[13] thedesign.swic.thecpu.pformem.i_a_adr[13]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[14] thedesign.swic.thecpu.pformem.i_a_adr[14]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[15] thedesign.swic.thecpu.pformem.i_a_adr[15]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[16] thedesign.swic.thecpu.pformem.i_a_adr[16]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[17] thedesign.swic.thecpu.pformem.i_a_adr[17]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[18] thedesign.swic.thecpu.pformem.i_a_adr[18]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[19] thedesign.swic.thecpu.pformem.i_a_adr[19]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[20] thedesign.swic.thecpu.pformem.i_a_adr[20]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[21] thedesign.swic.thecpu.pformem.i_a_adr[21]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr[22] thedesign.swic.thecpu.pformem.i_a_adr[22]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_gbl thedesign.swic.thecpu.pformem.i_a_cyc_a
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl thedesign.swic.thecpu.pformem.i_a_cyc_b
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[0] thedesign.swic.thecpu.pformem.i_a_dat[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[1] thedesign.swic.thecpu.pformem.i_a_dat[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[2] thedesign.swic.thecpu.pformem.i_a_dat[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[3] thedesign.swic.thecpu.pformem.i_a_dat[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[4] thedesign.swic.thecpu.pformem.i_a_dat[4]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[5] thedesign.swic.thecpu.pformem.i_a_dat[5]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[6] thedesign.swic.thecpu.pformem.i_a_dat[6]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[7] thedesign.swic.thecpu.pformem.i_a_dat[7]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[8] thedesign.swic.thecpu.pformem.i_a_dat[8]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[9] thedesign.swic.thecpu.pformem.i_a_dat[9]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[10] thedesign.swic.thecpu.pformem.i_a_dat[10]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[11] thedesign.swic.thecpu.pformem.i_a_dat[11]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[12] thedesign.swic.thecpu.pformem.i_a_dat[12]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[13] thedesign.swic.thecpu.pformem.i_a_dat[13]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[14] thedesign.swic.thecpu.pformem.i_a_dat[14]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[15] thedesign.swic.thecpu.pformem.i_a_dat[15]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[16] thedesign.swic.thecpu.pformem.i_a_dat[16]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[17] thedesign.swic.thecpu.pformem.i_a_dat[17]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[18] thedesign.swic.thecpu.pformem.i_a_dat[18]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[19] thedesign.swic.thecpu.pformem.i_a_dat[19]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[20] thedesign.swic.thecpu.pformem.i_a_dat[20]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[21] thedesign.swic.thecpu.pformem.i_a_dat[21]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[22] thedesign.swic.thecpu.pformem.i_a_dat[22]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[23] thedesign.swic.thecpu.pformem.i_a_dat[23]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[24] thedesign.swic.thecpu.pformem.i_a_dat[24]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[25] thedesign.swic.thecpu.pformem.i_a_dat[25]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[26] thedesign.swic.thecpu.pformem.i_a_dat[26]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[27] thedesign.swic.thecpu.pformem.i_a_dat[27]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[28] thedesign.swic.thecpu.pformem.i_a_dat[28]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[29] thedesign.swic.thecpu.pformem.i_a_dat[29]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[30] thedesign.swic.thecpu.pformem.i_a_dat[30]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[31] thedesign.swic.thecpu.pformem.i_a_dat[31]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[0] thedesign.swic.thecpu.pformem.i_a_sel[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[1] thedesign.swic.thecpu.pformem.i_a_sel[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[2] thedesign.swic.thecpu.pformem.i_a_sel[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[3] thedesign.swic.thecpu.pformem.i_a_sel[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl thedesign.swic.thecpu.pformem.i_a_stb_a
1 1
.names $false thedesign.swic.thecpu.pformem.i_a_stb_b
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we thedesign.swic.thecpu.pformem.i_a_we
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[0] thedesign.swic.thecpu.pformem.i_b_adr[0]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[1] thedesign.swic.thecpu.pformem.i_b_adr[1]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[2] thedesign.swic.thecpu.pformem.i_b_adr[2]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[3] thedesign.swic.thecpu.pformem.i_b_adr[3]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[4] thedesign.swic.thecpu.pformem.i_b_adr[4]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[5] thedesign.swic.thecpu.pformem.i_b_adr[5]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[6] thedesign.swic.thecpu.pformem.i_b_adr[6]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[7] thedesign.swic.thecpu.pformem.i_b_adr[7]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[8] thedesign.swic.thecpu.pformem.i_b_adr[8]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[9] thedesign.swic.thecpu.pformem.i_b_adr[9]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[10] thedesign.swic.thecpu.pformem.i_b_adr[10]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[11] thedesign.swic.thecpu.pformem.i_b_adr[11]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[12] thedesign.swic.thecpu.pformem.i_b_adr[12]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[13] thedesign.swic.thecpu.pformem.i_b_adr[13]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[14] thedesign.swic.thecpu.pformem.i_b_adr[14]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[15] thedesign.swic.thecpu.pformem.i_b_adr[15]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[16] thedesign.swic.thecpu.pformem.i_b_adr[16]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[17] thedesign.swic.thecpu.pformem.i_b_adr[17]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[18] thedesign.swic.thecpu.pformem.i_b_adr[18]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[19] thedesign.swic.thecpu.pformem.i_b_adr[19]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[20] thedesign.swic.thecpu.pformem.i_b_adr[20]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[21] thedesign.swic.thecpu.pformem.i_b_adr[21]
1 1
.names thedesign.swic.thecpu.pf.o_wb_addr[22] thedesign.swic.thecpu.pformem.i_b_adr[22]
1 1
.names thedesign.swic.thecpu.pf.o_wb_cyc thedesign.swic.thecpu.pformem.i_b_cyc_a
1 1
.names $false thedesign.swic.thecpu.pformem.i_b_cyc_b
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[0] thedesign.swic.thecpu.pformem.i_b_dat[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[1] thedesign.swic.thecpu.pformem.i_b_dat[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[2] thedesign.swic.thecpu.pformem.i_b_dat[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[3] thedesign.swic.thecpu.pformem.i_b_dat[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[4] thedesign.swic.thecpu.pformem.i_b_dat[4]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[5] thedesign.swic.thecpu.pformem.i_b_dat[5]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[6] thedesign.swic.thecpu.pformem.i_b_dat[6]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[7] thedesign.swic.thecpu.pformem.i_b_dat[7]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[8] thedesign.swic.thecpu.pformem.i_b_dat[8]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[9] thedesign.swic.thecpu.pformem.i_b_dat[9]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[10] thedesign.swic.thecpu.pformem.i_b_dat[10]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[11] thedesign.swic.thecpu.pformem.i_b_dat[11]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[12] thedesign.swic.thecpu.pformem.i_b_dat[12]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[13] thedesign.swic.thecpu.pformem.i_b_dat[13]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[14] thedesign.swic.thecpu.pformem.i_b_dat[14]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[15] thedesign.swic.thecpu.pformem.i_b_dat[15]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[16] thedesign.swic.thecpu.pformem.i_b_dat[16]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[17] thedesign.swic.thecpu.pformem.i_b_dat[17]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[18] thedesign.swic.thecpu.pformem.i_b_dat[18]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[19] thedesign.swic.thecpu.pformem.i_b_dat[19]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[20] thedesign.swic.thecpu.pformem.i_b_dat[20]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[21] thedesign.swic.thecpu.pformem.i_b_dat[21]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[22] thedesign.swic.thecpu.pformem.i_b_dat[22]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[23] thedesign.swic.thecpu.pformem.i_b_dat[23]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[24] thedesign.swic.thecpu.pformem.i_b_dat[24]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[25] thedesign.swic.thecpu.pformem.i_b_dat[25]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[26] thedesign.swic.thecpu.pformem.i_b_dat[26]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[27] thedesign.swic.thecpu.pformem.i_b_dat[27]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[28] thedesign.swic.thecpu.pformem.i_b_dat[28]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[29] thedesign.swic.thecpu.pformem.i_b_dat[29]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[30] thedesign.swic.thecpu.pformem.i_b_dat[30]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[31] thedesign.swic.thecpu.pformem.i_b_dat[31]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[0] thedesign.swic.thecpu.pformem.i_b_sel[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[1] thedesign.swic.thecpu.pformem.i_b_sel[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[2] thedesign.swic.thecpu.pformem.i_b_sel[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[3] thedesign.swic.thecpu.pformem.i_b_sel[3]
1 1
.names thedesign.swic.thecpu.pf.o_wb_stb thedesign.swic.thecpu.pformem.i_b_stb_a
1 1
.names $false thedesign.swic.thecpu.pformem.i_b_stb_b
1 1
.names $false thedesign.swic.thecpu.pformem.i_b_we
1 1
.names clk_40mhz thedesign.swic.thecpu.pformem.i_clk
1 1
.names thedesign.swic.cmd_reset thedesign.swic.thecpu.pformem.i_reset
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[0] thedesign.swic.thecpu.pformem.o_dat[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[1] thedesign.swic.thecpu.pformem.o_dat[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[2] thedesign.swic.thecpu.pformem.o_dat[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[3] thedesign.swic.thecpu.pformem.o_dat[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[4] thedesign.swic.thecpu.pformem.o_dat[4]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[5] thedesign.swic.thecpu.pformem.o_dat[5]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[6] thedesign.swic.thecpu.pformem.o_dat[6]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[7] thedesign.swic.thecpu.pformem.o_dat[7]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[8] thedesign.swic.thecpu.pformem.o_dat[8]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[9] thedesign.swic.thecpu.pformem.o_dat[9]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[10] thedesign.swic.thecpu.pformem.o_dat[10]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[11] thedesign.swic.thecpu.pformem.o_dat[11]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[12] thedesign.swic.thecpu.pformem.o_dat[12]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[13] thedesign.swic.thecpu.pformem.o_dat[13]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[14] thedesign.swic.thecpu.pformem.o_dat[14]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[15] thedesign.swic.thecpu.pformem.o_dat[15]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[16] thedesign.swic.thecpu.pformem.o_dat[16]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[17] thedesign.swic.thecpu.pformem.o_dat[17]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[18] thedesign.swic.thecpu.pformem.o_dat[18]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[19] thedesign.swic.thecpu.pformem.o_dat[19]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[20] thedesign.swic.thecpu.pformem.o_dat[20]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[21] thedesign.swic.thecpu.pformem.o_dat[21]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[22] thedesign.swic.thecpu.pformem.o_dat[22]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[23] thedesign.swic.thecpu.pformem.o_dat[23]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[24] thedesign.swic.thecpu.pformem.o_dat[24]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[25] thedesign.swic.thecpu.pformem.o_dat[25]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[26] thedesign.swic.thecpu.pformem.o_dat[26]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[27] thedesign.swic.thecpu.pformem.o_dat[27]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[28] thedesign.swic.thecpu.pformem.o_dat[28]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[29] thedesign.swic.thecpu.pformem.o_dat[29]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[30] thedesign.swic.thecpu.pformem.o_dat[30]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[31] thedesign.swic.thecpu.pformem.o_dat[31]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[0] thedesign.swic.thecpu.pformem.o_sel[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[1] thedesign.swic.thecpu.pformem.o_sel[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[2] thedesign.swic.thecpu.pformem.o_sel[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[3] thedesign.swic.thecpu.pformem.o_sel[3]
1 1
.names $false thedesign.swic.thecpu.pipe_unused[0]
1 1
.names $false thedesign.swic.thecpu.pipe_unused[1]
1 1
.names $false thedesign.swic.thecpu.prelock_stall
1 1
.names thedesign.swic.thecpu.debug_flags[19] thedesign.swic.thecpu.r_clear_icache
1 1
.names $true thedesign.swic.thecpu.r_dbg_stall
1 1
.names thedesign.swic.thecpu.DIVIDE.thedivide.i_signed thedesign.swic.thecpu.r_op_opn[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[1] thedesign.swic.thecpu.r_op_opn[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[2] thedesign.swic.thecpu.r_op_opn[2]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_op[3] thedesign.swic.thecpu.r_op_opn[3]
1 1
.names thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap thedesign.swic.thecpu.trap
1 1
.names thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak thedesign.swic.thecpu.ubreak
1 1
.names thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag thedesign.swic.thecpu.ubus_err_flag
1 1
.names thedesign.swic.thecpu.DIVERR.r_udiv_err_flag thedesign.swic.thecpu.udiv_err_flag
1 1
.names $false thedesign.swic.thecpu.ufpu_err_flag
1 1
.names thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase thedesign.swic.thecpu.uhalt_phase
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_cond[0] thedesign.swic.thecpu.unused[0]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_cond[1] thedesign.swic.thecpu.unused[1]
1 1
.names thedesign.swic.thecpu.instruction_decoder.o_cond[2] thedesign.swic.thecpu.unused[2]
1 1
.names $undef thedesign.swic.thecpu.unused[3]
1 1
.names $false thedesign.swic.thecpu.unused[4]
1 1
.names $false thedesign.swic.thecpu.unused[5]
1 1
.names $false thedesign.swic.thecpu.unused[6]
1 1
.names $false thedesign.swic.thecpu.unused[7]
1 1
.names $undef thedesign.swic.thecpu.unused[8]
1 1
.names $false thedesign.swic.thecpu.unused[9]
1 1
.names $false thedesign.swic.thecpu.unused[10]
1 1
.names $false thedesign.swic.thecpu.unused[11]
1 1
.names $undef thedesign.swic.thecpu.unused[12]
1 1
.names $false thedesign.swic.thecpu.unused[13]
1 1
.names $undef thedesign.swic.thecpu.unused[14]
1 1
.names $false thedesign.swic.thecpu.unused[15]
1 1
.names $false thedesign.swic.thecpu.unused[16]
1 1
.names $undef thedesign.swic.thecpu.unused[17]
1 1
.names $undef thedesign.swic.thecpu.unused[18]
1 1
.names $false thedesign.swic.thecpu.unused[19]
1 1
.names $false thedesign.swic.thecpu.unused[20]
1 1
.names $undef thedesign.swic.thecpu.unused[21]
1 1
.names $false thedesign.swic.thecpu.unused[23]
1 1
.names $false thedesign.swic.thecpu.unused[24]
1 1
.names $false thedesign.swic.thecpu.unused[25]
1 1
.names $false thedesign.swic.thecpu.unused[26]
1 1
.names $false thedesign.swic.thecpu.unused[27]
1 1
.names $false thedesign.swic.thecpu.unused[28]
1 1
.names $false thedesign.swic.thecpu.unused[29]
1 1
.names $false thedesign.swic.thecpu.unused[30]
1 1
.names $false thedesign.swic.thecpu.unused[31]
1 1
.names $false thedesign.swic.thecpu.unused[32]
1 1
.names $false thedesign.swic.thecpu.unused[33]
1 1
.names $false thedesign.swic.thecpu.unused[34]
1 1
.names $false thedesign.swic.thecpu.unused[35]
1 1
.names $false thedesign.swic.thecpu.unused[36]
1 1
.names $false thedesign.swic.thecpu.unused[37]
1 1
.names $false thedesign.swic.thecpu.unused[38]
1 1
.names $false thedesign.swic.thecpu.unused[39]
1 1
.names $false thedesign.swic.thecpu.unused[40]
1 1
.names $false thedesign.swic.thecpu.unused[41]
1 1
.names $false thedesign.swic.thecpu.unused[42]
1 1
.names $false thedesign.swic.thecpu.unused[43]
1 1
.names $false thedesign.swic.thecpu.unused[44]
1 1
.names $false thedesign.swic.thecpu.unused[45]
1 1
.names $false thedesign.swic.thecpu.unused[46]
1 1
.names $false thedesign.swic.thecpu.unused[47]
1 1
.names $false thedesign.swic.thecpu.unused[48]
1 1
.names $false thedesign.swic.thecpu.unused[49]
1 1
.names $false thedesign.swic.thecpu.unused[50]
1 1
.names $false thedesign.swic.thecpu.unused[51]
1 1
.names $false thedesign.swic.thecpu.unused[52]
1 1
.names $false thedesign.swic.thecpu.unused[53]
1 1
.names $false thedesign.swic.thecpu.unused[54]
1 1
.names $false thedesign.swic.thecpu.unused[55]
1 1
.names thedesign.swic.thecpu.new_pc thedesign.swic.thecpu.unused[56]
1 1
.names $undef thedesign.swic.thecpu.upc[0]
1 1
.names $undef thedesign.swic.thecpu.upc[1]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[2] thedesign.swic.thecpu.upc[2]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[3] thedesign.swic.thecpu.upc[3]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[4] thedesign.swic.thecpu.upc[4]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[5] thedesign.swic.thecpu.upc[5]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[6] thedesign.swic.thecpu.upc[6]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[7] thedesign.swic.thecpu.upc[7]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[8] thedesign.swic.thecpu.upc[8]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[9] thedesign.swic.thecpu.upc[9]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[10] thedesign.swic.thecpu.upc[10]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[11] thedesign.swic.thecpu.upc[11]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[12] thedesign.swic.thecpu.upc[12]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[13] thedesign.swic.thecpu.upc[13]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[14] thedesign.swic.thecpu.upc[14]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[15] thedesign.swic.thecpu.upc[15]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[16] thedesign.swic.thecpu.upc[16]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[17] thedesign.swic.thecpu.upc[17]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[18] thedesign.swic.thecpu.upc[18]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[19] thedesign.swic.thecpu.upc[19]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[20] thedesign.swic.thecpu.upc[20]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[21] thedesign.swic.thecpu.upc[21]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[22] thedesign.swic.thecpu.upc[22]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[23] thedesign.swic.thecpu.upc[23]
1 1
.names thedesign.swic.thecpu.SET_USER_PC.r_upc[24] thedesign.swic.thecpu.upc[24]
1 1
.names thedesign.swic.thecpu.debug_flags[19] thedesign.swic.thecpu.w_clear_icache
1 1
.names $true thedesign.swic.thecpu.w_cpu_info[0]
1 1
.names $false thedesign.swic.thecpu.w_cpu_info[1]
1 1
.names $false thedesign.swic.thecpu.w_cpu_info[2]
1 1
.names $false thedesign.swic.thecpu.w_cpu_info[3]
1 1
.names $false thedesign.swic.thecpu.w_cpu_info[4]
1 1
.names $false thedesign.swic.thecpu.w_cpu_info[5]
1 1
.names $true thedesign.swic.thecpu.w_cpu_info[6]
1 1
.names $true thedesign.swic.thecpu.w_cpu_info[7]
1 1
.names $true thedesign.swic.thecpu.w_cpu_info[8]
1 1
.names $false thedesign.swic.thecpu.w_debug_pc[0]
1 1
.names thedesign.swic.thecpu.sleep thedesign.swic.thecpu.w_iflags[4]
1 1
.names $false thedesign.swic.thecpu.w_iflags[5]
1 1
.names $false thedesign.swic.thecpu.w_iflags[6]
1 1
.names thedesign.swic.thecpu.break_en thedesign.swic.thecpu.w_iflags[7]
1 1
.names thedesign.swic.thecpu.ill_err_i thedesign.swic.thecpu.w_iflags[8]
1 1
.names thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap thedesign.swic.thecpu.w_iflags[9]
1 1
.names thedesign.swic.thecpu.ibus_err_flag thedesign.swic.thecpu.w_iflags[10]
1 1
.names thedesign.swic.thecpu.DIVERR.r_idiv_err_flag thedesign.swic.thecpu.w_iflags[11]
1 1
.names $false thedesign.swic.thecpu.w_iflags[12]
1 1
.names thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase thedesign.swic.thecpu.w_iflags[13]
1 1
.names $false thedesign.swic.thecpu.w_pcA_v[0]
1 1
.names $false thedesign.swic.thecpu.w_pcB_v[0]
1 1
.names thedesign.swic.thecpu.sleep thedesign.swic.thecpu.w_uflags[4]
1 1
.names $true thedesign.swic.thecpu.w_uflags[5]
1 1
.names thedesign.swic.thecpu.step thedesign.swic.thecpu.w_uflags[6]
1 1
.names thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak thedesign.swic.thecpu.w_uflags[7]
1 1
.names thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u thedesign.swic.thecpu.w_uflags[8]
1 1
.names thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap thedesign.swic.thecpu.w_uflags[9]
1 1
.names thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag thedesign.swic.thecpu.w_uflags[10]
1 1
.names thedesign.swic.thecpu.DIVERR.r_udiv_err_flag thedesign.swic.thecpu.w_uflags[11]
1 1
.names $false thedesign.swic.thecpu.w_uflags[12]
1 1
.names thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase thedesign.swic.thecpu.w_uflags[13]
1 1
.names $undef thedesign.swic.thecpu.wr_spreg_vl[0]
1 1
.names thedesign.swic.thecpu.unused[22] thedesign.swic.thecpu.wr_spreg_vl[1]
1 1
.names $undef thedesign.swic.unused[0]
1 1
.names $undef thedesign.swic.unused[1]
1 1
.names $false thedesign.swic.unused[2]
1 1
.names $undef thedesign.swic.unused[3]
1 1
.names thedesign.genbus.wbexec.o_wb_cyc thedesign.swic.unused[4]
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.uartrx_int
1 1
.names thedesign.consolei.RX_NOFIFO.r_rx_fifo_full thedesign.uartrxf_int
1 1
.names thedesign.bus_int_vector[1] thedesign.uarttxf_int
1 1
.names $false thedesign.version_ack
1 1
.names $false thedesign.version_data[0]
1 1
.names $true thedesign.version_data[1]
1 1
.names $true thedesign.version_data[2]
1 1
.names $false thedesign.version_data[3]
1 1
.names $true thedesign.version_data[4]
1 1
.names $false thedesign.version_data[5]
1 1
.names $false thedesign.version_data[6]
1 1
.names $false thedesign.version_data[7]
1 1
.names $true thedesign.version_data[8]
1 1
.names $false thedesign.version_data[9]
1 1
.names $false thedesign.version_data[10]
1 1
.names $false thedesign.version_data[11]
1 1
.names $false thedesign.version_data[12]
1 1
.names $false thedesign.version_data[13]
1 1
.names $false thedesign.version_data[14]
1 1
.names $false thedesign.version_data[15]
1 1
.names $false thedesign.version_data[16]
1 1
.names $false thedesign.version_data[17]
1 1
.names $false thedesign.version_data[18]
1 1
.names $false thedesign.version_data[19]
1 1
.names $false thedesign.version_data[20]
1 1
.names $true thedesign.version_data[21]
1 1
.names $false thedesign.version_data[22]
1 1
.names $false thedesign.version_data[23]
1 1
.names $false thedesign.version_data[24]
1 1
.names $false thedesign.version_data[25]
1 1
.names $false thedesign.version_data[26]
1 1
.names $false thedesign.version_data[27]
1 1
.names $false thedesign.version_data[28]
1 1
.names $true thedesign.version_data[29]
1 1
.names $false thedesign.version_data[30]
1 1
.names $false thedesign.version_data[31]
1 1
.names $false thedesign.version_stall
1 1
.names thedesign.buspici.r_interrupt thedesign.w_bus_int
1 1
.names thedesign.genbus.o_console_data[0] thedesign.w_console_rx_data[0]
1 1
.names thedesign.genbus.o_console_data[1] thedesign.w_console_rx_data[1]
1 1
.names thedesign.genbus.o_console_data[2] thedesign.w_console_rx_data[2]
1 1
.names thedesign.genbus.o_console_data[3] thedesign.w_console_rx_data[3]
1 1
.names thedesign.genbus.o_console_data[4] thedesign.w_console_rx_data[4]
1 1
.names thedesign.genbus.o_console_data[5] thedesign.w_console_rx_data[5]
1 1
.names thedesign.genbus.o_console_data[6] thedesign.w_console_rx_data[6]
1 1
.names thedesign.genbus.o_console_stb thedesign.w_console_rx_stb
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[0] thedesign.w_console_tx_data[0]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[1] thedesign.w_console_tx_data[1]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[2] thedesign.w_console_tx_data[2]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[3] thedesign.w_console_tx_data[3]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[4] thedesign.w_console_tx_data[4]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[5] thedesign.w_console_tx_data[5]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_data[6] thedesign.w_console_tx_data[6]
1 1
.names thedesign.consolei.TX_NOFIFO.r_txf_wb_write thedesign.w_console_tx_stb
1 1
.names $false thedesign.watchdog_ack
1 1
.names thedesign.watchdogi.r_value[0] thedesign.watchdog_data[0]
1 1
.names thedesign.watchdogi.r_value[1] thedesign.watchdog_data[1]
1 1
.names thedesign.watchdogi.r_value[2] thedesign.watchdog_data[2]
1 1
.names thedesign.watchdogi.r_value[3] thedesign.watchdog_data[3]
1 1
.names thedesign.watchdogi.r_value[4] thedesign.watchdog_data[4]
1 1
.names thedesign.watchdogi.r_value[5] thedesign.watchdog_data[5]
1 1
.names thedesign.watchdogi.r_value[6] thedesign.watchdog_data[6]
1 1
.names thedesign.watchdogi.r_value[7] thedesign.watchdog_data[7]
1 1
.names thedesign.watchdogi.r_value[8] thedesign.watchdog_data[8]
1 1
.names thedesign.watchdogi.r_value[9] thedesign.watchdog_data[9]
1 1
.names thedesign.watchdogi.r_value[10] thedesign.watchdog_data[10]
1 1
.names thedesign.watchdogi.r_value[11] thedesign.watchdog_data[11]
1 1
.names thedesign.watchdogi.r_value[12] thedesign.watchdog_data[12]
1 1
.names thedesign.watchdogi.r_value[13] thedesign.watchdog_data[13]
1 1
.names thedesign.watchdogi.r_value[14] thedesign.watchdog_data[14]
1 1
.names thedesign.watchdogi.r_value[15] thedesign.watchdog_data[15]
1 1
.names $false thedesign.watchdog_data[16]
1 1
.names $false thedesign.watchdog_data[17]
1 1
.names $false thedesign.watchdog_data[18]
1 1
.names $false thedesign.watchdog_data[19]
1 1
.names $false thedesign.watchdog_data[20]
1 1
.names $false thedesign.watchdog_data[21]
1 1
.names $false thedesign.watchdog_data[22]
1 1
.names $false thedesign.watchdog_data[23]
1 1
.names $false thedesign.watchdog_data[24]
1 1
.names $false thedesign.watchdog_data[25]
1 1
.names $false thedesign.watchdog_data[26]
1 1
.names $false thedesign.watchdog_data[27]
1 1
.names $false thedesign.watchdog_data[28]
1 1
.names $false thedesign.watchdog_data[29]
1 1
.names $false thedesign.watchdog_data[30]
1 1
.names $false thedesign.watchdog_data[31]
1 1
.names thedesign.watchdogi.o_int thedesign.watchdog_reset
1 1
.names $false thedesign.watchdog_stall
1 1
.names $false thedesign.watchdogi.auto_reload
1 1
.names $true thedesign.watchdogi.i_ce
1 1
.names clk_40mhz thedesign.watchdogi.i_clk
1 1
.names $false thedesign.watchdogi.i_reset
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.watchdogi.i_wb_cyc
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.watchdogi.i_wb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.watchdogi.i_wb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.watchdogi.i_wb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.watchdogi.i_wb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.watchdogi.i_wb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.watchdogi.i_wb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.watchdogi.i_wb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.watchdogi.i_wb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.watchdogi.i_wb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.watchdogi.i_wb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.watchdogi.i_wb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.watchdogi.i_wb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.watchdogi.i_wb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.watchdogi.i_wb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.watchdogi.i_wb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.watchdogi.i_wb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.watchdogi.i_wb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.watchdogi.i_wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.watchdogi.i_wb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.watchdogi.i_wb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.watchdogi.i_wb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.watchdogi.i_wb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.watchdogi.i_wb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.watchdogi.i_wb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.watchdogi.i_wb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.watchdogi.i_wb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.watchdogi.i_wb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.watchdogi.i_wb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.watchdogi.i_wb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.watchdogi.i_wb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.watchdogi.i_wb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.watchdogi.i_wb_data[31]
1 1
.names thedesign.hb_dwbi_delay.o_dly_we thedesign.watchdogi.i_wb_we
1 1
.names $false thedesign.watchdogi.interval_count[0]
1 1
.names $false thedesign.watchdogi.interval_count[1]
1 1
.names $false thedesign.watchdogi.interval_count[2]
1 1
.names $false thedesign.watchdogi.interval_count[3]
1 1
.names $false thedesign.watchdogi.interval_count[4]
1 1
.names $false thedesign.watchdogi.interval_count[5]
1 1
.names $false thedesign.watchdogi.interval_count[6]
1 1
.names $false thedesign.watchdogi.interval_count[7]
1 1
.names $false thedesign.watchdogi.interval_count[8]
1 1
.names $false thedesign.watchdogi.interval_count[9]
1 1
.names $false thedesign.watchdogi.interval_count[10]
1 1
.names $false thedesign.watchdogi.interval_count[11]
1 1
.names $false thedesign.watchdogi.interval_count[12]
1 1
.names $false thedesign.watchdogi.interval_count[13]
1 1
.names $false thedesign.watchdogi.interval_count[14]
1 1
.names $false thedesign.watchdogi.interval_count[15]
1 1
.names $false thedesign.watchdogi.o_wb_ack
1 1
.names thedesign.watchdogi.r_value[0] thedesign.watchdogi.o_wb_data[0]
1 1
.names thedesign.watchdogi.r_value[1] thedesign.watchdogi.o_wb_data[1]
1 1
.names thedesign.watchdogi.r_value[2] thedesign.watchdogi.o_wb_data[2]
1 1
.names thedesign.watchdogi.r_value[3] thedesign.watchdogi.o_wb_data[3]
1 1
.names thedesign.watchdogi.r_value[4] thedesign.watchdogi.o_wb_data[4]
1 1
.names thedesign.watchdogi.r_value[5] thedesign.watchdogi.o_wb_data[5]
1 1
.names thedesign.watchdogi.r_value[6] thedesign.watchdogi.o_wb_data[6]
1 1
.names thedesign.watchdogi.r_value[7] thedesign.watchdogi.o_wb_data[7]
1 1
.names thedesign.watchdogi.r_value[8] thedesign.watchdogi.o_wb_data[8]
1 1
.names thedesign.watchdogi.r_value[9] thedesign.watchdogi.o_wb_data[9]
1 1
.names thedesign.watchdogi.r_value[10] thedesign.watchdogi.o_wb_data[10]
1 1
.names thedesign.watchdogi.r_value[11] thedesign.watchdogi.o_wb_data[11]
1 1
.names thedesign.watchdogi.r_value[12] thedesign.watchdogi.o_wb_data[12]
1 1
.names thedesign.watchdogi.r_value[13] thedesign.watchdogi.o_wb_data[13]
1 1
.names thedesign.watchdogi.r_value[14] thedesign.watchdogi.o_wb_data[14]
1 1
.names thedesign.watchdogi.r_value[15] thedesign.watchdogi.o_wb_data[15]
1 1
.names $false thedesign.watchdogi.o_wb_data[16]
1 1
.names $false thedesign.watchdogi.o_wb_data[17]
1 1
.names $false thedesign.watchdogi.o_wb_data[18]
1 1
.names $false thedesign.watchdogi.o_wb_data[19]
1 1
.names $false thedesign.watchdogi.o_wb_data[20]
1 1
.names $false thedesign.watchdogi.o_wb_data[21]
1 1
.names $false thedesign.watchdogi.o_wb_data[22]
1 1
.names $false thedesign.watchdogi.o_wb_data[23]
1 1
.names $false thedesign.watchdogi.o_wb_data[24]
1 1
.names $false thedesign.watchdogi.o_wb_data[25]
1 1
.names $false thedesign.watchdogi.o_wb_data[26]
1 1
.names $false thedesign.watchdogi.o_wb_data[27]
1 1
.names $false thedesign.watchdogi.o_wb_data[28]
1 1
.names $false thedesign.watchdogi.o_wb_data[29]
1 1
.names $false thedesign.watchdogi.o_wb_data[30]
1 1
.names $false thedesign.watchdogi.o_wb_data[31]
1 1
.names $false thedesign.watchdogi.o_wb_stall
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.watchdogi.unused[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.watchdogi.unused[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.watchdogi.unused[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.watchdogi.unused[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.watchdogi.unused[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.watchdogi.unused[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.watchdogi.unused[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.watchdogi.unused[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.watchdogi.unused[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.watchdogi.unused[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.watchdogi.unused[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.watchdogi.unused[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.watchdogi.unused[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.watchdogi.unused[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.watchdogi.unused[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.watchdogi.unused[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.watchdogi.unused[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.watchdogi.unused[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.watchdogi.unused[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.watchdogi.unused[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.watchdogi.unused[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.watchdogi.unused[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.watchdogi.unused[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.watchdogi.unused[23]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.watchdogi.unused[24]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.watchdogi.unused[25]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.watchdogi.unused[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.watchdogi.unused[27]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.watchdogi.unused[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.watchdogi.unused[29]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.watchdogi.unused[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.watchdogi.unused[31]
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.watchdogi.unused[32]
1 1
.names thedesign.sdramscopei.i_wb_addr thedesign.wb_addr[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[1] thedesign.wb_addr[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[2] thedesign.wb_addr[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[3] thedesign.wb_addr[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[4] thedesign.wb_addr[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[5] thedesign.wb_addr[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[6] thedesign.wb_addr[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[7] thedesign.wb_addr[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[8] thedesign.wb_addr[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[9] thedesign.wb_addr[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[10] thedesign.wb_addr[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[11] thedesign.wb_addr[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[12] thedesign.wb_addr[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[13] thedesign.wb_addr[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[14] thedesign.wb_addr[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[15] thedesign.wb_addr[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[16] thedesign.wb_addr[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[17] thedesign.wb_addr[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[18] thedesign.wb_addr[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[19] thedesign.wb_addr[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[20] thedesign.wb_addr[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_addr[21] thedesign.wb_addr[21]
1 1
.names thedesign.sdram_sel thedesign.wb_addr[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_cyc thedesign.wb_cyc
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[0] thedesign.wb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[1] thedesign.wb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[2] thedesign.wb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[3] thedesign.wb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[4] thedesign.wb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[5] thedesign.wb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[6] thedesign.wb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[7] thedesign.wb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[8] thedesign.wb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[9] thedesign.wb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[10] thedesign.wb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[11] thedesign.wb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[12] thedesign.wb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[13] thedesign.wb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[14] thedesign.wb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[15] thedesign.wb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[16] thedesign.wb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[17] thedesign.wb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[18] thedesign.wb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[19] thedesign.wb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[20] thedesign.wb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[21] thedesign.wb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[22] thedesign.wb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[23] thedesign.wb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[24] thedesign.wb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[25] thedesign.wb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[26] thedesign.wb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[27] thedesign.wb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[28] thedesign.wb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[29] thedesign.wb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[30] thedesign.wb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_dly_data[31] thedesign.wb_data[31]
1 1
.names thedesign.r_wb_dio_data[0] thedesign.wb_dio_data[0]
1 1
.names thedesign.r_wb_dio_data[1] thedesign.wb_dio_data[1]
1 1
.names thedesign.r_wb_dio_data[2] thedesign.wb_dio_data[2]
1 1
.names thedesign.r_wb_dio_data[3] thedesign.wb_dio_data[3]
1 1
.names thedesign.r_wb_dio_data[4] thedesign.wb_dio_data[4]
1 1
.names thedesign.r_wb_dio_data[5] thedesign.wb_dio_data[5]
1 1
.names thedesign.r_wb_dio_data[6] thedesign.wb_dio_data[6]
1 1
.names thedesign.r_wb_dio_data[7] thedesign.wb_dio_data[7]
1 1
.names thedesign.r_wb_dio_data[8] thedesign.wb_dio_data[8]
1 1
.names thedesign.r_wb_dio_data[9] thedesign.wb_dio_data[9]
1 1
.names thedesign.r_wb_dio_data[10] thedesign.wb_dio_data[10]
1 1
.names thedesign.r_wb_dio_data[11] thedesign.wb_dio_data[11]
1 1
.names thedesign.r_wb_dio_data[12] thedesign.wb_dio_data[12]
1 1
.names thedesign.r_wb_dio_data[13] thedesign.wb_dio_data[13]
1 1
.names thedesign.r_wb_dio_data[14] thedesign.wb_dio_data[14]
1 1
.names thedesign.r_wb_dio_data[15] thedesign.wb_dio_data[15]
1 1
.names $false thedesign.wb_dio_data[16]
1 1
.names $false thedesign.wb_dio_data[17]
1 1
.names $false thedesign.wb_dio_data[18]
1 1
.names $false thedesign.wb_dio_data[19]
1 1
.names $false thedesign.wb_dio_data[20]
1 1
.names $false thedesign.wb_dio_data[21]
1 1
.names $false thedesign.wb_dio_data[22]
1 1
.names $false thedesign.wb_dio_data[23]
1 1
.names $false thedesign.wb_dio_data[24]
1 1
.names $false thedesign.wb_dio_data[25]
1 1
.names $false thedesign.wb_dio_data[26]
1 1
.names $false thedesign.wb_dio_data[27]
1 1
.names $false thedesign.wb_dio_data[28]
1 1
.names $false thedesign.wb_dio_data[29]
1 1
.names $false thedesign.wb_dio_data[30]
1 1
.names thedesign.r_wb_dio_data[31] thedesign.wb_dio_data[31]
1 1
.names $false thedesign.wb_dio_stall
1 1
.names thedesign.hb_dwbi_delay.i_dly_err thedesign.wb_err
1 1
.names thedesign.hb_dwbi_delay.o_dly_sel[0] thedesign.wb_sel[0]
1 1
.names thedesign.hb_dwbi_delay.o_dly_sel[1] thedesign.wb_sel[1]
1 1
.names thedesign.hb_dwbi_delay.o_dly_sel[2] thedesign.wb_sel[2]
1 1
.names thedesign.hb_dwbi_delay.o_dly_sel[3] thedesign.wb_sel[3]
1 1
.names thedesign.r_wb_sio_ack thedesign.wb_sio_ack
1 1
.names thedesign.r_wb_sio_data[0] thedesign.wb_sio_data[0]
1 1
.names thedesign.r_wb_sio_data[1] thedesign.wb_sio_data[1]
1 1
.names thedesign.r_wb_sio_data[2] thedesign.wb_sio_data[2]
1 1
.names thedesign.r_wb_sio_data[3] thedesign.wb_sio_data[3]
1 1
.names thedesign.r_wb_sio_data[4] thedesign.wb_sio_data[4]
1 1
.names thedesign.r_wb_sio_data[5] thedesign.wb_sio_data[5]
1 1
.names thedesign.r_wb_sio_data[6] thedesign.wb_sio_data[6]
1 1
.names thedesign.r_wb_sio_data[7] thedesign.wb_sio_data[7]
1 1
.names thedesign.r_wb_sio_data[8] thedesign.wb_sio_data[8]
1 1
.names thedesign.r_wb_sio_data[9] thedesign.wb_sio_data[9]
1 1
.names thedesign.r_wb_sio_data[10] thedesign.wb_sio_data[10]
1 1
.names thedesign.r_wb_sio_data[11] thedesign.wb_sio_data[11]
1 1
.names thedesign.r_wb_sio_data[12] thedesign.wb_sio_data[12]
1 1
.names thedesign.r_wb_sio_data[13] thedesign.wb_sio_data[13]
1 1
.names thedesign.r_wb_sio_data[14] thedesign.wb_sio_data[14]
1 1
.names thedesign.r_wb_sio_data[15] thedesign.wb_sio_data[15]
1 1
.names thedesign.r_wb_sio_data[16] thedesign.wb_sio_data[16]
1 1
.names thedesign.r_wb_sio_data[17] thedesign.wb_sio_data[17]
1 1
.names thedesign.r_wb_sio_data[18] thedesign.wb_sio_data[18]
1 1
.names thedesign.r_wb_sio_data[19] thedesign.wb_sio_data[19]
1 1
.names thedesign.r_wb_sio_data[20] thedesign.wb_sio_data[20]
1 1
.names thedesign.r_wb_sio_data[21] thedesign.wb_sio_data[21]
1 1
.names thedesign.r_wb_sio_data[22] thedesign.wb_sio_data[22]
1 1
.names thedesign.r_wb_sio_data[23] thedesign.wb_sio_data[23]
1 1
.names thedesign.r_wb_sio_data[24] thedesign.wb_sio_data[24]
1 1
.names thedesign.r_wb_sio_data[25] thedesign.wb_sio_data[25]
1 1
.names thedesign.r_wb_sio_data[26] thedesign.wb_sio_data[26]
1 1
.names thedesign.r_wb_sio_data[27] thedesign.wb_sio_data[27]
1 1
.names thedesign.r_wb_sio_data[28] thedesign.wb_sio_data[28]
1 1
.names thedesign.r_wb_sio_data[29] thedesign.wb_sio_data[29]
1 1
.names thedesign.r_wb_sio_data[30] thedesign.wb_sio_data[30]
1 1
.names thedesign.r_wb_sio_data[31] thedesign.wb_sio_data[31]
1 1
.names $false thedesign.wb_sio_stall
1 1
.names thedesign.hb_dwbi_delay.o_dly_stb thedesign.wb_stb
1 1
.names thedesign.hb_dwbi_delay.o_dly_we thedesign.wb_we
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[0] thedesign.zip_data[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[1] thedesign.zip_data[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[2] thedesign.zip_data[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[3] thedesign.zip_data[3]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[4] thedesign.zip_data[4]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[5] thedesign.zip_data[5]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[6] thedesign.zip_data[6]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[7] thedesign.zip_data[7]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[8] thedesign.zip_data[8]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[9] thedesign.zip_data[9]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[10] thedesign.zip_data[10]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[11] thedesign.zip_data[11]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[12] thedesign.zip_data[12]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[13] thedesign.zip_data[13]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[14] thedesign.zip_data[14]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[15] thedesign.zip_data[15]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[16] thedesign.zip_data[16]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[17] thedesign.zip_data[17]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[18] thedesign.zip_data[18]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[19] thedesign.zip_data[19]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[20] thedesign.zip_data[20]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[21] thedesign.zip_data[21]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[22] thedesign.zip_data[22]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[23] thedesign.zip_data[23]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[24] thedesign.zip_data[24]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[25] thedesign.zip_data[25]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[26] thedesign.zip_data[26]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[27] thedesign.zip_data[27]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[28] thedesign.zip_data[28]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[29] thedesign.zip_data[29]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[30] thedesign.zip_data[30]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data[31] thedesign.zip_data[31]
1 1
.names thedesign.swic.dbg_ack thedesign.zip_dbg_ack
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[0] thedesign.zip_dwb_data[0]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[1] thedesign.zip_dwb_data[1]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[2] thedesign.zip_dwb_data[2]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[3] thedesign.zip_dwb_data[3]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[4] thedesign.zip_dwb_data[4]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[5] thedesign.zip_dwb_data[5]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[6] thedesign.zip_dwb_data[6]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[7] thedesign.zip_dwb_data[7]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[8] thedesign.zip_dwb_data[8]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[9] thedesign.zip_dwb_data[9]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[10] thedesign.zip_dwb_data[10]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[11] thedesign.zip_dwb_data[11]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[12] thedesign.zip_dwb_data[12]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[13] thedesign.zip_dwb_data[13]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[14] thedesign.zip_dwb_data[14]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[15] thedesign.zip_dwb_data[15]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[16] thedesign.zip_dwb_data[16]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[17] thedesign.zip_dwb_data[17]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[18] thedesign.zip_dwb_data[18]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[19] thedesign.zip_dwb_data[19]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[20] thedesign.zip_dwb_data[20]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[21] thedesign.zip_dwb_data[21]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[22] thedesign.zip_dwb_data[22]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[23] thedesign.zip_dwb_data[23]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[24] thedesign.zip_dwb_data[24]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[25] thedesign.zip_dwb_data[25]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[26] thedesign.zip_dwb_data[26]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[27] thedesign.zip_dwb_data[27]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[28] thedesign.zip_dwb_data[28]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[29] thedesign.zip_dwb_data[29]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[30] thedesign.zip_dwb_data[30]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[31] thedesign.zip_dwb_data[31]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[0] thedesign.zip_idata[0]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[1] thedesign.zip_idata[1]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[2] thedesign.zip_idata[2]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[3] thedesign.zip_idata[3]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[4] thedesign.zip_idata[4]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[5] thedesign.zip_idata[5]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[6] thedesign.zip_idata[6]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[7] thedesign.zip_idata[7]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[8] thedesign.zip_idata[8]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[9] thedesign.zip_idata[9]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[10] thedesign.zip_idata[10]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[11] thedesign.zip_idata[11]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[12] thedesign.zip_idata[12]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[13] thedesign.zip_idata[13]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[14] thedesign.zip_idata[14]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[15] thedesign.zip_idata[15]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[16] thedesign.zip_idata[16]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[17] thedesign.zip_idata[17]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[18] thedesign.zip_idata[18]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[19] thedesign.zip_idata[19]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[20] thedesign.zip_idata[20]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[21] thedesign.zip_idata[21]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[22] thedesign.zip_idata[22]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[23] thedesign.zip_idata[23]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[24] thedesign.zip_idata[24]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[25] thedesign.zip_idata[25]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[26] thedesign.zip_idata[26]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[27] thedesign.zip_idata[27]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[28] thedesign.zip_idata[28]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[29] thedesign.zip_idata[29]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[30] thedesign.zip_idata[30]
1 1
.names thedesign.hb_dwbi_delay.o_wb_data[31] thedesign.zip_idata[31]
1 1
.names $false thedesign.zip_many_ack
1 1
.names $false thedesign.zip_none_sel
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[0] thedesign.zip_sel[0]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[1] thedesign.zip_sel[1]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[2] thedesign.zip_sel[2]
1 1
.names thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel[3] thedesign.zip_sel[3]
1 1
.names thedesign.hbi_pp.o_pp_data[0] w_pp_data[0]
1 1
.names thedesign.hbi_pp.o_pp_data[1] w_pp_data[1]
1 1
.names thedesign.hbi_pp.o_pp_data[2] w_pp_data[2]
1 1
.names thedesign.hbi_pp.o_pp_data[3] w_pp_data[3]
1 1
.names thedesign.hbi_pp.o_pp_data[4] w_pp_data[4]
1 1
.names thedesign.hbi_pp.o_pp_data[5] w_pp_data[5]
1 1
.names thedesign.hbi_pp.o_pp_data[6] w_pp_data[6]
1 1
.names thedesign.hbi_pp.o_pp_data[7] w_pp_data[7]
1 1
.names thedesign.hbi_pp.r_dbg w_pp_dbg
1 1
.end
