*** ../ridecore-original-src/alu.v	2019-03-13 23:43:58.905746126 -0700
--- /tmp/alu.v	2019-03-13 23:46:01.402919052 -0700
***************
*** 17,23 ****
     always @(*) begin
        case (op)
          `ALU_OP_ADD : out = in1 + in2;
!         `ALU_OP_SLL : out = in1 << shamt;
          `ALU_OP_XOR : out = in1 ^ in2;
          `ALU_OP_OR : out = in1 | in2;
          `ALU_OP_AND : out = in1 & in2;
--- 17,23 ----
     always @(*) begin
        case (op)
          `ALU_OP_ADD : out = in1 + in2;
!         `ALU_OP_SLL : out = in1 >> shamt;
          `ALU_OP_XOR : out = in1 ^ in2;
          `ALU_OP_OR : out = in1 | in2;
          `ALU_OP_AND : out = in1 & in2;
