<profile>

<section name = "Vitis HLS Report for 'PE_wrapper_1_4_x0'" level="0">
<item name = "Date">Fri Sep 16 22:26:29 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1048584, 1048584, 3.495 ms, 3.495 ms, 1048584, 1048584, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_wrapper_1_4_x0_loop_1_PE_wrapper_1_4_x0_loop_3_PE_wrapper_1_4_x0_loop_4_PE_wrapper_1_4_x0_loop_5">1048582, 1048582, 9, 2, 2, 524288, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 32, -, -, -</column>
<column name="Expression">-, -, 0, 643, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 224, -</column>
<column name="Register">-, -, 1082, 96, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_16ns_16_4_1_U581">mac_muladd_16s_16s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U582">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U583">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U584">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U585">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U586">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U587">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U588">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U589">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U590">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U591">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U592">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U593">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U594">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U595">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U596">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16s_16_4_1_U597">mac_muladd_16s_16s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mul_mul_16s_16s_16_4_1_U566">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U567">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U568">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U569">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U570">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U571">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U572">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U573">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U574">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U575">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U576">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U577">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U578">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U579">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U580">mul_mul_16s_16s_16_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_C_U">PE_wrapper_0_0_x0_local_C, 1, 0, 0, 0, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln4485_12_fu_1316_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln4485_13_fu_1320_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln4485_14_fu_1348_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln4485_17_fu_1326_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln4485_20_fu_1330_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln4485_21_fu_1352_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln4485_24_fu_1334_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln4485_28_fu_1338_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln4485_29_fu_1342_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln4485_2_fu_1298_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln4485_30_fu_1356_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln4485_31_fu_1361_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln4485_5_fu_1302_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln4485_6_fu_1306_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln4485_9_fu_1312_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln691_363_fu_1183_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_364_fu_1221_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_fu_1118_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln890_310_fu_1013_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln890_311_fu_1019_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln890_312_fu_367_p2">+, 0, 0, 27, 20, 1</column>
<column name="add_ln890_fu_1227_p2">+, 0, 0, 15, 8, 1</column>
<column name="empty_2901_fu_1264_p2">+, 0, 0, 13, 6, 6</column>
<column name="and_ln4442_1_fu_1054_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln4442_2_fu_1066_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln4442_3_fu_1072_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln4442_fu_1042_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln4443_1_fu_1106_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln4443_2_fu_1112_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln4443_fu_1100_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln4444_fu_1169_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i135998_fu_1025_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="cmp_i_i1359_mid1_fu_1143_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="cmp_i_i97_fu_1036_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="cmp_i_i_mid1_fu_1149_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln890101_fu_1048_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_363_fu_373_p2">icmp, 0, 0, 13, 17, 16</column>
<column name="icmp_ln890_364_fu_1060_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="icmp_ln890_365_fu_379_p2">icmp, 0, 0, 12, 13, 12</column>
<column name="icmp_ln890_fu_361_p2">icmp, 0, 0, 15, 20, 21</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4442_fu_1275_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4443_1_fu_1279_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4443_2_fu_1095_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4443_fu_1077_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4444_1_fu_1130_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4444_fu_1124_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_104_fu_1195_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_fu_1189_p2">or, 0, 0, 2, 1, 1</column>
<column name="grp_fu_1457_p2">select, 0, 0, 16, 1, 1</column>
<column name="select_ln4443_fu_1082_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln4444_1_fu_1284_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln4444_2_fu_1155_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln4444_fu_1135_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln890_516_fu_1201_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln890_517_fu_1209_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln890_518_fu_1233_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln890_519_fu_1241_p3">select, 0, 0, 13, 1, 1</column>
<column name="select_ln890_520_fu_1248_p3">select, 0, 0, 17, 1, 1</column>
<column name="select_ln890_fu_1175_p3">select, 0, 0, 6, 1, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln4442_fu_1031_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln4443_fu_1090_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln4444_fu_1163_p2">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_c2_V_phi_fu_321_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_c6_V_phi_fu_343_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_c7_V_phi_fu_354_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_indvar_flatten13_phi_fu_310_p4">9, 2, 13, 26</column>
<column name="ap_phi_mux_indvar_flatten39_phi_fu_299_p4">9, 2, 17, 34</column>
<column name="ap_phi_mux_indvar_flatten73_phi_fu_287_p4">9, 2, 20, 40</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_332_p4">9, 2, 8, 16</column>
<column name="c2_V_reg_317">9, 2, 6, 12</column>
<column name="c6_V_reg_339">9, 2, 4, 8</column>
<column name="c7_V_reg_350">9, 2, 4, 8</column>
<column name="fifo_A_PE_1_4_x033_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_1_5_x034_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_1_4_x0129_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_2_4_x0130_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_PE_1_4_x0197_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten13_reg_306">9, 2, 13, 26</column>
<column name="indvar_flatten39_reg_295">9, 2, 17, 34</column>
<column name="indvar_flatten73_reg_283">9, 2, 20, 40</column>
<column name="indvar_flatten_reg_328">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln4485_13_reg_2078">16, 0, 16, 0</column>
<column name="add_ln4485_17_reg_2083">16, 0, 16, 0</column>
<column name="add_ln4485_20_reg_2088">16, 0, 16, 0</column>
<column name="add_ln4485_22_reg_2093">16, 0, 16, 0</column>
<column name="add_ln4485_23_reg_2098">16, 0, 16, 0</column>
<column name="add_ln4485_25_reg_2103">16, 0, 16, 0</column>
<column name="add_ln4485_29_reg_2113">16, 0, 16, 0</column>
<column name="add_ln4485_31_reg_2118">16, 0, 16, 0</column>
<column name="add_ln4485_6_reg_2073">16, 0, 16, 0</column>
<column name="add_ln691_364_reg_1967">4, 0, 4, 0</column>
<column name="add_ln890_310_reg_1917">13, 0, 13, 0</column>
<column name="add_ln890_311_reg_1922">17, 0, 17, 0</column>
<column name="add_ln890_312_reg_1576">20, 0, 20, 0</column>
<column name="and_ln4442_3_reg_1932">1, 0, 1, 0</column>
<column name="and_ln4443_2_reg_1937">1, 0, 1, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="c2_V_reg_317">6, 0, 6, 0</column>
<column name="c6_V_reg_339">4, 0, 4, 0</column>
<column name="c7_V_reg_350">4, 0, 4, 0</column>
<column name="cmp_i_i135998_reg_1927">1, 0, 1, 0</column>
<column name="cmp_i_i1359_mid1_reg_1942">1, 0, 1, 0</column>
<column name="empty_reg_1962">3, 0, 3, 0</column>
<column name="icmp_ln890_363_reg_1581">1, 0, 1, 0</column>
<column name="icmp_ln890_363_reg_1581_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln890_365_reg_1591">1, 0, 1, 0</column>
<column name="icmp_ln890_reg_1572">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_306">13, 0, 13, 0</column>
<column name="indvar_flatten39_reg_295">17, 0, 17, 0</column>
<column name="indvar_flatten73_reg_283">20, 0, 20, 0</column>
<column name="indvar_flatten_reg_328">8, 0, 8, 0</column>
<column name="local_C_addr_reg_1987">6, 0, 6, 0</column>
<column name="select_ln4444_2_reg_1947">1, 0, 1, 0</column>
<column name="select_ln890_517_reg_1956">4, 0, 4, 0</column>
<column name="select_ln890_518_reg_1972">8, 0, 8, 0</column>
<column name="select_ln890_519_reg_1977">13, 0, 13, 0</column>
<column name="select_ln890_520_reg_1982">17, 0, 17, 0</column>
<column name="select_ln890_reg_1951">6, 0, 6, 0</column>
<column name="v1_V_104_reg_1752">16, 0, 16, 0</column>
<column name="v1_V_reg_1912">16, 0, 16, 0</column>
<column name="v2_V_12524_reg_1762">16, 0, 16, 0</column>
<column name="v2_V_12526_reg_1772">16, 0, 16, 0</column>
<column name="v2_V_12528_reg_1782">16, 0, 16, 0</column>
<column name="v2_V_12530_reg_1792">16, 0, 16, 0</column>
<column name="v2_V_12532_reg_1802">16, 0, 16, 0</column>
<column name="v2_V_12534_reg_1812">16, 0, 16, 0</column>
<column name="v2_V_12537_reg_1827">16, 0, 16, 0</column>
<column name="v2_V_12538_reg_1832">16, 0, 16, 0</column>
<column name="v2_V_12540_reg_1842">16, 0, 16, 0</column>
<column name="v2_V_12542_reg_1852">16, 0, 16, 0</column>
<column name="v2_V_12544_reg_1862">16, 0, 16, 0</column>
<column name="v2_V_12546_reg_1872">16, 0, 16, 0</column>
<column name="v2_V_12548_reg_1882">16, 0, 16, 0</column>
<column name="v2_V_12550_reg_1892">16, 0, 16, 0</column>
<column name="v2_V_12553_reg_1907">16, 0, 16, 0</column>
<column name="v2_V_12554_reg_1597">16, 0, 16, 0</column>
<column name="v2_V_12555_reg_1602">16, 0, 16, 0</column>
<column name="v2_V_12557_reg_1612">16, 0, 16, 0</column>
<column name="v2_V_12559_reg_1622">16, 0, 16, 0</column>
<column name="v2_V_12561_reg_1632">16, 0, 16, 0</column>
<column name="v2_V_12563_reg_1642">16, 0, 16, 0</column>
<column name="v2_V_12565_reg_1652">16, 0, 16, 0</column>
<column name="v2_V_12568_reg_1667">16, 0, 16, 0</column>
<column name="v2_V_12569_reg_1672">16, 0, 16, 0</column>
<column name="v2_V_12571_reg_1682">16, 0, 16, 0</column>
<column name="v2_V_12573_reg_1692">16, 0, 16, 0</column>
<column name="v2_V_12575_reg_1702">16, 0, 16, 0</column>
<column name="v2_V_12577_reg_1712">16, 0, 16, 0</column>
<column name="v2_V_12579_reg_1722">16, 0, 16, 0</column>
<column name="v2_V_12581_reg_1732">16, 0, 16, 0</column>
<column name="v2_V_12584_reg_1747">16, 0, 16, 0</column>
<column name="v2_V_reg_1757">16, 0, 16, 0</column>
<column name="icmp_ln890_reg_1572">64, 32, 1, 0</column>
<column name="local_C_addr_reg_1987">64, 32, 6, 0</column>
<column name="select_ln4444_2_reg_1947">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE_wrapper_1_4_x0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE_wrapper_1_4_x0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE_wrapper_1_4_x0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE_wrapper_1_4_x0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE_wrapper_1_4_x0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE_wrapper_1_4_x0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE_wrapper_1_4_x0, return value</column>
<column name="fifo_A_PE_1_4_x033_dout">in, 512, ap_fifo, fifo_A_PE_1_4_x033, pointer</column>
<column name="fifo_A_PE_1_4_x033_empty_n">in, 1, ap_fifo, fifo_A_PE_1_4_x033, pointer</column>
<column name="fifo_A_PE_1_4_x033_read">out, 1, ap_fifo, fifo_A_PE_1_4_x033, pointer</column>
<column name="fifo_A_PE_1_5_x034_din">out, 512, ap_fifo, fifo_A_PE_1_5_x034, pointer</column>
<column name="fifo_A_PE_1_5_x034_full_n">in, 1, ap_fifo, fifo_A_PE_1_5_x034, pointer</column>
<column name="fifo_A_PE_1_5_x034_write">out, 1, ap_fifo, fifo_A_PE_1_5_x034, pointer</column>
<column name="fifo_B_PE_1_4_x0129_dout">in, 512, ap_fifo, fifo_B_PE_1_4_x0129, pointer</column>
<column name="fifo_B_PE_1_4_x0129_empty_n">in, 1, ap_fifo, fifo_B_PE_1_4_x0129, pointer</column>
<column name="fifo_B_PE_1_4_x0129_read">out, 1, ap_fifo, fifo_B_PE_1_4_x0129, pointer</column>
<column name="fifo_B_PE_2_4_x0130_din">out, 512, ap_fifo, fifo_B_PE_2_4_x0130, pointer</column>
<column name="fifo_B_PE_2_4_x0130_full_n">in, 1, ap_fifo, fifo_B_PE_2_4_x0130, pointer</column>
<column name="fifo_B_PE_2_4_x0130_write">out, 1, ap_fifo, fifo_B_PE_2_4_x0130, pointer</column>
<column name="fifo_C_drain_PE_1_4_x0197_din">out, 16, ap_fifo, fifo_C_drain_PE_1_4_x0197, pointer</column>
<column name="fifo_C_drain_PE_1_4_x0197_full_n">in, 1, ap_fifo, fifo_C_drain_PE_1_4_x0197, pointer</column>
<column name="fifo_C_drain_PE_1_4_x0197_write">out, 1, ap_fifo, fifo_C_drain_PE_1_4_x0197, pointer</column>
</table>
</item>
</section>
</profile>
