<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>HOGv22</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>HOGv2_0_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b5c993d2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>HOGv2_0_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b5c993d2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8e1ff89f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/FIFO_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Hogpack.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HOG_Block_HIstogram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Top_module.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/block_formation.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/edge_detection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/horizontal_gradient.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/multiplexor.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vertical_gradient.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/HOGv2_0_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_47321334</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/FIFO_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Hogpack.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HOG_Block_HIstogram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Top_module.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/block_formation.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/edge_detection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/horizontal_gradient.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/multiplexor.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vertical_gradient.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/HOGv2_0_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/HOGv22_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8e1ff89f</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">HOGv2_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>HOGv2.0_v1.0</xilinx:displayName>
      <xilinx:coreRevision>19</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:HOGv2.0:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2025-04-11T22:23:20Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdaf5d3_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7325136a_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592460f7_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4603cc_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333529a7_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187a973b_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9177b3c_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a831b7c_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aeee6f0_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbbfe15_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7396a3_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d40652_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233543fe_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b99ddda_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2470ed_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3316db_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d39676_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9671f79_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea87482_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f554f08_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501a1d1_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79594b9e_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e00ec40_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5acaae1f_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c717e9e_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411745cc_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1422acdb_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35387887_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15491121_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1731a4f2_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c7d1eb_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220e461d_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58542471_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df8c8ff_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cf33d1_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4318e740_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df6b47a_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55cf8aea_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e73a68a_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5616e010_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365103a1_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b215dc9_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293e5c9b_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d90a49_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508866b4_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41378d5a_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404fc861_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123b1ecd_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f4bd5a_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ac97d0_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285695fb_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78138a33_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7710b350_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43edc6aa_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd25ef9_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7e351b_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc814a4_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e55744_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782d8456_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed16edf_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f83fb7_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739955e6_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e162129_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316f7c42_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fccbd5_ARCHIVE_LOCATION">d:/ProgramasDoctorado/ip_repo/HOGv2.0_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="f0de1866"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2456acb8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="dae3f1db"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="db1eed89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a6362943"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
