{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09878,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09958,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00121637,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00280665,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000570463,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00280665,
	"finish__design__instance__count__class:buffer": 11,
	"finish__design__instance__area__class:buffer": 13.566,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 12,
	"finish__design__instance__area__class:timing_repair_buffer": 9.576,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 5.054,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 0.798,
	"finish__design__instance__count__class:sequential_cell": 23,
	"finish__design__instance__area__class:sequential_cell": 105.602,
	"finish__design__instance__count__class:multi_input_combinational_cell": 93,
	"finish__design__instance__area__class:multi_input_combinational_cell": 130.606,
	"finish__design__instance__count": 152,
	"finish__design__instance__area": 269.192,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.595043,
	"finish__clock__skew__setup": 0.00103778,
	"finish__clock__skew__hold": 0.00103778,
	"finish__timing__drv__max_slew_limit": 0.720358,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.871234,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0002144,
	"finish__power__switching__total": 7.02697e-05,
	"finish__power__leakage__total": 5.71385e-06,
	"finish__power__total": 0.000290384,
	"finish__design__io": 13,
	"finish__design__die__area": 1418.28,
	"finish__design__core__area": 1236.9,
	"finish__design__instance__count": 202,
	"finish__design__instance__area": 282.492,
	"finish__design__instance__count__stdcell": 202,
	"finish__design__instance__area__stdcell": 282.492,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.228387,
	"finish__design__instance__utilization__stdcell": 0.228387,
	"finish__design__rows": 25,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 25,
	"finish__design__sites": 4650,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4650,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}