INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/eldlabs/gcd/gcd.srcs/sources_1/imports/eldlabs/lab6_deadline/lab6_deadline.srcs/sources_1/imports/sources_1/imports/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/eldlabs/gcd/gcd.srcs/sources_1/new/pmodsseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmodsseg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/eldlabs/gcd/gcd.srcs/sources_1/imports/eldlabs/blockram/blockram.srcs/sources_1/new/seven_seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_display
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/shubhang/eldlabs/gcd/gcd.srcs/sources_1/imports/eldlabs/blockram/blockram.srcs/sources_1/new/seven_seg_display.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/eldlabs/gcd/gcd.srcs/sources_1/imports/new/binarytobcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binarytobcd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/eldlabs/gcd/gcd.srcs/sources_1/imports/eldlabs/lab6_deadline/lab6_deadline.srcs/sources_1/imports/sources_1/imports/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/eldlabs/gcd/gcd.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol cleardeb, assumed default net type wire [/home/shubhang/eldlabs/gcd/gcd.srcs/sources_1/new/top.v:27]
INFO: [VRFC 10-2458] undeclared symbol slowclock, assumed default net type wire [/home/shubhang/eldlabs/gcd/gcd.srcs/sources_1/new/top.v:80]
INFO: [VRFC 10-2458] undeclared symbol hundreds1, assumed default net type wire [/home/shubhang/eldlabs/gcd/gcd.srcs/sources_1/new/top.v:86]
INFO: [VRFC 10-2458] undeclared symbol hundreds2, assumed default net type wire [/home/shubhang/eldlabs/gcd/gcd.srcs/sources_1/new/top.v:87]
INFO: [VRFC 10-2458] undeclared symbol hundredsgcd, assumed default net type wire [/home/shubhang/eldlabs/gcd/gcd.srcs/sources_1/new/top.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/eldlabs/gcd/gcd.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
