// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "08/06/2016 21:03:58"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test11 (
	clk,
	PinRX,
	PinTX,
	PCLK,
	HREF,
	VSYNC,
	ImageBus,
	XCLK,
	\GND ,
	\VCC ,
	debug,
	debug2);
input 	clk;
input 	PinRX;
output 	PinTX;
input 	PCLK;
input 	HREF;
input 	VSYNC;
input 	[7:0] ImageBus;
output 	XCLK;
output 	\GND ;
output 	\VCC ;
output 	debug;
output 	[3:0] debug2;

// Design Ports Information
// PinTX	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// XCLK	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GND	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VCC	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug2[0]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug2[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug2[2]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug2[3]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCLK	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VSYNC	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HREF	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PinRX	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ImageBus[0]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ImageBus[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ImageBus[2]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ImageBus[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ImageBus[4]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ImageBus[5]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ImageBus[6]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ImageBus[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \comb_400|clok2048MbodCounterTX[1]~1_combout ;
wire \comb_400|clok2048MbodCounterTX[1]~DUPLICATE_q ;
wire \comb_400|clok2048MbodCounterTX[4]~3_combout ;
wire \comb_400|clok2048MbodCounterTX[3]~4_combout ;
wire \comb_400|clok2048MbodCounterTX[0]~2_combout ;
wire \comb_400|clok2048MbodCounterTX[2]~0_combout ;
wire \comb_400|Equal6~0_combout ;
wire \PCLK~input_o ;
wire \PCLK~inputCLKENA0_outclk ;
wire \PinRX~input_o ;
wire \comb_400|dataCounter[0]~3_combout ;
wire \comb_400|dataCounter[3]~7_combout ;
wire \comb_400|dataCounter[2]~1_combout ;
wire \comb_400|dataCounter[2]~DUPLICATE_q ;
wire \comb_400|dataCounter[2]~0_combout ;
wire \comb_400|dataCounter[1]~2_combout ;
wire \comb_400|always0~2_combout ;
wire \comb_400|clok2048MbodCounterRX[0]~0_combout ;
wire \comb_400|clok2048MbodCounterRX[1]~1_combout ;
wire \comb_400|Add0~0_combout ;
wire \comb_400|clok2048MbodCounterRX[3]~3_combout ;
wire \comb_400|clok2048MbodCounterRX[4]~4_combout ;
wire \comb_400|clok2048MbodCounterRX[4]~5_combout ;
wire \comb_400|Equal2~1_combout ;
wire \comb_400|clok2048MbodCounterRX[2]~2_combout ;
wire \comb_400|Equal2~0_combout ;
wire \comb_400|dataIN[3]~0_combout ;
wire \comb_400|dataIN[6]~DUPLICATE_q ;
wire \always0~0_combout ;
wire \VSYNC~input_o ;
wire \HREF~input_o ;
wire \comb_400|always0~1_combout ;
wire \comb_400|flagOUT_DataResive~0_combout ;
wire \comb_400|flagOUT_DataResive~q ;
wire \always0~1_combout ;
wire \always0~3_combout ;
wire \always0~9_combout ;
wire \always0~5_combout ;
wire \State~21_combout ;
wire \State.0111~q ;
wire \always0~6_combout ;
wire \always0~4_combout ;
wire \State~18_combout ;
wire \always0~7_combout ;
wire \State~16_combout ;
wire \State.0100~q ;
wire \State~15_combout ;
wire \State~19_combout ;
wire \State~20_combout ;
wire \State.0001~q ;
wire \State~14_combout ;
wire \State.0010~q ;
wire \State~22_combout ;
wire \State.0011~q ;
wire \State~13_combout ;
wire \always0~8_combout ;
wire \State~17_combout ;
wire \State.0000~q ;
wire \always0~2_combout ;
wire \always0~10_combout ;
wire \always0~11_combout ;
wire \Buffer[2]~0_combout ;
wire \ActionTransmitByteUART~0_combout ;
wire \ActionTransmitByteUART~q ;
wire \comb_400|dataCounterTX~1_combout ;
wire \comb_400|shiftRegTX[0]~0_combout ;
wire \comb_400|dataCounterTX[1]~3_combout ;
wire \comb_400|dataCounterTX[2]~0_combout ;
wire \comb_400|dataCounterTX[2]~DUPLICATE_q ;
wire \comb_400|dataCounterTX~5_combout ;
wire \comb_400|Equal6~1_combout ;
wire \comb_400|dataCounterTX[0]~6_combout ;
wire \comb_400|dataCounterTX[0]~7_combout ;
wire \comb_400|dataCounterTX~2_combout ;
wire \comb_400|Add3~0_combout ;
wire \comb_400|dataCounterTX[3]~4_combout ;
wire \comb_400|always0~0_combout ;
wire \comb_400|Equal9~0_combout ;
wire \Add0~1_sumout ;
wire \AddressForRAM~2_combout ;
wire \AddressForRAM~1_combout ;
wire \AddressForRAM~0_combout ;
wire \always0~13_combout ;
wire \AddressForRAM[7]~3_combout ;
wire \AddressForRAM[7]~4_combout ;
wire \Add0~2 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \ActionWritenToBuffer~0_combout ;
wire \ActionWritenToBuffer~q ;
wire \ImageBus[1]~input_o ;
wire \RedPixcel[1]~feeder_combout ;
wire \always0~14_combout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \Buffer~2_combout ;
wire \always0~12_combout ;
wire \ImageBus[2]~input_o ;
wire \RedPixcel[2]~feeder_combout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \Buffer~3_combout ;
wire \ImageBus[3]~input_o ;
wire \RedPixcel[3]~feeder_combout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \Buffer~4_combout ;
wire \ImageBus[4]~input_o ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \Buffer~5_combout ;
wire \ImageBus[5]~input_o ;
wire \RedPixcel[5]~feeder_combout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \Buffer~6_combout ;
wire \ImageBus[6]~input_o ;
wire \RedPixcel[6]~feeder_combout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \Buffer~7_combout ;
wire \ImageBus[7]~input_o ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \Buffer~8_combout ;
wire \comb_400|shiftRegTX~9_combout ;
wire \comb_400|shiftRegTX~8_combout ;
wire \comb_400|shiftRegTX[0]~2_combout ;
wire \comb_400|shiftRegTX~7_combout ;
wire \comb_400|shiftRegTX~6_combout ;
wire \comb_400|shiftRegTX~5_combout ;
wire \comb_400|shiftRegTX~4_combout ;
wire \comb_400|shiftRegTX~3_combout ;
wire \ImageBus[0]~input_o ;
wire \RedPixcel[0]~feeder_combout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \comb_402|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \Buffer~1_combout ;
wire \comb_400|shiftRegTX~1_combout ;
wire \comb_400|PinTX~0_combout ;
wire \comb_400|PinTX~1_combout ;
wire \comb_400|PinTX~q ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \comb_401|mypll24mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \debug~0_combout ;
wire \debug~reg0_q ;
wire \WideOr1~combout ;
wire \WideOr0~combout ;
wire \debug2~2_combout ;
wire [4:0] \comb_400|clok2048MbodCounterTX ;
wire [7:0] Buffer;
wire [4:0] \comb_400|clok2048MbodCounterRX ;
wire [14:0] AddressForRAM;
wire [1:0] \comb_402|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \comb_400|dataCounterTX ;
wire [7:0] \comb_400|shiftRegTX ;
wire [7:0] \comb_400|dataIN ;
wire [3:0] \comb_400|dataCounter ;
wire [2:0] \comb_402|altsyncram_component|auto_generated|decode3|w_anode223w ;
wire [2:0] \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w ;
wire [7:0] RedPixcel;
wire [2:0] \comb_402|altsyncram_component|auto_generated|decode3|w_anode236w ;
wire [2:0] \comb_402|altsyncram_component|auto_generated|decode3|w_anode244w ;
wire [2:0] \comb_402|altsyncram_component|auto_generated|decode3|w_anode252w ;
wire [1:0] \comb_402|altsyncram_component|auto_generated|address_reg_a ;
wire [0:0] \comb_401|mypll24mhz_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \comb_401|mypll24mhz_inst|altera_pll_i|outclk_wire ;

wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \comb_402|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [7:0] \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \comb_402|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \comb_402|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \comb_402|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y45_N19
cyclonev_io_obuf \PinTX~output (
	.i(!\comb_400|PinTX~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PinTX),
	.obar());
// synopsys translate_off
defparam \PinTX~output .bus_hold = "false";
defparam \PinTX~output .open_drain_output = "false";
defparam \PinTX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \XCLK~output (
	.i(\comb_401|mypll24mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XCLK),
	.obar());
// synopsys translate_off
defparam \XCLK~output .bus_hold = "false";
defparam \XCLK~output .open_drain_output = "false";
defparam \XCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N59
cyclonev_io_obuf \GND~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GND ),
	.obar());
// synopsys translate_off
defparam \GND~output .bus_hold = "false";
defparam \GND~output .open_drain_output = "false";
defparam \GND~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N53
cyclonev_io_obuf \VCC~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VCC ),
	.obar());
// synopsys translate_off
defparam \VCC~output .bus_hold = "false";
defparam \VCC~output .open_drain_output = "false";
defparam \VCC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \debug~output (
	.i(\debug~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug),
	.obar());
// synopsys translate_off
defparam \debug~output .bus_hold = "false";
defparam \debug~output .open_drain_output = "false";
defparam \debug~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \debug2[0]~output (
	.i(!\WideOr1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug2[0]),
	.obar());
// synopsys translate_off
defparam \debug2[0]~output .bus_hold = "false";
defparam \debug2[0]~output .open_drain_output = "false";
defparam \debug2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \debug2[1]~output (
	.i(!\WideOr0~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug2[1]),
	.obar());
// synopsys translate_off
defparam \debug2[1]~output .bus_hold = "false";
defparam \debug2[1]~output .open_drain_output = "false";
defparam \debug2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \debug2[2]~output (
	.i(\debug2~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug2[2]),
	.obar());
// synopsys translate_off
defparam \debug2[2]~output .bus_hold = "false";
defparam \debug2[2]~output .open_drain_output = "false";
defparam \debug2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \debug2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug2[3]),
	.obar());
// synopsys translate_off
defparam \debug2[3]~output .bus_hold = "false";
defparam \debug2[3]~output .open_drain_output = "false";
defparam \debug2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X35_Y39_N23
dffeas \comb_400|clok2048MbodCounterTX[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|clok2048MbodCounterTX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|clok2048MbodCounterTX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterTX[1] .is_wysiwyg = "true";
defparam \comb_400|clok2048MbodCounterTX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N21
cyclonev_lcell_comb \comb_400|clok2048MbodCounterTX[1]~1 (
// Equation(s):
// \comb_400|clok2048MbodCounterTX[1]~1_combout  = ( \comb_400|clok2048MbodCounterTX [3] & ( !\comb_400|clok2048MbodCounterTX [1] $ (((!\comb_400|clok2048MbodCounterTX [0]) # (\comb_400|clok2048MbodCounterTX [4]))) ) ) # ( !\comb_400|clok2048MbodCounterTX 
// [3] & ( !\comb_400|clok2048MbodCounterTX [0] $ (!\comb_400|clok2048MbodCounterTX [1]) ) )

	.dataa(!\comb_400|clok2048MbodCounterTX [0]),
	.datab(gnd),
	.datac(!\comb_400|clok2048MbodCounterTX [4]),
	.datad(!\comb_400|clok2048MbodCounterTX [1]),
	.datae(gnd),
	.dataf(!\comb_400|clok2048MbodCounterTX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|clok2048MbodCounterTX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterTX[1]~1 .extended_lut = "off";
defparam \comb_400|clok2048MbodCounterTX[1]~1 .lut_mask = 64'h55AA55AA50AF50AF;
defparam \comb_400|clok2048MbodCounterTX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N22
dffeas \comb_400|clok2048MbodCounterTX[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|clok2048MbodCounterTX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|clok2048MbodCounterTX[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterTX[1]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_400|clok2048MbodCounterTX[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N27
cyclonev_lcell_comb \comb_400|clok2048MbodCounterTX[4]~3 (
// Equation(s):
// \comb_400|clok2048MbodCounterTX[4]~3_combout  = ( \comb_400|clok2048MbodCounterTX [2] & ( ((\comb_400|clok2048MbodCounterTX [0] & (\comb_400|clok2048MbodCounterTX [3] & \comb_400|clok2048MbodCounterTX[1]~DUPLICATE_q ))) # (\comb_400|clok2048MbodCounterTX 
// [4]) ) ) # ( !\comb_400|clok2048MbodCounterTX [2] & ( (\comb_400|clok2048MbodCounterTX [4] & (((!\comb_400|clok2048MbodCounterTX [3]) # (\comb_400|clok2048MbodCounterTX[1]~DUPLICATE_q )) # (\comb_400|clok2048MbodCounterTX [0]))) ) )

	.dataa(!\comb_400|clok2048MbodCounterTX [0]),
	.datab(!\comb_400|clok2048MbodCounterTX [3]),
	.datac(!\comb_400|clok2048MbodCounterTX[1]~DUPLICATE_q ),
	.datad(!\comb_400|clok2048MbodCounterTX [4]),
	.datae(gnd),
	.dataf(!\comb_400|clok2048MbodCounterTX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|clok2048MbodCounterTX[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterTX[4]~3 .extended_lut = "off";
defparam \comb_400|clok2048MbodCounterTX[4]~3 .lut_mask = 64'h00DF00DF01FF01FF;
defparam \comb_400|clok2048MbodCounterTX[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N28
dffeas \comb_400|clok2048MbodCounterTX[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|clok2048MbodCounterTX[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|clok2048MbodCounterTX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterTX[4] .is_wysiwyg = "true";
defparam \comb_400|clok2048MbodCounterTX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N18
cyclonev_lcell_comb \comb_400|clok2048MbodCounterTX[3]~4 (
// Equation(s):
// \comb_400|clok2048MbodCounterTX[3]~4_combout  = ( \comb_400|clok2048MbodCounterTX[1]~DUPLICATE_q  & ( (!\comb_400|clok2048MbodCounterTX [0] & (((\comb_400|clok2048MbodCounterTX [3])))) # (\comb_400|clok2048MbodCounterTX [0] & 
// ((!\comb_400|clok2048MbodCounterTX [2] & ((\comb_400|clok2048MbodCounterTX [3]))) # (\comb_400|clok2048MbodCounterTX [2] & ((!\comb_400|clok2048MbodCounterTX [3]) # (\comb_400|clok2048MbodCounterTX [4]))))) ) ) # ( 
// !\comb_400|clok2048MbodCounterTX[1]~DUPLICATE_q  & ( (\comb_400|clok2048MbodCounterTX [3] & (((!\comb_400|clok2048MbodCounterTX [4]) # (\comb_400|clok2048MbodCounterTX [2])) # (\comb_400|clok2048MbodCounterTX [0]))) ) )

	.dataa(!\comb_400|clok2048MbodCounterTX [0]),
	.datab(!\comb_400|clok2048MbodCounterTX [4]),
	.datac(!\comb_400|clok2048MbodCounterTX [2]),
	.datad(!\comb_400|clok2048MbodCounterTX [3]),
	.datae(gnd),
	.dataf(!\comb_400|clok2048MbodCounterTX[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|clok2048MbodCounterTX[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterTX[3]~4 .extended_lut = "off";
defparam \comb_400|clok2048MbodCounterTX[3]~4 .lut_mask = 64'h00DF00DF05FB05FB;
defparam \comb_400|clok2048MbodCounterTX[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N20
dffeas \comb_400|clok2048MbodCounterTX[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|clok2048MbodCounterTX[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|clok2048MbodCounterTX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterTX[3] .is_wysiwyg = "true";
defparam \comb_400|clok2048MbodCounterTX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N0
cyclonev_lcell_comb \comb_400|clok2048MbodCounterTX[0]~2 (
// Equation(s):
// \comb_400|clok2048MbodCounterTX[0]~2_combout  = ( \comb_400|clok2048MbodCounterTX [0] & ( \comb_400|clok2048MbodCounterTX [4] & ( \comb_400|clok2048MbodCounterTX [3] ) ) ) # ( !\comb_400|clok2048MbodCounterTX [0] & ( \comb_400|clok2048MbodCounterTX [4] & 
// ( !\comb_400|clok2048MbodCounterTX [3] ) ) ) # ( !\comb_400|clok2048MbodCounterTX [0] & ( !\comb_400|clok2048MbodCounterTX [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_400|clok2048MbodCounterTX [3]),
	.datad(gnd),
	.datae(!\comb_400|clok2048MbodCounterTX [0]),
	.dataf(!\comb_400|clok2048MbodCounterTX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|clok2048MbodCounterTX[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterTX[0]~2 .extended_lut = "off";
defparam \comb_400|clok2048MbodCounterTX[0]~2 .lut_mask = 64'hFFFF0000F0F00F0F;
defparam \comb_400|clok2048MbodCounterTX[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N2
dffeas \comb_400|clok2048MbodCounterTX[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|clok2048MbodCounterTX[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|clok2048MbodCounterTX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterTX[0] .is_wysiwyg = "true";
defparam \comb_400|clok2048MbodCounterTX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N24
cyclonev_lcell_comb \comb_400|clok2048MbodCounterTX[2]~0 (
// Equation(s):
// \comb_400|clok2048MbodCounterTX[2]~0_combout  = ( \comb_400|clok2048MbodCounterTX [4] & ( !\comb_400|clok2048MbodCounterTX [2] $ (((!\comb_400|clok2048MbodCounterTX [0]) # ((!\comb_400|clok2048MbodCounterTX [1]) # (\comb_400|clok2048MbodCounterTX [3])))) 
// ) ) # ( !\comb_400|clok2048MbodCounterTX [4] & ( !\comb_400|clok2048MbodCounterTX [2] $ (((!\comb_400|clok2048MbodCounterTX [0]) # (!\comb_400|clok2048MbodCounterTX [1]))) ) )

	.dataa(!\comb_400|clok2048MbodCounterTX [0]),
	.datab(!\comb_400|clok2048MbodCounterTX [3]),
	.datac(!\comb_400|clok2048MbodCounterTX [1]),
	.datad(!\comb_400|clok2048MbodCounterTX [2]),
	.datae(gnd),
	.dataf(!\comb_400|clok2048MbodCounterTX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|clok2048MbodCounterTX[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterTX[2]~0 .extended_lut = "off";
defparam \comb_400|clok2048MbodCounterTX[2]~0 .lut_mask = 64'h05FA05FA04FB04FB;
defparam \comb_400|clok2048MbodCounterTX[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N26
dffeas \comb_400|clok2048MbodCounterTX[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|clok2048MbodCounterTX[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|clok2048MbodCounterTX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterTX[2] .is_wysiwyg = "true";
defparam \comb_400|clok2048MbodCounterTX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N33
cyclonev_lcell_comb \comb_400|Equal6~0 (
// Equation(s):
// \comb_400|Equal6~0_combout  = ( !\comb_400|clok2048MbodCounterTX[1]~DUPLICATE_q  & ( (!\comb_400|clok2048MbodCounterTX [2] & (\comb_400|clok2048MbodCounterTX [3] & (\comb_400|clok2048MbodCounterTX [4] & !\comb_400|clok2048MbodCounterTX [0]))) ) )

	.dataa(!\comb_400|clok2048MbodCounterTX [2]),
	.datab(!\comb_400|clok2048MbodCounterTX [3]),
	.datac(!\comb_400|clok2048MbodCounterTX [4]),
	.datad(!\comb_400|clok2048MbodCounterTX [0]),
	.datae(gnd),
	.dataf(!\comb_400|clok2048MbodCounterTX[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|Equal6~0 .extended_lut = "off";
defparam \comb_400|Equal6~0 .lut_mask = 64'h0200020000000000;
defparam \comb_400|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N46
dffeas \comb_400|dataCounterTX[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|dataCounterTX[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_400|Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataCounterTX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataCounterTX[2] .is_wysiwyg = "true";
defparam \comb_400|dataCounterTX[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N35
cyclonev_io_ibuf \PCLK~input (
	.i(PCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PCLK~input_o ));
// synopsys translate_off
defparam \PCLK~input .bus_hold = "false";
defparam \PCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G14
cyclonev_clkena \PCLK~inputCLKENA0 (
	.inclk(\PCLK~input_o ),
	.ena(vcc),
	.outclk(\PCLK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \PCLK~inputCLKENA0 .clock_type = "global clock";
defparam \PCLK~inputCLKENA0 .disable_mode = "low";
defparam \PCLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \PCLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \PCLK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N55
cyclonev_io_ibuf \PinRX~input (
	.i(PinRX),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PinRX~input_o ));
// synopsys translate_off
defparam \PinRX~input .bus_hold = "false";
defparam \PinRX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y40_N14
dffeas \comb_400|dataCounter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|dataCounter[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataCounter[2] .is_wysiwyg = "true";
defparam \comb_400|dataCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N48
cyclonev_lcell_comb \comb_400|dataCounter[0]~3 (
// Equation(s):
// \comb_400|dataCounter[0]~3_combout  = ( !\comb_400|Equal2~1_combout  & ( (!\comb_400|dataCounter [3] & ((!\comb_400|dataCounter [1] & ((!\comb_400|dataCounter [2] & (!\PinRX~input_o  & !\comb_400|dataCounter [0])) # (\comb_400|dataCounter [2] & 
// ((\comb_400|dataCounter [0]))))) # (\comb_400|dataCounter [1] & (((\comb_400|dataCounter [0])))))) # (\comb_400|dataCounter [3] & ((((\comb_400|dataCounter [0]))))) ) ) # ( \comb_400|Equal2~1_combout  & ( !\comb_400|dataCounter [0] $ 
// ((((!\comb_400|dataCounter [3] & (!\comb_400|dataCounter [1] & !\comb_400|dataCounter [2])) # (\comb_400|dataCounter [3] & ((\comb_400|dataCounter [2])))) # (\comb_400|Equal2~0_combout ))) ) )

	.dataa(!\comb_400|dataCounter [3]),
	.datab(!\comb_400|dataCounter [1]),
	.datac(!\comb_400|Equal2~0_combout ),
	.datad(!\comb_400|dataCounter [2]),
	.datae(!\comb_400|Equal2~1_combout ),
	.dataf(!\comb_400|dataCounter [0]),
	.datag(!\PinRX~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounter[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounter[0]~3 .extended_lut = "on";
defparam \comb_400|dataCounter[0]~3 .lut_mask = 64'h800070A077FF8F5F;
defparam \comb_400|dataCounter[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N50
dffeas \comb_400|dataCounter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|dataCounter[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataCounter[0] .is_wysiwyg = "true";
defparam \comb_400|dataCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N42
cyclonev_lcell_comb \comb_400|dataCounter[3]~7 (
// Equation(s):
// \comb_400|dataCounter[3]~7_combout  = ( !\comb_400|dataCounter [3] & ( (!\comb_400|Equal2~1_combout  & (!\comb_400|dataCounter [1] & (!\PinRX~input_o  & (!\comb_400|dataCounter [2] & !\comb_400|dataCounter [0])))) ) ) # ( \comb_400|dataCounter [3] & ( 
// (!\comb_400|Equal2~1_combout ) # ((((\comb_400|dataCounter [0]) # (\comb_400|dataCounter [2])) # (\comb_400|Equal2~0_combout )) # (\comb_400|dataCounter [1])) ) )

	.dataa(!\comb_400|Equal2~1_combout ),
	.datab(!\comb_400|dataCounter [1]),
	.datac(!\comb_400|Equal2~0_combout ),
	.datad(!\comb_400|dataCounter [2]),
	.datae(!\comb_400|dataCounter [3]),
	.dataf(!\comb_400|dataCounter [0]),
	.datag(!\PinRX~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounter[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounter[3]~7 .extended_lut = "on";
defparam \comb_400|dataCounter[3]~7 .lut_mask = 64'h8000BFFF0000FFFF;
defparam \comb_400|dataCounter[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N44
dffeas \comb_400|dataCounter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|dataCounter[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataCounter[3] .is_wysiwyg = "true";
defparam \comb_400|dataCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N12
cyclonev_lcell_comb \comb_400|dataCounter[2]~1 (
// Equation(s):
// \comb_400|dataCounter[2]~1_combout  = ( \comb_400|dataCounter [2] & ( \comb_400|dataCounter [0] ) ) # ( \comb_400|dataCounter [2] & ( !\comb_400|dataCounter [0] & ( (((!\comb_400|Equal2~1_combout ) # (\comb_400|dataCounter [3])) # (\comb_400|dataCounter 
// [1])) # (\comb_400|Equal2~0_combout ) ) ) ) # ( !\comb_400|dataCounter [2] & ( !\comb_400|dataCounter [0] & ( (!\comb_400|Equal2~0_combout  & (!\comb_400|dataCounter [1] & (\comb_400|Equal2~1_combout  & \comb_400|dataCounter [3]))) ) ) )

	.dataa(!\comb_400|Equal2~0_combout ),
	.datab(!\comb_400|dataCounter [1]),
	.datac(!\comb_400|Equal2~1_combout ),
	.datad(!\comb_400|dataCounter [3]),
	.datae(!\comb_400|dataCounter [2]),
	.dataf(!\comb_400|dataCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounter[2]~1 .extended_lut = "off";
defparam \comb_400|dataCounter[2]~1 .lut_mask = 64'h0008F7FF0000FFFF;
defparam \comb_400|dataCounter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N13
dffeas \comb_400|dataCounter[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|dataCounter[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_400|dataCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N18
cyclonev_lcell_comb \comb_400|dataCounter[2]~0 (
// Equation(s):
// \comb_400|dataCounter[2]~0_combout  = ( \comb_400|dataCounter [3] & ( (!\comb_400|dataCounter[2]~DUPLICATE_q  & (\comb_400|Equal2~1_combout  & !\comb_400|Equal2~0_combout )) ) ) # ( !\comb_400|dataCounter [3] & ( (\comb_400|Equal2~1_combout  & 
// (!\comb_400|Equal2~0_combout  & ((\comb_400|dataCounter [1]) # (\comb_400|dataCounter[2]~DUPLICATE_q )))) ) )

	.dataa(!\comb_400|dataCounter[2]~DUPLICATE_q ),
	.datab(!\comb_400|dataCounter [1]),
	.datac(!\comb_400|Equal2~1_combout ),
	.datad(!\comb_400|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\comb_400|dataCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounter[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounter[2]~0 .extended_lut = "off";
defparam \comb_400|dataCounter[2]~0 .lut_mask = 64'h070007000A000A00;
defparam \comb_400|dataCounter[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N6
cyclonev_lcell_comb \comb_400|dataCounter[1]~2 (
// Equation(s):
// \comb_400|dataCounter[1]~2_combout  = ( \comb_400|dataCounter [1] & ( \comb_400|dataCounter [0] ) ) # ( !\comb_400|dataCounter [1] & ( \comb_400|dataCounter [0] & ( (!\comb_400|Equal2~1_combout  & (\comb_400|always0~2_combout  & !\PinRX~input_o )) ) ) ) # 
// ( \comb_400|dataCounter [1] & ( !\comb_400|dataCounter [0] & ( (!\comb_400|dataCounter[2]~0_combout ) # ((!\comb_400|Equal2~1_combout  & (\comb_400|always0~2_combout  & !\PinRX~input_o ))) ) ) ) # ( !\comb_400|dataCounter [1] & ( !\comb_400|dataCounter 
// [0] & ( ((!\comb_400|Equal2~1_combout  & (\comb_400|always0~2_combout  & !\PinRX~input_o ))) # (\comb_400|dataCounter[2]~0_combout ) ) ) )

	.dataa(!\comb_400|Equal2~1_combout ),
	.datab(!\comb_400|always0~2_combout ),
	.datac(!\comb_400|dataCounter[2]~0_combout ),
	.datad(!\PinRX~input_o ),
	.datae(!\comb_400|dataCounter [1]),
	.dataf(!\comb_400|dataCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounter[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounter[1]~2 .extended_lut = "off";
defparam \comb_400|dataCounter[1]~2 .lut_mask = 64'h2F0FF2F02200FFFF;
defparam \comb_400|dataCounter[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N8
dffeas \comb_400|dataCounter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|dataCounter[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataCounter[1] .is_wysiwyg = "true";
defparam \comb_400|dataCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N21
cyclonev_lcell_comb \comb_400|always0~2 (
// Equation(s):
// \comb_400|always0~2_combout  = ( !\comb_400|dataCounter [0] & ( (!\comb_400|dataCounter [1] & (!\comb_400|dataCounter [3] & !\comb_400|dataCounter[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\comb_400|dataCounter [1]),
	.datac(!\comb_400|dataCounter [3]),
	.datad(!\comb_400|dataCounter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\comb_400|dataCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|always0~2 .extended_lut = "off";
defparam \comb_400|always0~2 .lut_mask = 64'hC000C00000000000;
defparam \comb_400|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N27
cyclonev_lcell_comb \comb_400|clok2048MbodCounterRX[0]~0 (
// Equation(s):
// \comb_400|clok2048MbodCounterRX[0]~0_combout  = ( \PinRX~input_o  & ( (!\comb_400|Equal2~1_combout  & ((!\comb_400|clok2048MbodCounterRX [0]))) # (\comb_400|Equal2~1_combout  & (\comb_400|Equal2~0_combout  & \comb_400|clok2048MbodCounterRX [0])) ) ) # ( 
// !\PinRX~input_o  & ( (!\comb_400|Equal2~1_combout  & (((!\comb_400|always0~2_combout  & !\comb_400|clok2048MbodCounterRX [0])))) # (\comb_400|Equal2~1_combout  & (\comb_400|Equal2~0_combout  & ((\comb_400|clok2048MbodCounterRX [0])))) ) )

	.dataa(!\comb_400|Equal2~0_combout ),
	.datab(!\comb_400|always0~2_combout ),
	.datac(!\comb_400|Equal2~1_combout ),
	.datad(!\comb_400|clok2048MbodCounterRX [0]),
	.datae(gnd),
	.dataf(!\PinRX~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|clok2048MbodCounterRX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterRX[0]~0 .extended_lut = "off";
defparam \comb_400|clok2048MbodCounterRX[0]~0 .lut_mask = 64'hC005C005F005F005;
defparam \comb_400|clok2048MbodCounterRX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N29
dffeas \comb_400|clok2048MbodCounterRX[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|clok2048MbodCounterRX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|clok2048MbodCounterRX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterRX[0] .is_wysiwyg = "true";
defparam \comb_400|clok2048MbodCounterRX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N33
cyclonev_lcell_comb \comb_400|clok2048MbodCounterRX[1]~1 (
// Equation(s):
// \comb_400|clok2048MbodCounterRX[1]~1_combout  = ( \PinRX~input_o  & ( !\comb_400|clok2048MbodCounterRX [1] $ (((!\comb_400|clok2048MbodCounterRX [0]) # (\comb_400|Equal2~1_combout ))) ) ) # ( !\PinRX~input_o  & ( (!\comb_400|Equal2~1_combout  & 
// ((!\comb_400|clok2048MbodCounterRX [0] $ (!\comb_400|clok2048MbodCounterRX [1])) # (\comb_400|always0~2_combout ))) # (\comb_400|Equal2~1_combout  & (((\comb_400|clok2048MbodCounterRX [1])))) ) )

	.dataa(!\comb_400|clok2048MbodCounterRX [0]),
	.datab(!\comb_400|always0~2_combout ),
	.datac(!\comb_400|Equal2~1_combout ),
	.datad(!\comb_400|clok2048MbodCounterRX [1]),
	.datae(gnd),
	.dataf(!\PinRX~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|clok2048MbodCounterRX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterRX[1]~1 .extended_lut = "off";
defparam \comb_400|clok2048MbodCounterRX[1]~1 .lut_mask = 64'h70BF70BF50AF50AF;
defparam \comb_400|clok2048MbodCounterRX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N35
dffeas \comb_400|clok2048MbodCounterRX[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|clok2048MbodCounterRX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|clok2048MbodCounterRX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterRX[1] .is_wysiwyg = "true";
defparam \comb_400|clok2048MbodCounterRX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N30
cyclonev_lcell_comb \comb_400|Add0~0 (
// Equation(s):
// \comb_400|Add0~0_combout  = ( \comb_400|clok2048MbodCounterRX [3] & ( (!\comb_400|clok2048MbodCounterRX [0]) # ((!\comb_400|clok2048MbodCounterRX [2]) # (!\comb_400|clok2048MbodCounterRX [1])) ) ) # ( !\comb_400|clok2048MbodCounterRX [3] & ( 
// (\comb_400|clok2048MbodCounterRX [0] & (\comb_400|clok2048MbodCounterRX [2] & \comb_400|clok2048MbodCounterRX [1])) ) )

	.dataa(!\comb_400|clok2048MbodCounterRX [0]),
	.datab(gnd),
	.datac(!\comb_400|clok2048MbodCounterRX [2]),
	.datad(!\comb_400|clok2048MbodCounterRX [1]),
	.datae(gnd),
	.dataf(!\comb_400|clok2048MbodCounterRX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|Add0~0 .extended_lut = "off";
defparam \comb_400|Add0~0 .lut_mask = 64'h00050005FFFAFFFA;
defparam \comb_400|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N54
cyclonev_lcell_comb \comb_400|clok2048MbodCounterRX[3]~3 (
// Equation(s):
// \comb_400|clok2048MbodCounterRX[3]~3_combout  = ( \comb_400|Add0~0_combout  & ( (!\comb_400|Equal2~1_combout  & ((!\comb_400|always0~2_combout ) # ((\PinRX~input_o )))) # (\comb_400|Equal2~1_combout  & (((\comb_400|Equal2~0_combout )))) ) ) # ( 
// !\comb_400|Add0~0_combout  & ( (\comb_400|Equal2~1_combout  & \comb_400|Equal2~0_combout ) ) )

	.dataa(!\comb_400|Equal2~1_combout ),
	.datab(!\comb_400|always0~2_combout ),
	.datac(!\comb_400|Equal2~0_combout ),
	.datad(!\PinRX~input_o ),
	.datae(gnd),
	.dataf(!\comb_400|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|clok2048MbodCounterRX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterRX[3]~3 .extended_lut = "off";
defparam \comb_400|clok2048MbodCounterRX[3]~3 .lut_mask = 64'h050505058DAF8DAF;
defparam \comb_400|clok2048MbodCounterRX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N56
dffeas \comb_400|clok2048MbodCounterRX[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|clok2048MbodCounterRX[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|clok2048MbodCounterRX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterRX[3] .is_wysiwyg = "true";
defparam \comb_400|clok2048MbodCounterRX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N39
cyclonev_lcell_comb \comb_400|clok2048MbodCounterRX[4]~4 (
// Equation(s):
// \comb_400|clok2048MbodCounterRX[4]~4_combout  = ( \comb_400|clok2048MbodCounterRX [3] & ( (!\comb_400|clok2048MbodCounterRX [2] & (\comb_400|clok2048MbodCounterRX [4] & ((\comb_400|clok2048MbodCounterRX [0]) # (\comb_400|clok2048MbodCounterRX [1])))) # 
// (\comb_400|clok2048MbodCounterRX [2] & (((\comb_400|clok2048MbodCounterRX [1] & \comb_400|clok2048MbodCounterRX [0])) # (\comb_400|clok2048MbodCounterRX [4]))) ) ) # ( !\comb_400|clok2048MbodCounterRX [3] & ( \comb_400|clok2048MbodCounterRX [4] ) )

	.dataa(!\comb_400|clok2048MbodCounterRX [2]),
	.datab(!\comb_400|clok2048MbodCounterRX [4]),
	.datac(!\comb_400|clok2048MbodCounterRX [1]),
	.datad(!\comb_400|clok2048MbodCounterRX [0]),
	.datae(gnd),
	.dataf(!\comb_400|clok2048MbodCounterRX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|clok2048MbodCounterRX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterRX[4]~4 .extended_lut = "off";
defparam \comb_400|clok2048MbodCounterRX[4]~4 .lut_mask = 64'h3333333313371337;
defparam \comb_400|clok2048MbodCounterRX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N57
cyclonev_lcell_comb \comb_400|clok2048MbodCounterRX[4]~5 (
// Equation(s):
// \comb_400|clok2048MbodCounterRX[4]~5_combout  = ( \comb_400|clok2048MbodCounterRX[4]~4_combout  ) # ( !\comb_400|clok2048MbodCounterRX[4]~4_combout  & ( (!\comb_400|Equal2~1_combout  & (\comb_400|always0~2_combout  & !\PinRX~input_o )) ) )

	.dataa(!\comb_400|Equal2~1_combout ),
	.datab(!\comb_400|always0~2_combout ),
	.datac(gnd),
	.datad(!\PinRX~input_o ),
	.datae(gnd),
	.dataf(!\comb_400|clok2048MbodCounterRX[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|clok2048MbodCounterRX[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterRX[4]~5 .extended_lut = "off";
defparam \comb_400|clok2048MbodCounterRX[4]~5 .lut_mask = 64'h22002200FFFFFFFF;
defparam \comb_400|clok2048MbodCounterRX[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N59
dffeas \comb_400|clok2048MbodCounterRX[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|clok2048MbodCounterRX[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|clok2048MbodCounterRX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterRX[4] .is_wysiwyg = "true";
defparam \comb_400|clok2048MbodCounterRX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N24
cyclonev_lcell_comb \comb_400|Equal2~1 (
// Equation(s):
// \comb_400|Equal2~1_combout  = ( \comb_400|clok2048MbodCounterRX [4] & ( \comb_400|clok2048MbodCounterRX [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_400|clok2048MbodCounterRX [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_400|clok2048MbodCounterRX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|Equal2~1 .extended_lut = "off";
defparam \comb_400|Equal2~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \comb_400|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N0
cyclonev_lcell_comb \comb_400|clok2048MbodCounterRX[2]~2 (
// Equation(s):
// \comb_400|clok2048MbodCounterRX[2]~2_combout  = ( \comb_400|clok2048MbodCounterRX [2] & ( \comb_400|clok2048MbodCounterRX [1] & ( ((!\comb_400|clok2048MbodCounterRX [0] & ((!\comb_400|always0~2_combout ) # (\PinRX~input_o )))) # 
// (\comb_400|Equal2~1_combout ) ) ) ) # ( !\comb_400|clok2048MbodCounterRX [2] & ( \comb_400|clok2048MbodCounterRX [1] & ( (!\comb_400|Equal2~1_combout  & (\comb_400|clok2048MbodCounterRX [0] & ((!\comb_400|always0~2_combout ) # (\PinRX~input_o )))) ) ) ) # 
// ( \comb_400|clok2048MbodCounterRX [2] & ( !\comb_400|clok2048MbodCounterRX [1] & ( ((!\comb_400|always0~2_combout ) # (\PinRX~input_o )) # (\comb_400|Equal2~1_combout ) ) ) )

	.dataa(!\comb_400|Equal2~1_combout ),
	.datab(!\PinRX~input_o ),
	.datac(!\comb_400|clok2048MbodCounterRX [0]),
	.datad(!\comb_400|always0~2_combout ),
	.datae(!\comb_400|clok2048MbodCounterRX [2]),
	.dataf(!\comb_400|clok2048MbodCounterRX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|clok2048MbodCounterRX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterRX[2]~2 .extended_lut = "off";
defparam \comb_400|clok2048MbodCounterRX[2]~2 .lut_mask = 64'h0000FF770A02F575;
defparam \comb_400|clok2048MbodCounterRX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N2
dffeas \comb_400|clok2048MbodCounterRX[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|clok2048MbodCounterRX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|clok2048MbodCounterRX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|clok2048MbodCounterRX[2] .is_wysiwyg = "true";
defparam \comb_400|clok2048MbodCounterRX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N36
cyclonev_lcell_comb \comb_400|Equal2~0 (
// Equation(s):
// \comb_400|Equal2~0_combout  = ( \comb_400|clok2048MbodCounterRX [3] & ( ((!\comb_400|clok2048MbodCounterRX [4]) # ((\comb_400|clok2048MbodCounterRX [0]) # (\comb_400|clok2048MbodCounterRX [1]))) # (\comb_400|clok2048MbodCounterRX [2]) ) ) # ( 
// !\comb_400|clok2048MbodCounterRX [3] )

	.dataa(!\comb_400|clok2048MbodCounterRX [2]),
	.datab(!\comb_400|clok2048MbodCounterRX [4]),
	.datac(!\comb_400|clok2048MbodCounterRX [1]),
	.datad(!\comb_400|clok2048MbodCounterRX [0]),
	.datae(gnd),
	.dataf(!\comb_400|clok2048MbodCounterRX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|Equal2~0 .extended_lut = "off";
defparam \comb_400|Equal2~0 .lut_mask = 64'hFFFFFFFFDFFFDFFF;
defparam \comb_400|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N12
cyclonev_lcell_comb \comb_400|dataIN[3]~0 (
// Equation(s):
// \comb_400|dataIN[3]~0_combout  = ( \comb_400|dataCounter [0] & ( (!\comb_400|Equal2~0_combout  & (!\comb_400|dataCounter [3] $ (((!\comb_400|dataCounter[2]~DUPLICATE_q  & !\comb_400|dataCounter [1]))))) ) ) # ( !\comb_400|dataCounter [0] & ( 
// (!\comb_400|Equal2~0_combout  & (!\comb_400|dataCounter[2]~DUPLICATE_q  $ (!\comb_400|dataCounter [3]))) ) )

	.dataa(!\comb_400|Equal2~0_combout ),
	.datab(!\comb_400|dataCounter[2]~DUPLICATE_q ),
	.datac(!\comb_400|dataCounter [3]),
	.datad(!\comb_400|dataCounter [1]),
	.datae(gnd),
	.dataf(!\comb_400|dataCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataIN[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataIN[3]~0 .extended_lut = "off";
defparam \comb_400|dataIN[3]~0 .lut_mask = 64'h2828282828A028A0;
defparam \comb_400|dataIN[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y40_N35
dffeas \comb_400|dataIN[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PinRX~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_400|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataIN [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataIN[7] .is_wysiwyg = "true";
defparam \comb_400|dataIN[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y40_N11
dffeas \comb_400|dataIN[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_400|dataIN [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_400|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataIN[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataIN[6]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_400|dataIN[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y40_N8
dffeas \comb_400|dataIN[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_400|dataIN[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_400|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataIN [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataIN[5] .is_wysiwyg = "true";
defparam \comb_400|dataIN[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y40_N26
dffeas \comb_400|dataIN[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_400|dataIN [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_400|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataIN [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataIN[4] .is_wysiwyg = "true";
defparam \comb_400|dataIN[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y40_N14
dffeas \comb_400|dataIN[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_400|dataIN [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_400|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataIN [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataIN[3] .is_wysiwyg = "true";
defparam \comb_400|dataIN[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y40_N17
dffeas \comb_400|dataIN[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_400|dataIN [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_400|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataIN [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataIN[2] .is_wysiwyg = "true";
defparam \comb_400|dataIN[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N33
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( \comb_400|dataIN [2] & ( \comb_400|dataIN[6]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_400|dataIN[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_400|dataIN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N18
cyclonev_io_ibuf \VSYNC~input (
	.i(VSYNC),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\VSYNC~input_o ));
// synopsys translate_off
defparam \VSYNC~input .bus_hold = "false";
defparam \VSYNC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N18
cyclonev_io_ibuf \HREF~input (
	.i(HREF),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HREF~input_o ));
// synopsys translate_off
defparam \HREF~input .bus_hold = "false";
defparam \HREF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N21
cyclonev_lcell_comb \comb_400|always0~1 (
// Equation(s):
// \comb_400|always0~1_combout  = ( !\comb_400|dataCounter [0] & ( (!\comb_400|dataCounter [3] & !\comb_400|dataCounter[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_400|dataCounter [3]),
	.datad(!\comb_400|dataCounter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\comb_400|dataCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|always0~1 .extended_lut = "off";
defparam \comb_400|always0~1 .lut_mask = 64'hF000F00000000000;
defparam \comb_400|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N18
cyclonev_lcell_comb \comb_400|flagOUT_DataResive~0 (
// Equation(s):
// \comb_400|flagOUT_DataResive~0_combout  = ( \comb_400|flagOUT_DataResive~q  & ( \comb_400|Equal2~0_combout  & ( ((!\PinRX~input_o ) # ((!\comb_400|always0~1_combout ) # (\comb_400|dataCounter [1]))) # (\comb_400|Equal2~1_combout ) ) ) ) # ( 
// \comb_400|flagOUT_DataResive~q  & ( !\comb_400|Equal2~0_combout  & ( ((!\PinRX~input_o ) # ((!\comb_400|always0~1_combout ) # (\comb_400|dataCounter [1]))) # (\comb_400|Equal2~1_combout ) ) ) ) # ( !\comb_400|flagOUT_DataResive~q  & ( 
// !\comb_400|Equal2~0_combout  & ( (\comb_400|Equal2~1_combout  & (\comb_400|dataCounter [1] & \comb_400|always0~1_combout )) ) ) )

	.dataa(!\comb_400|Equal2~1_combout ),
	.datab(!\PinRX~input_o ),
	.datac(!\comb_400|dataCounter [1]),
	.datad(!\comb_400|always0~1_combout ),
	.datae(!\comb_400|flagOUT_DataResive~q ),
	.dataf(!\comb_400|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|flagOUT_DataResive~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|flagOUT_DataResive~0 .extended_lut = "off";
defparam \comb_400|flagOUT_DataResive~0 .lut_mask = 64'h0005FFDF0000FFDF;
defparam \comb_400|flagOUT_DataResive~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y40_N20
dffeas \comb_400|flagOUT_DataResive (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|flagOUT_DataResive~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|flagOUT_DataResive~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|flagOUT_DataResive .is_wysiwyg = "true";
defparam \comb_400|flagOUT_DataResive .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y40_N32
dffeas \comb_400|dataIN[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_400|dataIN [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_400|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataIN [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataIN[1] .is_wysiwyg = "true";
defparam \comb_400|dataIN[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y40_N59
dffeas \comb_400|dataIN[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_400|dataIN [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_400|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataIN [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataIN[0] .is_wysiwyg = "true";
defparam \comb_400|dataIN[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N42
cyclonev_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ( \comb_400|dataIN [1] & ( (\comb_400|dataIN [5] & (\comb_400|flagOUT_DataResive~q  & (\comb_400|dataIN [4] & \comb_400|dataIN [0]))) ) )

	.dataa(!\comb_400|dataIN [5]),
	.datab(!\comb_400|flagOUT_DataResive~q ),
	.datac(!\comb_400|dataIN [4]),
	.datad(!\comb_400|dataIN [0]),
	.datae(gnd),
	.dataf(!\comb_400|dataIN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~1 .extended_lut = "off";
defparam \always0~1 .lut_mask = 64'h0000000000010001;
defparam \always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N3
cyclonev_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = ( \comb_400|dataIN [4] & ( (!\comb_400|dataIN [7] & (\comb_400|flagOUT_DataResive~q  & (!\comb_400|dataIN [3] & \comb_400|dataIN [0]))) ) )

	.dataa(!\comb_400|dataIN [7]),
	.datab(!\comb_400|flagOUT_DataResive~q ),
	.datac(!\comb_400|dataIN [3]),
	.datad(!\comb_400|dataIN [0]),
	.datae(gnd),
	.dataf(!\comb_400|dataIN [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~3 .extended_lut = "off";
defparam \always0~3 .lut_mask = 64'h0000000000200020;
defparam \always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y40_N10
dffeas \comb_400|dataIN[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_400|dataIN [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_400|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataIN [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataIN[6] .is_wysiwyg = "true";
defparam \comb_400|dataIN[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N24
cyclonev_lcell_comb \always0~9 (
// Equation(s):
// \always0~9_combout  = ( \comb_400|dataIN [2] & ( (!\State.0000~q  & (!\comb_400|dataIN [1] & (\comb_400|dataIN [6] & !\comb_400|dataIN [5]))) ) )

	.dataa(!\State.0000~q ),
	.datab(!\comb_400|dataIN [1]),
	.datac(!\comb_400|dataIN [6]),
	.datad(!\comb_400|dataIN [5]),
	.datae(gnd),
	.dataf(!\comb_400|dataIN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~9 .extended_lut = "off";
defparam \always0~9 .lut_mask = 64'h0000000008000800;
defparam \always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N15
cyclonev_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (!\comb_400|dataIN [7] & !\comb_400|dataIN [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_400|dataIN [7]),
	.datad(!\comb_400|dataIN [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~5 .extended_lut = "off";
defparam \always0~5 .lut_mask = 64'hF000F000F000F000;
defparam \always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N18
cyclonev_lcell_comb \State~21 (
// Equation(s):
// \State~21_combout  = ( \State.0111~q  & ( \always0~0_combout  & ( (!\always0~5_combout ) # (!\always0~1_combout ) ) ) ) # ( !\State.0111~q  & ( \always0~0_combout  & ( (\always0~3_combout  & \always0~9_combout ) ) ) ) # ( \State.0111~q  & ( 
// !\always0~0_combout  ) ) # ( !\State.0111~q  & ( !\always0~0_combout  & ( (\always0~3_combout  & \always0~9_combout ) ) ) )

	.dataa(!\always0~3_combout ),
	.datab(!\always0~9_combout ),
	.datac(!\always0~5_combout ),
	.datad(!\always0~1_combout ),
	.datae(!\State.0111~q ),
	.dataf(!\always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~21 .extended_lut = "off";
defparam \State~21 .lut_mask = 64'h1111FFFF1111FFF0;
defparam \State~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y40_N20
dffeas \State.0111 (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\State~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.0111 .is_wysiwyg = "true";
defparam \State.0111 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N30
cyclonev_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = ( \always0~5_combout  & ( (\always0~1_combout  & (\always0~0_combout  & \State.0111~q )) ) )

	.dataa(!\always0~1_combout ),
	.datab(gnd),
	.datac(!\always0~0_combout ),
	.datad(!\State.0111~q ),
	.datae(gnd),
	.dataf(!\always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~6 .extended_lut = "off";
defparam \always0~6 .lut_mask = 64'h0000000000050005;
defparam \always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N27
cyclonev_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = ( !\comb_400|dataIN [5] & ( (!\State.0000~q  & (!\comb_400|dataIN [1] & (\always0~0_combout  & \always0~3_combout ))) ) )

	.dataa(!\State.0000~q ),
	.datab(!\comb_400|dataIN [1]),
	.datac(!\always0~0_combout ),
	.datad(!\always0~3_combout ),
	.datae(gnd),
	.dataf(!\comb_400|dataIN [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~4 .extended_lut = "off";
defparam \always0~4 .lut_mask = 64'h0008000800000000;
defparam \always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N18
cyclonev_lcell_comb \State~18 (
// Equation(s):
// \State~18_combout  = ( !\always0~6_combout  & ( !\always0~4_combout  & ( (!\VSYNC~input_o  & (\HREF~input_o  & \State.0011~q )) ) ) )

	.dataa(!\VSYNC~input_o ),
	.datab(!\HREF~input_o ),
	.datac(!\State.0011~q ),
	.datad(gnd),
	.datae(!\always0~6_combout ),
	.dataf(!\always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~18 .extended_lut = "off";
defparam \State~18 .lut_mask = 64'h0202000000000000;
defparam \State~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N42
cyclonev_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = ( \State.0011~q  & ( \State.0100~q  & ( \VSYNC~input_o  ) ) ) # ( !\State.0011~q  & ( \State.0100~q  & ( \VSYNC~input_o  ) ) ) # ( \State.0011~q  & ( !\State.0100~q  & ( \VSYNC~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VSYNC~input_o ),
	.datad(gnd),
	.datae(!\State.0011~q ),
	.dataf(!\State.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~7 .extended_lut = "off";
defparam \always0~7 .lut_mask = 64'h00000F0F0F0F0F0F;
defparam \always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N15
cyclonev_lcell_comb \State~16 (
// Equation(s):
// \State~16_combout  = ( \always0~2_combout  & ( \always0~4_combout  ) ) # ( !\always0~2_combout  & ( \always0~4_combout  ) ) # ( \always0~2_combout  & ( !\always0~4_combout  ) ) # ( !\always0~2_combout  & ( !\always0~4_combout  & ( ((!\State~15_combout ) # 
// (\always0~7_combout )) # (\always0~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\always0~6_combout ),
	.datac(!\always0~7_combout ),
	.datad(!\State~15_combout ),
	.datae(!\always0~2_combout ),
	.dataf(!\always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~16 .extended_lut = "off";
defparam \State~16 .lut_mask = 64'hFF3FFFFFFFFFFFFF;
defparam \State~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N20
dffeas \State.0100 (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\State~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\State~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.0100 .is_wysiwyg = "true";
defparam \State.0100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N0
cyclonev_lcell_comb \State~15 (
// Equation(s):
// \State~15_combout  = ( \State.0011~q  & ( \State.0100~q  & ( (!\VSYNC~input_o  & (!\State.0010~q  & ((!\HREF~input_o )))) # (\VSYNC~input_o  & (((!\State.0001~q )))) ) ) ) # ( !\State.0011~q  & ( \State.0100~q  & ( (!\VSYNC~input_o  & (!\State.0010~q  & 
// ((!\HREF~input_o )))) # (\VSYNC~input_o  & (((!\State.0001~q )))) ) ) ) # ( \State.0011~q  & ( !\State.0100~q  & ( (!\VSYNC~input_o  & (!\State.0010~q  & ((!\HREF~input_o )))) # (\VSYNC~input_o  & (((!\State.0001~q )))) ) ) ) # ( !\State.0011~q  & ( 
// !\State.0100~q  & ( (!\VSYNC~input_o  & (!\State.0010~q )) # (\VSYNC~input_o  & ((!\State.0001~q ))) ) ) )

	.dataa(!\State.0010~q ),
	.datab(!\VSYNC~input_o ),
	.datac(!\State.0001~q ),
	.datad(!\HREF~input_o ),
	.datae(!\State.0011~q ),
	.dataf(!\State.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~15 .extended_lut = "off";
defparam \State~15 .lut_mask = 64'hB8B8B830B830B830;
defparam \State~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N6
cyclonev_lcell_comb \State~19 (
// Equation(s):
// \State~19_combout  = ( \always0~3_combout  & ( \always0~1_combout  & ( ((\State.0111~q  & (\always0~0_combout  & \always0~5_combout ))) # (\always0~9_combout ) ) ) ) # ( !\always0~3_combout  & ( \always0~1_combout  & ( (\State.0111~q  & 
// (\always0~0_combout  & \always0~5_combout )) ) ) ) # ( \always0~3_combout  & ( !\always0~1_combout  & ( \always0~9_combout  ) ) )

	.dataa(!\State.0111~q ),
	.datab(!\always0~9_combout ),
	.datac(!\always0~0_combout ),
	.datad(!\always0~5_combout ),
	.datae(!\always0~3_combout ),
	.dataf(!\always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~19 .extended_lut = "off";
defparam \State~19 .lut_mask = 64'h0000333300053337;
defparam \State~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N33
cyclonev_lcell_comb \State~20 (
// Equation(s):
// \State~20_combout  = ( !\always0~7_combout  & ( (\State~15_combout  & (!\State~19_combout  & ((\State.0001~q ) # (\always0~2_combout )))) ) )

	.dataa(!\State~15_combout ),
	.datab(!\State~19_combout ),
	.datac(!\always0~2_combout ),
	.datad(!\State.0001~q ),
	.datae(gnd),
	.dataf(!\always0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~20 .extended_lut = "off";
defparam \State~20 .lut_mask = 64'h0444044400000000;
defparam \State~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N35
dffeas \State.0001 (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\State~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.0001 .is_wysiwyg = "true";
defparam \State.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N48
cyclonev_lcell_comb \State~14 (
// Equation(s):
// \State~14_combout  = ( \State~13_combout  & ( (\State.0001~q  & (\VSYNC~input_o  & (!\always0~6_combout  & !\always0~4_combout ))) ) )

	.dataa(!\State.0001~q ),
	.datab(!\VSYNC~input_o ),
	.datac(!\always0~6_combout ),
	.datad(!\always0~4_combout ),
	.datae(gnd),
	.dataf(!\State~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~14 .extended_lut = "off";
defparam \State~14 .lut_mask = 64'h0000000010001000;
defparam \State~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N50
dffeas \State.0010 (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\State~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\State~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.0010 .is_wysiwyg = "true";
defparam \State.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N36
cyclonev_lcell_comb \State~22 (
// Equation(s):
// \State~22_combout  = ( !\always0~4_combout  & ( \State.0100~q  & ( (!\VSYNC~input_o  & (!\always0~6_combout  & ((\State.0010~q ) # (\HREF~input_o )))) ) ) ) # ( !\always0~4_combout  & ( !\State.0100~q  & ( (!\VSYNC~input_o  & (\State.0010~q  & 
// !\always0~6_combout )) ) ) )

	.dataa(!\VSYNC~input_o ),
	.datab(!\HREF~input_o ),
	.datac(!\State.0010~q ),
	.datad(!\always0~6_combout ),
	.datae(!\always0~4_combout ),
	.dataf(!\State.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~22 .extended_lut = "off";
defparam \State~22 .lut_mask = 64'h0A0000002A000000;
defparam \State~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N38
dffeas \State.0011 (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\State~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\State~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.0011 .is_wysiwyg = "true";
defparam \State.0011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N30
cyclonev_lcell_comb \State~13 (
// Equation(s):
// \State~13_combout  = ( !\State.0100~q  & ( !\State.0011~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\State.0011~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\State.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~13 .extended_lut = "off";
defparam \State~13 .lut_mask = 64'hF0F0F0F000000000;
defparam \State~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N36
cyclonev_lcell_comb \always0~8 (
// Equation(s):
// \always0~8_combout  = ( \always0~0_combout  & ( (\comb_400|dataIN [7] & (\comb_400|dataIN [3] & \always0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\comb_400|dataIN [7]),
	.datac(!\comb_400|dataIN [3]),
	.datad(!\always0~1_combout ),
	.datae(gnd),
	.dataf(!\always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~8 .extended_lut = "off";
defparam \always0~8 .lut_mask = 64'h0000000000030003;
defparam \always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N36
cyclonev_lcell_comb \State~17 (
// Equation(s):
// \State~17_combout  = ( \State.0000~q  & ( !\always0~6_combout  & ( ((!\VSYNC~input_o ) # (\always0~4_combout )) # (\State~13_combout ) ) ) ) # ( !\State.0000~q  & ( !\always0~6_combout  & ( ((\always0~8_combout  & ((!\VSYNC~input_o ) # (\State~13_combout 
// )))) # (\always0~4_combout ) ) ) )

	.dataa(!\State~13_combout ),
	.datab(!\VSYNC~input_o ),
	.datac(!\always0~4_combout ),
	.datad(!\always0~8_combout ),
	.datae(!\State.0000~q ),
	.dataf(!\always0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~17 .extended_lut = "off";
defparam \State~17 .lut_mask = 64'h0FDFDFDF00000000;
defparam \State~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y40_N38
dffeas \State.0000 (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\State~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.0000 .is_wysiwyg = "true";
defparam \State.0000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N54
cyclonev_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = ( \always0~1_combout  & ( (\comb_400|dataIN [3] & (\comb_400|dataIN [7] & (\always0~0_combout  & !\State.0000~q ))) ) )

	.dataa(!\comb_400|dataIN [3]),
	.datab(!\comb_400|dataIN [7]),
	.datac(!\always0~0_combout ),
	.datad(!\State.0000~q ),
	.datae(gnd),
	.dataf(!\always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~2 .extended_lut = "off";
defparam \always0~2 .lut_mask = 64'h0000000001000100;
defparam \always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N45
cyclonev_lcell_comb \always0~10 (
// Equation(s):
// \always0~10_combout  = ( !\comb_400|dataIN[6]~DUPLICATE_q  & ( !\comb_400|dataIN [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_400|dataIN [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_400|dataIN[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~10 .extended_lut = "off";
defparam \always0~10 .lut_mask = 64'hF0F0F0F000000000;
defparam \always0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N57
cyclonev_lcell_comb \always0~11 (
// Equation(s):
// \always0~11_combout  = ( !\comb_400|dataIN [4] & ( (\comb_400|dataIN [3] & (\comb_400|dataIN [7] & (\comb_400|flagOUT_DataResive~q  & !\comb_400|dataIN [0]))) ) )

	.dataa(!\comb_400|dataIN [3]),
	.datab(!\comb_400|dataIN [7]),
	.datac(!\comb_400|flagOUT_DataResive~q ),
	.datad(!\comb_400|dataIN [0]),
	.datae(gnd),
	.dataf(!\comb_400|dataIN [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~11 .extended_lut = "off";
defparam \always0~11 .lut_mask = 64'h0100010000000000;
defparam \always0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N42
cyclonev_lcell_comb \Buffer[2]~0 (
// Equation(s):
// \Buffer[2]~0_combout  = ( \comb_400|dataIN [1] & ( \always0~11_combout  & ( (\State.0111~q  & (\always0~10_combout  & (\comb_400|dataIN [5] & \always0~3_combout ))) ) ) ) # ( !\comb_400|dataIN [1] & ( \always0~11_combout  & ( (\State.0111~q  & 
// (\always0~10_combout  & !\comb_400|dataIN [5])) ) ) ) # ( \comb_400|dataIN [1] & ( !\always0~11_combout  & ( (\State.0111~q  & (\always0~10_combout  & (\comb_400|dataIN [5] & \always0~3_combout ))) ) ) )

	.dataa(!\State.0111~q ),
	.datab(!\always0~10_combout ),
	.datac(!\comb_400|dataIN [5]),
	.datad(!\always0~3_combout ),
	.datae(!\comb_400|dataIN [1]),
	.dataf(!\always0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Buffer[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Buffer[2]~0 .extended_lut = "off";
defparam \Buffer[2]~0 .lut_mask = 64'h0000000110100001;
defparam \Buffer[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N15
cyclonev_lcell_comb \ActionTransmitByteUART~0 (
// Equation(s):
// \ActionTransmitByteUART~0_combout  = ( \Buffer[2]~0_combout  ) # ( !\Buffer[2]~0_combout  & ( (\always0~2_combout  & !\ActionTransmitByteUART~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always0~2_combout ),
	.datad(!\ActionTransmitByteUART~q ),
	.datae(gnd),
	.dataf(!\Buffer[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ActionTransmitByteUART~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ActionTransmitByteUART~0 .extended_lut = "off";
defparam \ActionTransmitByteUART~0 .lut_mask = 64'h0F000F00FFFFFFFF;
defparam \ActionTransmitByteUART~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N17
dffeas ActionTransmitByteUART(
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\ActionTransmitByteUART~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ActionTransmitByteUART~q ),
	.prn(vcc));
// synopsys translate_off
defparam ActionTransmitByteUART.is_wysiwyg = "true";
defparam ActionTransmitByteUART.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N36
cyclonev_lcell_comb \comb_400|dataCounterTX~1 (
// Equation(s):
// \comb_400|dataCounterTX~1_combout  = ( \ActionTransmitByteUART~q  & ( (!\comb_400|dataCounterTX [3] & (!\comb_400|dataCounterTX [1] & !\comb_400|dataCounterTX [2])) # (\comb_400|dataCounterTX [3] & ((\comb_400|dataCounterTX [2]))) ) ) # ( 
// !\ActionTransmitByteUART~q  & ( (!\comb_400|dataCounterTX [3] & (!\comb_400|dataCounterTX [0] & (!\comb_400|dataCounterTX [1] & !\comb_400|dataCounterTX [2]))) # (\comb_400|dataCounterTX [3] & (((\comb_400|dataCounterTX [2])))) ) )

	.dataa(!\comb_400|dataCounterTX [3]),
	.datab(!\comb_400|dataCounterTX [0]),
	.datac(!\comb_400|dataCounterTX [1]),
	.datad(!\comb_400|dataCounterTX [2]),
	.datae(gnd),
	.dataf(!\ActionTransmitByteUART~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounterTX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounterTX~1 .extended_lut = "off";
defparam \comb_400|dataCounterTX~1 .lut_mask = 64'h80558055A055A055;
defparam \comb_400|dataCounterTX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N24
cyclonev_lcell_comb \comb_400|shiftRegTX[0]~0 (
// Equation(s):
// \comb_400|shiftRegTX[0]~0_combout  = ( \ActionTransmitByteUART~q  & ( (!\comb_400|dataCounterTX [3] & (!\comb_400|dataCounterTX [1] & (!\comb_400|dataCounterTX[2]~DUPLICATE_q  & \comb_400|dataCounterTX [0]))) ) )

	.dataa(!\comb_400|dataCounterTX [3]),
	.datab(!\comb_400|dataCounterTX [1]),
	.datac(!\comb_400|dataCounterTX[2]~DUPLICATE_q ),
	.datad(!\comb_400|dataCounterTX [0]),
	.datae(gnd),
	.dataf(!\ActionTransmitByteUART~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|shiftRegTX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|shiftRegTX[0]~0 .extended_lut = "off";
defparam \comb_400|shiftRegTX[0]~0 .lut_mask = 64'h0000000000800080;
defparam \comb_400|shiftRegTX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N6
cyclonev_lcell_comb \comb_400|dataCounterTX[1]~3 (
// Equation(s):
// \comb_400|dataCounterTX[1]~3_combout  = ( \comb_400|dataCounterTX [1] & ( \comb_400|dataCounterTX [0] ) ) # ( !\comb_400|dataCounterTX [1] & ( \comb_400|dataCounterTX [0] & ( (!\comb_400|Equal6~0_combout  & (\comb_400|dataCounterTX~2_combout )) # 
// (\comb_400|Equal6~0_combout  & ((\comb_400|shiftRegTX[0]~0_combout ))) ) ) ) # ( \comb_400|dataCounterTX [1] & ( !\comb_400|dataCounterTX [0] & ( ((!\comb_400|Equal6~0_combout ) # (\comb_400|shiftRegTX[0]~0_combout )) # (\comb_400|dataCounterTX~1_combout 
// ) ) ) ) # ( !\comb_400|dataCounterTX [1] & ( !\comb_400|dataCounterTX [0] & ( (!\comb_400|Equal6~0_combout  & (\comb_400|dataCounterTX~2_combout )) # (\comb_400|Equal6~0_combout  & (((!\comb_400|dataCounterTX~1_combout ) # 
// (\comb_400|shiftRegTX[0]~0_combout )))) ) ) )

	.dataa(!\comb_400|dataCounterTX~2_combout ),
	.datab(!\comb_400|dataCounterTX~1_combout ),
	.datac(!\comb_400|Equal6~0_combout ),
	.datad(!\comb_400|shiftRegTX[0]~0_combout ),
	.datae(!\comb_400|dataCounterTX [1]),
	.dataf(!\comb_400|dataCounterTX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounterTX[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounterTX[1]~3 .extended_lut = "off";
defparam \comb_400|dataCounterTX[1]~3 .lut_mask = 64'h5C5FF3FF505FFFFF;
defparam \comb_400|dataCounterTX[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N8
dffeas \comb_400|dataCounterTX[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|dataCounterTX[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataCounterTX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataCounterTX[1] .is_wysiwyg = "true";
defparam \comb_400|dataCounterTX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N45
cyclonev_lcell_comb \comb_400|dataCounterTX[2]~0 (
// Equation(s):
// \comb_400|dataCounterTX[2]~0_combout  = ( \comb_400|dataCounterTX [0] & ( \comb_400|dataCounterTX [2] ) ) # ( !\comb_400|dataCounterTX [0] & ( (!\comb_400|dataCounterTX [1] & (\comb_400|dataCounterTX [3])) # (\comb_400|dataCounterTX [1] & 
// ((\comb_400|dataCounterTX [2]))) ) )

	.dataa(!\comb_400|dataCounterTX [3]),
	.datab(gnd),
	.datac(!\comb_400|dataCounterTX [1]),
	.datad(!\comb_400|dataCounterTX [2]),
	.datae(gnd),
	.dataf(!\comb_400|dataCounterTX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounterTX[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounterTX[2]~0 .extended_lut = "off";
defparam \comb_400|dataCounterTX[2]~0 .lut_mask = 64'h505F505F00FF00FF;
defparam \comb_400|dataCounterTX[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N47
dffeas \comb_400|dataCounterTX[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|dataCounterTX[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_400|Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataCounterTX[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataCounterTX[2]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_400|dataCounterTX[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N12
cyclonev_lcell_comb \comb_400|dataCounterTX~5 (
// Equation(s):
// \comb_400|dataCounterTX~5_combout  = ( \ActionTransmitByteUART~q  & ( (!\comb_400|dataCounterTX[2]~DUPLICATE_q  & (!\comb_400|dataCounterTX [1] & (!\comb_400|dataCounterTX [3] & !\comb_400|dataCounterTX [0]))) ) )

	.dataa(!\comb_400|dataCounterTX[2]~DUPLICATE_q ),
	.datab(!\comb_400|dataCounterTX [1]),
	.datac(!\comb_400|dataCounterTX [3]),
	.datad(!\comb_400|dataCounterTX [0]),
	.datae(gnd),
	.dataf(!\ActionTransmitByteUART~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounterTX~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounterTX~5 .extended_lut = "off";
defparam \comb_400|dataCounterTX~5 .lut_mask = 64'h0000000080008000;
defparam \comb_400|dataCounterTX~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N30
cyclonev_lcell_comb \comb_400|Equal6~1 (
// Equation(s):
// \comb_400|Equal6~1_combout  = ( \comb_400|clok2048MbodCounterTX [4] & ( \comb_400|clok2048MbodCounterTX [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_400|clok2048MbodCounterTX [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_400|clok2048MbodCounterTX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|Equal6~1 .extended_lut = "off";
defparam \comb_400|Equal6~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \comb_400|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N42
cyclonev_lcell_comb \comb_400|dataCounterTX[0]~6 (
// Equation(s):
// \comb_400|dataCounterTX[0]~6_combout  = ( \comb_400|dataCounterTX [0] & ( (\comb_400|dataCounterTX [3] & \comb_400|dataCounterTX[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_400|dataCounterTX [3]),
	.datad(!\comb_400|dataCounterTX[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\comb_400|dataCounterTX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounterTX[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounterTX[0]~6 .extended_lut = "off";
defparam \comb_400|dataCounterTX[0]~6 .lut_mask = 64'h00000000000F000F;
defparam \comb_400|dataCounterTX[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N12
cyclonev_lcell_comb \comb_400|dataCounterTX[0]~7 (
// Equation(s):
// \comb_400|dataCounterTX[0]~7_combout  = ( \comb_400|dataCounterTX [0] & ( \comb_400|Equal6~0_combout  & ( \comb_400|dataCounterTX[0]~6_combout  ) ) ) # ( !\comb_400|dataCounterTX [0] & ( \comb_400|Equal6~0_combout  & ( (!\comb_400|dataCounterTX~1_combout 
// ) # (\comb_400|dataCounterTX[0]~6_combout ) ) ) ) # ( \comb_400|dataCounterTX [0] & ( !\comb_400|Equal6~0_combout  ) ) # ( !\comb_400|dataCounterTX [0] & ( !\comb_400|Equal6~0_combout  & ( ((\comb_400|dataCounterTX~5_combout  & !\comb_400|Equal6~1_combout 
// )) # (\comb_400|dataCounterTX[0]~6_combout ) ) ) )

	.dataa(!\comb_400|dataCounterTX~5_combout ),
	.datab(!\comb_400|Equal6~1_combout ),
	.datac(!\comb_400|dataCounterTX~1_combout ),
	.datad(!\comb_400|dataCounterTX[0]~6_combout ),
	.datae(!\comb_400|dataCounterTX [0]),
	.dataf(!\comb_400|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounterTX[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounterTX[0]~7 .extended_lut = "off";
defparam \comb_400|dataCounterTX[0]~7 .lut_mask = 64'h44FFFFFFF0FF00FF;
defparam \comb_400|dataCounterTX[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N14
dffeas \comb_400|dataCounterTX[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|dataCounterTX[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataCounterTX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataCounterTX[0] .is_wysiwyg = "true";
defparam \comb_400|dataCounterTX[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N0
cyclonev_lcell_comb \comb_400|dataCounterTX~2 (
// Equation(s):
// \comb_400|dataCounterTX~2_combout  = ( !\comb_400|dataCounterTX [3] & ( !\comb_400|dataCounterTX[2]~DUPLICATE_q  & ( (!\comb_400|dataCounterTX [0] & (!\comb_400|dataCounterTX [1] & (!\comb_400|Equal6~1_combout  & \ActionTransmitByteUART~q ))) ) ) )

	.dataa(!\comb_400|dataCounterTX [0]),
	.datab(!\comb_400|dataCounterTX [1]),
	.datac(!\comb_400|Equal6~1_combout ),
	.datad(!\ActionTransmitByteUART~q ),
	.datae(!\comb_400|dataCounterTX [3]),
	.dataf(!\comb_400|dataCounterTX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounterTX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounterTX~2 .extended_lut = "off";
defparam \comb_400|dataCounterTX~2 .lut_mask = 64'h0080000000000000;
defparam \comb_400|dataCounterTX~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N39
cyclonev_lcell_comb \comb_400|Add3~0 (
// Equation(s):
// \comb_400|Add3~0_combout  = ( !\comb_400|dataCounterTX[2]~DUPLICATE_q  & ( (!\comb_400|dataCounterTX [1] & !\comb_400|dataCounterTX [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_400|dataCounterTX [1]),
	.datad(!\comb_400|dataCounterTX [0]),
	.datae(gnd),
	.dataf(!\comb_400|dataCounterTX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|Add3~0 .extended_lut = "off";
defparam \comb_400|Add3~0 .lut_mask = 64'hF000F00000000000;
defparam \comb_400|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N54
cyclonev_lcell_comb \comb_400|dataCounterTX[3]~4 (
// Equation(s):
// \comb_400|dataCounterTX[3]~4_combout  = ( \comb_400|dataCounterTX [3] & ( \comb_400|shiftRegTX[0]~0_combout  ) ) # ( !\comb_400|dataCounterTX [3] & ( \comb_400|shiftRegTX[0]~0_combout  & ( (\comb_400|Equal6~0_combout ) # (\comb_400|dataCounterTX~2_combout 
// ) ) ) ) # ( \comb_400|dataCounterTX [3] & ( !\comb_400|shiftRegTX[0]~0_combout  & ( (!\comb_400|Add3~0_combout ) # ((!\comb_400|Equal6~0_combout ) # (\comb_400|dataCounterTX~1_combout )) ) ) ) # ( !\comb_400|dataCounterTX [3] & ( 
// !\comb_400|shiftRegTX[0]~0_combout  & ( (!\comb_400|Equal6~0_combout  & (\comb_400|dataCounterTX~2_combout )) # (\comb_400|Equal6~0_combout  & (((\comb_400|Add3~0_combout  & !\comb_400|dataCounterTX~1_combout )))) ) ) )

	.dataa(!\comb_400|dataCounterTX~2_combout ),
	.datab(!\comb_400|Add3~0_combout ),
	.datac(!\comb_400|Equal6~0_combout ),
	.datad(!\comb_400|dataCounterTX~1_combout ),
	.datae(!\comb_400|dataCounterTX [3]),
	.dataf(!\comb_400|shiftRegTX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|dataCounterTX[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|dataCounterTX[3]~4 .extended_lut = "off";
defparam \comb_400|dataCounterTX[3]~4 .lut_mask = 64'h5350FCFF5F5FFFFF;
defparam \comb_400|dataCounterTX[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N56
dffeas \comb_400|dataCounterTX[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|dataCounterTX[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|dataCounterTX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|dataCounterTX[3] .is_wysiwyg = "true";
defparam \comb_400|dataCounterTX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N39
cyclonev_lcell_comb \comb_400|always0~0 (
// Equation(s):
// \comb_400|always0~0_combout  = ( \comb_400|dataCounterTX [0] & ( !\comb_400|dataCounterTX [3] $ (((!\comb_400|dataCounterTX[2]~DUPLICATE_q  & !\comb_400|dataCounterTX [1]))) ) ) # ( !\comb_400|dataCounterTX [0] & ( !\comb_400|dataCounterTX [3] $ 
// (!\comb_400|dataCounterTX[2]~DUPLICATE_q ) ) )

	.dataa(!\comb_400|dataCounterTX [3]),
	.datab(gnd),
	.datac(!\comb_400|dataCounterTX[2]~DUPLICATE_q ),
	.datad(!\comb_400|dataCounterTX [1]),
	.datae(gnd),
	.dataf(!\comb_400|dataCounterTX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|always0~0 .extended_lut = "off";
defparam \comb_400|always0~0 .lut_mask = 64'h5A5A5A5A5AAA5AAA;
defparam \comb_400|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N27
cyclonev_lcell_comb \comb_400|Equal9~0 (
// Equation(s):
// \comb_400|Equal9~0_combout  = ( !\comb_400|dataCounterTX[2]~DUPLICATE_q  & ( (!\comb_400|dataCounterTX [3] & (!\comb_400|dataCounterTX [1] & \comb_400|dataCounterTX [0])) ) )

	.dataa(!\comb_400|dataCounterTX [3]),
	.datab(!\comb_400|dataCounterTX [1]),
	.datac(!\comb_400|dataCounterTX [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_400|dataCounterTX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|Equal9~0 .extended_lut = "off";
defparam \comb_400|Equal9~0 .lut_mask = 64'h0808080800000000;
defparam \comb_400|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( AddressForRAM[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( AddressForRAM[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!AddressForRAM[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N39
cyclonev_lcell_comb \AddressForRAM~2 (
// Equation(s):
// \AddressForRAM~2_combout  = ( !AddressForRAM[12] & ( \State.0011~q  & ( (!\VSYNC~input_o  & (\HREF~input_o  & !AddressForRAM[13])) ) ) )

	.dataa(!\VSYNC~input_o ),
	.datab(gnd),
	.datac(!\HREF~input_o ),
	.datad(!AddressForRAM[13]),
	.datae(!AddressForRAM[12]),
	.dataf(!\State.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddressForRAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddressForRAM~2 .extended_lut = "off";
defparam \AddressForRAM~2 .lut_mask = 64'h000000000A000000;
defparam \AddressForRAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N18
cyclonev_lcell_comb \AddressForRAM~1 (
// Equation(s):
// \AddressForRAM~1_combout  = ( AddressForRAM[9] & ( (AddressForRAM[11] & ((AddressForRAM[8]) # (AddressForRAM[10]))) ) ) # ( !AddressForRAM[9] & ( (AddressForRAM[11] & AddressForRAM[10]) ) )

	.dataa(gnd),
	.datab(!AddressForRAM[11]),
	.datac(!AddressForRAM[10]),
	.datad(!AddressForRAM[8]),
	.datae(gnd),
	.dataf(!AddressForRAM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddressForRAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddressForRAM~1 .extended_lut = "off";
defparam \AddressForRAM~1 .lut_mask = 64'h0303030303330333;
defparam \AddressForRAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N33
cyclonev_lcell_comb \AddressForRAM~0 (
// Equation(s):
// \AddressForRAM~0_combout  = ( !AddressForRAM[14] & ( \State.0011~q  & ( (!\VSYNC~input_o  & \HREF~input_o ) ) ) )

	.dataa(!\VSYNC~input_o ),
	.datab(gnd),
	.datac(!\HREF~input_o ),
	.datad(gnd),
	.datae(!AddressForRAM[14]),
	.dataf(!\State.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddressForRAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddressForRAM~0 .extended_lut = "off";
defparam \AddressForRAM~0 .lut_mask = 64'h000000000A0A0000;
defparam \AddressForRAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N51
cyclonev_lcell_comb \always0~13 (
// Equation(s):
// \always0~13_combout  = ( \comb_400|dataIN [5] & ( (\always0~3_combout  & (\always0~10_combout  & (\comb_400|dataIN [1] & \State.0111~q ))) ) )

	.dataa(!\always0~3_combout ),
	.datab(!\always0~10_combout ),
	.datac(!\comb_400|dataIN [1]),
	.datad(!\State.0111~q ),
	.datae(gnd),
	.dataf(!\comb_400|dataIN [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~13 .extended_lut = "off";
defparam \always0~13 .lut_mask = 64'h0000000000010001;
defparam \always0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N48
cyclonev_lcell_comb \AddressForRAM[7]~3 (
// Equation(s):
// \AddressForRAM[7]~3_combout  = ( \always0~4_combout  & ( \always0~13_combout  & ( \always0~6_combout  ) ) ) # ( !\always0~4_combout  & ( \always0~13_combout  & ( \always0~6_combout  ) ) ) # ( \always0~4_combout  & ( !\always0~13_combout  ) ) # ( 
// !\always0~4_combout  & ( !\always0~13_combout  & ( ((!\AddressForRAM~0_combout  & ((!\AddressForRAM~2_combout ) # (\AddressForRAM~1_combout )))) # (\always0~6_combout ) ) ) )

	.dataa(!\AddressForRAM~2_combout ),
	.datab(!\always0~6_combout ),
	.datac(!\AddressForRAM~1_combout ),
	.datad(!\AddressForRAM~0_combout ),
	.datae(!\always0~4_combout ),
	.dataf(!\always0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddressForRAM[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddressForRAM[7]~3 .extended_lut = "off";
defparam \AddressForRAM[7]~3 .lut_mask = 64'hBF33FFFF33333333;
defparam \AddressForRAM[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N54
cyclonev_lcell_comb \AddressForRAM[7]~4 (
// Equation(s):
// \AddressForRAM[7]~4_combout  = ( \always0~2_combout  & ( \always0~13_combout  ) ) # ( !\always0~2_combout  & ( \always0~13_combout  ) ) # ( \always0~2_combout  & ( !\always0~13_combout  ) ) # ( !\always0~2_combout  & ( !\always0~13_combout  & ( 
// (((\AddressForRAM~2_combout  & !\AddressForRAM~1_combout )) # (\AddressForRAM~0_combout )) # (\State~19_combout ) ) ) )

	.dataa(!\AddressForRAM~2_combout ),
	.datab(!\AddressForRAM~1_combout ),
	.datac(!\State~19_combout ),
	.datad(!\AddressForRAM~0_combout ),
	.datae(!\always0~2_combout ),
	.dataf(!\always0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddressForRAM[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddressForRAM[7]~4 .extended_lut = "off";
defparam \AddressForRAM[7]~4 .lut_mask = 64'h4FFFFFFFFFFFFFFF;
defparam \AddressForRAM[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N2
dffeas \AddressForRAM[0] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[0] .is_wysiwyg = "true";
defparam \AddressForRAM[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N3
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( AddressForRAM[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~14  = CARRY(( AddressForRAM[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!AddressForRAM[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N5
dffeas \AddressForRAM[1] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[1] .is_wysiwyg = "true";
defparam \AddressForRAM[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N6
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( AddressForRAM[2] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( AddressForRAM[2] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!AddressForRAM[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N8
dffeas \AddressForRAM[2] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[2] .is_wysiwyg = "true";
defparam \AddressForRAM[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N9
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( AddressForRAM[3] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( AddressForRAM[3] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!AddressForRAM[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N11
dffeas \AddressForRAM[3] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[3] .is_wysiwyg = "true";
defparam \AddressForRAM[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N12
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( AddressForRAM[4] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( AddressForRAM[4] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!AddressForRAM[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N14
dffeas \AddressForRAM[4] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[4] .is_wysiwyg = "true";
defparam \AddressForRAM[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N15
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( AddressForRAM[5] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( AddressForRAM[5] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!AddressForRAM[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N17
dffeas \AddressForRAM[5] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[5] .is_wysiwyg = "true";
defparam \AddressForRAM[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N18
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( AddressForRAM[6] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( AddressForRAM[6] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!AddressForRAM[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N20
dffeas \AddressForRAM[6] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[6] .is_wysiwyg = "true";
defparam \AddressForRAM[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N21
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( AddressForRAM[7] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( AddressForRAM[7] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!AddressForRAM[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N23
dffeas \AddressForRAM[7] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[7] .is_wysiwyg = "true";
defparam \AddressForRAM[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N24
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( AddressForRAM[8] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( AddressForRAM[8] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!AddressForRAM[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N26
dffeas \AddressForRAM[8] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[8] .is_wysiwyg = "true";
defparam \AddressForRAM[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N27
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( AddressForRAM[9] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( AddressForRAM[9] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!AddressForRAM[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N29
dffeas \AddressForRAM[9] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[9] .is_wysiwyg = "true";
defparam \AddressForRAM[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N30
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( AddressForRAM[10] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( AddressForRAM[10] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!AddressForRAM[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N32
dffeas \AddressForRAM[10] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[10] .is_wysiwyg = "true";
defparam \AddressForRAM[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N33
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( AddressForRAM[11] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( AddressForRAM[11] ) + ( GND ) + ( \Add0~50  ))

	.dataa(!AddressForRAM[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N35
dffeas \AddressForRAM[11] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[11] .is_wysiwyg = "true";
defparam \AddressForRAM[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N36
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( AddressForRAM[12] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( AddressForRAM[12] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!AddressForRAM[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N38
dffeas \AddressForRAM[12] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[12] .is_wysiwyg = "true";
defparam \AddressForRAM[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N39
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( AddressForRAM[13] ) + ( GND ) + ( \Add0~58  ))
// \Add0~6  = CARRY(( AddressForRAM[13] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!AddressForRAM[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N41
dffeas \AddressForRAM[13] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[13] .is_wysiwyg = "true";
defparam \AddressForRAM[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N42
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( AddressForRAM[14] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!AddressForRAM[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N44
dffeas \AddressForRAM[14] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressForRAM[7]~3_combout ),
	.sload(gnd),
	.ena(\AddressForRAM[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressForRAM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressForRAM[14] .is_wysiwyg = "true";
defparam \AddressForRAM[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y40_N22
dffeas \comb_402|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(AddressForRAM[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_402|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \comb_402|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y40_N53
dffeas \comb_402|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_402|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \comb_402|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N24
cyclonev_lcell_comb \ActionWritenToBuffer~0 (
// Equation(s):
// \ActionWritenToBuffer~0_combout  = ( \AddressForRAM~1_combout  & ( (!\always0~7_combout  & ((\ActionWritenToBuffer~q ) # (\AddressForRAM~0_combout ))) ) ) # ( !\AddressForRAM~1_combout  & ( (!\always0~7_combout  & (((\ActionWritenToBuffer~q ) # 
// (\AddressForRAM~2_combout )) # (\AddressForRAM~0_combout ))) ) )

	.dataa(!\AddressForRAM~0_combout ),
	.datab(!\AddressForRAM~2_combout ),
	.datac(!\always0~7_combout ),
	.datad(!\ActionWritenToBuffer~q ),
	.datae(gnd),
	.dataf(!\AddressForRAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ActionWritenToBuffer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ActionWritenToBuffer~0 .extended_lut = "off";
defparam \ActionWritenToBuffer~0 .lut_mask = 64'h70F070F050F050F0;
defparam \ActionWritenToBuffer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N26
dffeas ActionWritenToBuffer(
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\ActionWritenToBuffer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ActionWritenToBuffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam ActionWritenToBuffer.is_wysiwyg = "true";
defparam ActionWritenToBuffer.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N45
cyclonev_lcell_comb \comb_402|altsyncram_component|auto_generated|decode3|w_anode223w[2] (
// Equation(s):
// \comb_402|altsyncram_component|auto_generated|decode3|w_anode223w [2] = ( !AddressForRAM[14] & ( !AddressForRAM[13] & ( \ActionWritenToBuffer~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ActionWritenToBuffer~q ),
	.datae(!AddressForRAM[14]),
	.dataf(!AddressForRAM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_402|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|decode3|w_anode223w[2] .extended_lut = "off";
defparam \comb_402|altsyncram_component|auto_generated|decode3|w_anode223w[2] .lut_mask = 64'h00FF000000000000;
defparam \comb_402|altsyncram_component|auto_generated|decode3|w_anode223w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N48
cyclonev_lcell_comb \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w[2] (
// Equation(s):
// \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w [2] = ( !AddressForRAM[14] & ( !AddressForRAM[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!AddressForRAM[14]),
	.dataf(!AddressForRAM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w[2] .extended_lut = "off";
defparam \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w[2] .lut_mask = 64'hFFFF000000000000;
defparam \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N41
cyclonev_io_ibuf \ImageBus[1]~input (
	.i(ImageBus[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ImageBus[1]~input_o ));
// synopsys translate_off
defparam \ImageBus[1]~input .bus_hold = "false";
defparam \ImageBus[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y41_N27
cyclonev_lcell_comb \RedPixcel[1]~feeder (
// Equation(s):
// \RedPixcel[1]~feeder_combout  = ( \ImageBus[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ImageBus[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RedPixcel[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RedPixcel[1]~feeder .extended_lut = "off";
defparam \RedPixcel[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RedPixcel[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N24
cyclonev_lcell_comb \always0~14 (
// Equation(s):
// \always0~14_combout  = ( \State.0011~q  & ( (\HREF~input_o  & !\VSYNC~input_o ) ) )

	.dataa(gnd),
	.datab(!\HREF~input_o ),
	.datac(!\VSYNC~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\State.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~14 .extended_lut = "off";
defparam \always0~14 .lut_mask = 64'h0000000030303030;
defparam \always0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y41_N29
dffeas \RedPixcel[1] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\RedPixcel[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RedPixcel[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RedPixcel[1] .is_wysiwyg = "true";
defparam \RedPixcel[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y37_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[1]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N54
cyclonev_lcell_comb \comb_402|altsyncram_component|auto_generated|decode3|w_anode244w[2] (
// Equation(s):
// \comb_402|altsyncram_component|auto_generated|decode3|w_anode244w [2] = ( !AddressForRAM[13] & ( (\ActionWritenToBuffer~q  & AddressForRAM[14]) ) )

	.dataa(!\ActionWritenToBuffer~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!AddressForRAM[14]),
	.datae(gnd),
	.dataf(!AddressForRAM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_402|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|decode3|w_anode244w[2] .extended_lut = "off";
defparam \comb_402|altsyncram_component|auto_generated|decode3|w_anode244w[2] .lut_mask = 64'h0055005500000000;
defparam \comb_402|altsyncram_component|auto_generated|decode3|w_anode244w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N0
cyclonev_lcell_comb \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1 (
// Equation(s):
// \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout  = ( !AddressForRAM[13] & ( AddressForRAM[14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!AddressForRAM[14]),
	.datae(gnd),
	.dataf(!AddressForRAM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1 .extended_lut = "off";
defparam \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1 .lut_mask = 64'h00FF00FF00000000;
defparam \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y38_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[1]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N57
cyclonev_lcell_comb \comb_402|altsyncram_component|auto_generated|decode3|w_anode252w[2] (
// Equation(s):
// \comb_402|altsyncram_component|auto_generated|decode3|w_anode252w [2] = ( AddressForRAM[13] & ( (\ActionWritenToBuffer~q  & AddressForRAM[14]) ) )

	.dataa(!\ActionWritenToBuffer~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!AddressForRAM[14]),
	.datae(gnd),
	.dataf(!AddressForRAM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_402|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|decode3|w_anode252w[2] .extended_lut = "off";
defparam \comb_402|altsyncram_component|auto_generated|decode3|w_anode252w[2] .lut_mask = 64'h0000000000550055;
defparam \comb_402|altsyncram_component|auto_generated|decode3|w_anode252w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N48
cyclonev_lcell_comb \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2 (
// Equation(s):
// \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout  = (AddressForRAM[13] & AddressForRAM[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(!AddressForRAM[13]),
	.datad(!AddressForRAM[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2 .extended_lut = "off";
defparam \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2 .lut_mask = 64'h000F000F000F000F;
defparam \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[1]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N27
cyclonev_lcell_comb \comb_402|altsyncram_component|auto_generated|decode3|w_anode236w[2] (
// Equation(s):
// \comb_402|altsyncram_component|auto_generated|decode3|w_anode236w [2] = ( \ActionWritenToBuffer~q  & ( (AddressForRAM[13] & !AddressForRAM[14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AddressForRAM[13]),
	.datad(!AddressForRAM[14]),
	.datae(gnd),
	.dataf(!\ActionWritenToBuffer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_402|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|decode3|w_anode236w[2] .extended_lut = "off";
defparam \comb_402|altsyncram_component|auto_generated|decode3|w_anode236w[2] .lut_mask = 64'h000000000F000F00;
defparam \comb_402|altsyncram_component|auto_generated|decode3|w_anode236w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N6
cyclonev_lcell_comb \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0 (
// Equation(s):
// \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout  = ( !AddressForRAM[14] & ( AddressForRAM[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!AddressForRAM[14]),
	.dataf(!AddressForRAM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0 .extended_lut = "off";
defparam \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y39_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[1]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X35_Y40_N52
dffeas \comb_402|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(AddressForRAM[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_402|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \comb_402|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N44
dffeas \comb_402|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_402|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \comb_402|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N51
cyclonev_lcell_comb \Buffer~2 (
// Equation(s):
// \Buffer~2_combout  = ( \comb_402|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\comb_402|altsyncram_component|auto_generated|ram_block1a25~portadataout ) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & \comb_402|altsyncram_component|auto_generated|ram_block1a25~portadataout ) ) ) ) # ( \comb_402|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\comb_402|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\comb_402|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) ) ) )

	.dataa(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\comb_402|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(!\comb_402|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(!\comb_402|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datae(!\comb_402|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Buffer~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Buffer~2 .extended_lut = "off";
defparam \Buffer~2 .lut_mask = 64'h272727270055AAFF;
defparam \Buffer~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N33
cyclonev_lcell_comb \always0~12 (
// Equation(s):
// \always0~12_combout  = ( !\comb_400|dataIN [5] & ( \always0~11_combout  & ( (!\comb_400|dataIN [1] & (\always0~10_combout  & \State.0111~q )) ) ) )

	.dataa(!\comb_400|dataIN [1]),
	.datab(!\always0~10_combout ),
	.datac(gnd),
	.datad(!\State.0111~q ),
	.datae(!\comb_400|dataIN [5]),
	.dataf(!\always0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~12 .extended_lut = "off";
defparam \always0~12 .lut_mask = 64'h0000000000220000;
defparam \always0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y39_N52
dffeas \Buffer[1] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Buffer~2_combout ),
	.asdata(AddressForRAM[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~12_combout ),
	.ena(\Buffer[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[1] .is_wysiwyg = "true";
defparam \Buffer[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N41
cyclonev_io_ibuf \ImageBus[2]~input (
	.i(ImageBus[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ImageBus[2]~input_o ));
// synopsys translate_off
defparam \ImageBus[2]~input .bus_hold = "false";
defparam \ImageBus[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y43_N3
cyclonev_lcell_comb \RedPixcel[2]~feeder (
// Equation(s):
// \RedPixcel[2]~feeder_combout  = ( \ImageBus[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ImageBus[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RedPixcel[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RedPixcel[2]~feeder .extended_lut = "off";
defparam \RedPixcel[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RedPixcel[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y43_N5
dffeas \RedPixcel[2] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\RedPixcel[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RedPixcel[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RedPixcel[2] .is_wysiwyg = "true";
defparam \RedPixcel[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y36_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[2]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y38_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[2]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[2]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y42_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[2]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N0
cyclonev_lcell_comb \Buffer~3 (
// Equation(s):
// \Buffer~3_combout  = ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \comb_402|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\comb_402|altsyncram_component|auto_generated|ram_block1a10~portadataout ) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \comb_402|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\comb_402|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) ) ) ) # ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\comb_402|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (\comb_402|altsyncram_component|auto_generated|ram_block1a10~portadataout  & !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\comb_402|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\comb_402|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) ) ) )

	.dataa(!\comb_402|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(!\comb_402|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\comb_402|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\comb_402|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Buffer~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Buffer~3 .extended_lut = "off";
defparam \Buffer~3 .lut_mask = 64'h303F5050303F5F5F;
defparam \Buffer~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y40_N2
dffeas \Buffer[2] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Buffer~3_combout ),
	.asdata(AddressForRAM[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~12_combout ),
	.ena(\Buffer[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[2] .is_wysiwyg = "true";
defparam \Buffer[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N1
cyclonev_io_ibuf \ImageBus[3]~input (
	.i(ImageBus[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ImageBus[3]~input_o ));
// synopsys translate_off
defparam \ImageBus[3]~input .bus_hold = "false";
defparam \ImageBus[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N30
cyclonev_lcell_comb \RedPixcel[3]~feeder (
// Equation(s):
// \RedPixcel[3]~feeder_combout  = ( \ImageBus[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ImageBus[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RedPixcel[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RedPixcel[3]~feeder .extended_lut = "off";
defparam \RedPixcel[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RedPixcel[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N32
dffeas \RedPixcel[3] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\RedPixcel[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RedPixcel[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RedPixcel[3] .is_wysiwyg = "true";
defparam \RedPixcel[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y35_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[3]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y40_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[3]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[3]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[3]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N48
cyclonev_lcell_comb \Buffer~4 (
// Equation(s):
// \Buffer~4_combout  = ( \comb_402|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\comb_402|altsyncram_component|auto_generated|ram_block1a11~portadataout ) # 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & \comb_402|altsyncram_component|auto_generated|ram_block1a11~portadataout ) ) ) ) # ( \comb_402|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\comb_402|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\comb_402|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) ) ) )

	.dataa(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\comb_402|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(!\comb_402|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\comb_402|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(!\comb_402|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Buffer~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Buffer~4 .extended_lut = "off";
defparam \Buffer~4 .lut_mask = 64'h227722770A0A5F5F;
defparam \Buffer~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y40_N50
dffeas \Buffer[3] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Buffer~4_combout ),
	.asdata(AddressForRAM[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~12_combout ),
	.ena(\Buffer[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[3] .is_wysiwyg = "true";
defparam \Buffer[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N18
cyclonev_io_ibuf \ImageBus[4]~input (
	.i(ImageBus[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ImageBus[4]~input_o ));
// synopsys translate_off
defparam \ImageBus[4]~input .bus_hold = "false";
defparam \ImageBus[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y41_N26
dffeas \RedPixcel[4] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ImageBus[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RedPixcel[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RedPixcel[4] .is_wysiwyg = "true";
defparam \RedPixcel[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y39_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[4]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y37_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[4]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[4]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y40_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[4]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N6
cyclonev_lcell_comb \Buffer~5 (
// Equation(s):
// \Buffer~5_combout  = ( \comb_402|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\comb_402|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\comb_402|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( 
// !\comb_402|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\comb_402|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\comb_402|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( 
// \comb_402|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\comb_402|altsyncram_component|auto_generated|ram_block1a20~portadataout ) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & \comb_402|altsyncram_component|auto_generated|ram_block1a20~portadataout ) ) ) )

	.dataa(!\comb_402|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(!\comb_402|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\comb_402|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\comb_402|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Buffer~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Buffer~5 .extended_lut = "off";
defparam \Buffer~5 .lut_mask = 64'h000FF0FF53535353;
defparam \Buffer~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y40_N7
dffeas \Buffer[4] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Buffer~5_combout ),
	.asdata(AddressForRAM[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~12_combout ),
	.ena(\Buffer[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[4] .is_wysiwyg = "true";
defparam \Buffer[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N92
cyclonev_io_ibuf \ImageBus[5]~input (
	.i(ImageBus[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ImageBus[5]~input_o ));
// synopsys translate_off
defparam \ImageBus[5]~input .bus_hold = "false";
defparam \ImageBus[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y43_N33
cyclonev_lcell_comb \RedPixcel[5]~feeder (
// Equation(s):
// \RedPixcel[5]~feeder_combout  = ( \ImageBus[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ImageBus[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RedPixcel[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RedPixcel[5]~feeder .extended_lut = "off";
defparam \RedPixcel[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RedPixcel[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y43_N35
dffeas \RedPixcel[5] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\RedPixcel[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RedPixcel[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RedPixcel[5] .is_wysiwyg = "true";
defparam \RedPixcel[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y41_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[5]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y41_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[5]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[5]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y44_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[5]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N12
cyclonev_lcell_comb \Buffer~6 (
// Equation(s):
// \Buffer~6_combout  = ( \comb_402|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \comb_402|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\comb_402|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\comb_402|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \comb_402|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\comb_402|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & (\comb_402|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( 
// \comb_402|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\comb_402|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\comb_402|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\comb_402|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// !\comb_402|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\comb_402|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) )

	.dataa(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\comb_402|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(!\comb_402|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(!\comb_402|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\comb_402|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Buffer~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Buffer~6 .extended_lut = "off";
defparam \Buffer~6 .lut_mask = 64'h0123456789ABCDEF;
defparam \Buffer~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N14
dffeas \Buffer[5] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Buffer~6_combout ),
	.asdata(AddressForRAM[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~12_combout ),
	.ena(\Buffer[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[5] .is_wysiwyg = "true";
defparam \Buffer[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N35
cyclonev_io_ibuf \ImageBus[6]~input (
	.i(ImageBus[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ImageBus[6]~input_o ));
// synopsys translate_off
defparam \ImageBus[6]~input .bus_hold = "false";
defparam \ImageBus[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y43_N48
cyclonev_lcell_comb \RedPixcel[6]~feeder (
// Equation(s):
// \RedPixcel[6]~feeder_combout  = ( \ImageBus[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ImageBus[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RedPixcel[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RedPixcel[6]~feeder .extended_lut = "off";
defparam \RedPixcel[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RedPixcel[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y43_N50
dffeas \RedPixcel[6] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\RedPixcel[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RedPixcel[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RedPixcel[6] .is_wysiwyg = "true";
defparam \RedPixcel[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[6]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y41_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[6]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[6]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[6]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N12
cyclonev_lcell_comb \Buffer~7 (
// Equation(s):
// \Buffer~7_combout  = ( \comb_402|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\comb_402|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|ram_block1a30~portadataout )) ) ) ) # ( 
// !\comb_402|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\comb_402|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|ram_block1a30~portadataout )) ) ) ) # ( 
// \comb_402|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\comb_402|altsyncram_component|auto_generated|ram_block1a22~portadataout ) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & \comb_402|altsyncram_component|auto_generated|ram_block1a22~portadataout ) ) ) )

	.dataa(!\comb_402|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(!\comb_402|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\comb_402|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datae(!\comb_402|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Buffer~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Buffer~7 .extended_lut = "off";
defparam \Buffer~7 .lut_mask = 64'h000FF0FF35353535;
defparam \Buffer~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y40_N14
dffeas \Buffer[6] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Buffer~7_combout ),
	.asdata(AddressForRAM[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~12_combout ),
	.ena(\Buffer[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[6] .is_wysiwyg = "true";
defparam \Buffer[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N18
cyclonev_io_ibuf \ImageBus[7]~input (
	.i(ImageBus[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ImageBus[7]~input_o ));
// synopsys translate_off
defparam \ImageBus[7]~input .bus_hold = "false";
defparam \ImageBus[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y41_N53
dffeas \RedPixcel[7] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ImageBus[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RedPixcel[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RedPixcel[7] .is_wysiwyg = "true";
defparam \RedPixcel[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y39_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[7]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[7]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y42_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[7]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[7]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N0
cyclonev_lcell_comb \Buffer~8 (
// Equation(s):
// \Buffer~8_combout  = ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \comb_402|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\comb_402|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \comb_402|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\comb_402|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\comb_402|altsyncram_component|auto_generated|ram_block1a23~portadataout )) ) ) ) # ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\comb_402|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// (\comb_402|altsyncram_component|auto_generated|ram_block1a15~portadataout  & !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\comb_402|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\comb_402|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|ram_block1a23~portadataout )) ) ) )

	.dataa(!\comb_402|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(!\comb_402|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\comb_402|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\comb_402|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Buffer~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Buffer~8 .extended_lut = "off";
defparam \Buffer~8 .lut_mask = 64'h0F3355000F3355FF;
defparam \Buffer~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N2
dffeas \Buffer[7] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Buffer~8_combout ),
	.asdata(AddressForRAM[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~12_combout ),
	.ena(\Buffer[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[7] .is_wysiwyg = "true";
defparam \Buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N54
cyclonev_lcell_comb \comb_400|shiftRegTX~9 (
// Equation(s):
// \comb_400|shiftRegTX~9_combout  = ( \comb_400|shiftRegTX [7] & ( \comb_400|always0~0_combout  & ( (!\comb_400|Equal6~0_combout  & (((!\comb_400|dataCounterTX~2_combout ) # (Buffer[7])))) # (\comb_400|Equal6~0_combout  & (\comb_400|shiftRegTX[0]~0_combout  
// & (Buffer[7]))) ) ) ) # ( !\comb_400|shiftRegTX [7] & ( \comb_400|always0~0_combout  & ( (Buffer[7] & ((!\comb_400|Equal6~0_combout  & ((\comb_400|dataCounterTX~2_combout ))) # (\comb_400|Equal6~0_combout  & (\comb_400|shiftRegTX[0]~0_combout )))) ) ) ) # 
// ( \comb_400|shiftRegTX [7] & ( !\comb_400|always0~0_combout  & ( ((!\comb_400|dataCounterTX~2_combout  & ((!\comb_400|Equal6~0_combout ) # (!\comb_400|shiftRegTX[0]~0_combout )))) # (Buffer[7]) ) ) ) # ( !\comb_400|shiftRegTX [7] & ( 
// !\comb_400|always0~0_combout  & ( (Buffer[7] & (((\comb_400|Equal6~0_combout  & \comb_400|shiftRegTX[0]~0_combout )) # (\comb_400|dataCounterTX~2_combout ))) ) ) )

	.dataa(!\comb_400|Equal6~0_combout ),
	.datab(!\comb_400|shiftRegTX[0]~0_combout ),
	.datac(!Buffer[7]),
	.datad(!\comb_400|dataCounterTX~2_combout ),
	.datae(!\comb_400|shiftRegTX [7]),
	.dataf(!\comb_400|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|shiftRegTX~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|shiftRegTX~9 .extended_lut = "off";
defparam \comb_400|shiftRegTX~9 .lut_mask = 64'h010FEF0F010BAB0B;
defparam \comb_400|shiftRegTX~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N55
dffeas \comb_400|shiftRegTX[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|shiftRegTX~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|shiftRegTX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|shiftRegTX[7] .is_wysiwyg = "true";
defparam \comb_400|shiftRegTX[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N51
cyclonev_lcell_comb \comb_400|shiftRegTX~8 (
// Equation(s):
// \comb_400|shiftRegTX~8_combout  = ( Buffer[6] & ( \comb_400|shiftRegTX [7] ) ) # ( !Buffer[6] & ( \comb_400|shiftRegTX [7] & ( (\comb_400|always0~0_combout  & (\comb_400|Equal6~0_combout  & ((!\ActionTransmitByteUART~q ) # (!\comb_400|Equal9~0_combout 
// )))) ) ) ) # ( Buffer[6] & ( !\comb_400|shiftRegTX [7] & ( (!\comb_400|always0~0_combout ) # ((!\comb_400|Equal6~0_combout ) # ((\ActionTransmitByteUART~q  & \comb_400|Equal9~0_combout ))) ) ) )

	.dataa(!\ActionTransmitByteUART~q ),
	.datab(!\comb_400|Equal9~0_combout ),
	.datac(!\comb_400|always0~0_combout ),
	.datad(!\comb_400|Equal6~0_combout ),
	.datae(!Buffer[6]),
	.dataf(!\comb_400|shiftRegTX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|shiftRegTX~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|shiftRegTX~8 .extended_lut = "off";
defparam \comb_400|shiftRegTX~8 .lut_mask = 64'h0000FFF1000EFFFF;
defparam \comb_400|shiftRegTX~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N36
cyclonev_lcell_comb \comb_400|shiftRegTX[0]~2 (
// Equation(s):
// \comb_400|shiftRegTX[0]~2_combout  = ( \comb_400|shiftRegTX[0]~0_combout  & ( ((\comb_400|dataCounterTX~5_combout  & !\comb_400|Equal6~1_combout )) # (\comb_400|Equal6~0_combout ) ) ) # ( !\comb_400|shiftRegTX[0]~0_combout  & ( 
// (!\comb_400|Equal6~0_combout  & (\comb_400|dataCounterTX~5_combout  & (!\comb_400|Equal6~1_combout ))) # (\comb_400|Equal6~0_combout  & (((\comb_400|always0~0_combout )))) ) )

	.dataa(!\comb_400|Equal6~0_combout ),
	.datab(!\comb_400|dataCounterTX~5_combout ),
	.datac(!\comb_400|Equal6~1_combout ),
	.datad(!\comb_400|always0~0_combout ),
	.datae(gnd),
	.dataf(!\comb_400|shiftRegTX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|shiftRegTX[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|shiftRegTX[0]~2 .extended_lut = "off";
defparam \comb_400|shiftRegTX[0]~2 .lut_mask = 64'h2075207575757575;
defparam \comb_400|shiftRegTX[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N53
dffeas \comb_400|shiftRegTX[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|shiftRegTX~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_400|shiftRegTX[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|shiftRegTX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|shiftRegTX[6] .is_wysiwyg = "true";
defparam \comb_400|shiftRegTX[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N48
cyclonev_lcell_comb \comb_400|shiftRegTX~7 (
// Equation(s):
// \comb_400|shiftRegTX~7_combout  = ( Buffer[5] & ( \comb_400|shiftRegTX [6] ) ) # ( !Buffer[5] & ( \comb_400|shiftRegTX [6] & ( (\comb_400|Equal6~0_combout  & (\comb_400|always0~0_combout  & ((!\ActionTransmitByteUART~q ) # (!\comb_400|Equal9~0_combout 
// )))) ) ) ) # ( Buffer[5] & ( !\comb_400|shiftRegTX [6] & ( (!\comb_400|Equal6~0_combout ) # ((!\comb_400|always0~0_combout ) # ((\ActionTransmitByteUART~q  & \comb_400|Equal9~0_combout ))) ) ) )

	.dataa(!\ActionTransmitByteUART~q ),
	.datab(!\comb_400|Equal9~0_combout ),
	.datac(!\comb_400|Equal6~0_combout ),
	.datad(!\comb_400|always0~0_combout ),
	.datae(!Buffer[5]),
	.dataf(!\comb_400|shiftRegTX [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|shiftRegTX~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|shiftRegTX~7 .extended_lut = "off";
defparam \comb_400|shiftRegTX~7 .lut_mask = 64'h0000FFF1000EFFFF;
defparam \comb_400|shiftRegTX~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N50
dffeas \comb_400|shiftRegTX[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|shiftRegTX~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_400|shiftRegTX[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|shiftRegTX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|shiftRegTX[5] .is_wysiwyg = "true";
defparam \comb_400|shiftRegTX[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N21
cyclonev_lcell_comb \comb_400|shiftRegTX~6 (
// Equation(s):
// \comb_400|shiftRegTX~6_combout  = ( Buffer[4] & ( \comb_400|shiftRegTX [5] ) ) # ( !Buffer[4] & ( \comb_400|shiftRegTX [5] & ( (\comb_400|always0~0_combout  & (\comb_400|Equal6~0_combout  & ((!\ActionTransmitByteUART~q ) # (!\comb_400|Equal9~0_combout 
// )))) ) ) ) # ( Buffer[4] & ( !\comb_400|shiftRegTX [5] & ( (!\comb_400|always0~0_combout ) # ((!\comb_400|Equal6~0_combout ) # ((\ActionTransmitByteUART~q  & \comb_400|Equal9~0_combout ))) ) ) )

	.dataa(!\ActionTransmitByteUART~q ),
	.datab(!\comb_400|always0~0_combout ),
	.datac(!\comb_400|Equal9~0_combout ),
	.datad(!\comb_400|Equal6~0_combout ),
	.datae(!Buffer[4]),
	.dataf(!\comb_400|shiftRegTX [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|shiftRegTX~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|shiftRegTX~6 .extended_lut = "off";
defparam \comb_400|shiftRegTX~6 .lut_mask = 64'h0000FFCD0032FFFF;
defparam \comb_400|shiftRegTX~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N22
dffeas \comb_400|shiftRegTX[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|shiftRegTX~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_400|shiftRegTX[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|shiftRegTX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|shiftRegTX[4] .is_wysiwyg = "true";
defparam \comb_400|shiftRegTX[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N18
cyclonev_lcell_comb \comb_400|shiftRegTX~5 (
// Equation(s):
// \comb_400|shiftRegTX~5_combout  = ( Buffer[3] & ( \comb_400|shiftRegTX [4] ) ) # ( !Buffer[3] & ( \comb_400|shiftRegTX [4] & ( (\comb_400|always0~0_combout  & (\comb_400|Equal6~0_combout  & ((!\ActionTransmitByteUART~q ) # (!\comb_400|Equal9~0_combout 
// )))) ) ) ) # ( Buffer[3] & ( !\comb_400|shiftRegTX [4] & ( (!\comb_400|always0~0_combout ) # ((!\comb_400|Equal6~0_combout ) # ((\ActionTransmitByteUART~q  & \comb_400|Equal9~0_combout ))) ) ) )

	.dataa(!\ActionTransmitByteUART~q ),
	.datab(!\comb_400|always0~0_combout ),
	.datac(!\comb_400|Equal6~0_combout ),
	.datad(!\comb_400|Equal9~0_combout ),
	.datae(!Buffer[3]),
	.dataf(!\comb_400|shiftRegTX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|shiftRegTX~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|shiftRegTX~5 .extended_lut = "off";
defparam \comb_400|shiftRegTX~5 .lut_mask = 64'h0000FCFD0302FFFF;
defparam \comb_400|shiftRegTX~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N19
dffeas \comb_400|shiftRegTX[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|shiftRegTX~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_400|shiftRegTX[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|shiftRegTX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|shiftRegTX[3] .is_wysiwyg = "true";
defparam \comb_400|shiftRegTX[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N45
cyclonev_lcell_comb \comb_400|shiftRegTX~4 (
// Equation(s):
// \comb_400|shiftRegTX~4_combout  = ( Buffer[2] & ( \comb_400|shiftRegTX [3] ) ) # ( !Buffer[2] & ( \comb_400|shiftRegTX [3] & ( (\comb_400|Equal6~0_combout  & (\comb_400|always0~0_combout  & ((!\comb_400|Equal9~0_combout ) # (!\ActionTransmitByteUART~q 
// )))) ) ) ) # ( Buffer[2] & ( !\comb_400|shiftRegTX [3] & ( (!\comb_400|Equal6~0_combout ) # ((!\comb_400|always0~0_combout ) # ((\comb_400|Equal9~0_combout  & \ActionTransmitByteUART~q ))) ) ) )

	.dataa(!\comb_400|Equal6~0_combout ),
	.datab(!\comb_400|Equal9~0_combout ),
	.datac(!\comb_400|always0~0_combout ),
	.datad(!\ActionTransmitByteUART~q ),
	.datae(!Buffer[2]),
	.dataf(!\comb_400|shiftRegTX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|shiftRegTX~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|shiftRegTX~4 .extended_lut = "off";
defparam \comb_400|shiftRegTX~4 .lut_mask = 64'h0000FAFB0504FFFF;
defparam \comb_400|shiftRegTX~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N46
dffeas \comb_400|shiftRegTX[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|shiftRegTX~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_400|shiftRegTX[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|shiftRegTX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|shiftRegTX[2] .is_wysiwyg = "true";
defparam \comb_400|shiftRegTX[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N42
cyclonev_lcell_comb \comb_400|shiftRegTX~3 (
// Equation(s):
// \comb_400|shiftRegTX~3_combout  = ( Buffer[1] & ( \comb_400|shiftRegTX [2] ) ) # ( !Buffer[1] & ( \comb_400|shiftRegTX [2] & ( (\comb_400|Equal6~0_combout  & (\comb_400|always0~0_combout  & ((!\comb_400|Equal9~0_combout ) # (!\ActionTransmitByteUART~q 
// )))) ) ) ) # ( Buffer[1] & ( !\comb_400|shiftRegTX [2] & ( (!\comb_400|Equal6~0_combout ) # ((!\comb_400|always0~0_combout ) # ((\comb_400|Equal9~0_combout  & \ActionTransmitByteUART~q ))) ) ) )

	.dataa(!\comb_400|Equal6~0_combout ),
	.datab(!\comb_400|Equal9~0_combout ),
	.datac(!\ActionTransmitByteUART~q ),
	.datad(!\comb_400|always0~0_combout ),
	.datae(!Buffer[1]),
	.dataf(!\comb_400|shiftRegTX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|shiftRegTX~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|shiftRegTX~3 .extended_lut = "off";
defparam \comb_400|shiftRegTX~3 .lut_mask = 64'h0000FFAB0054FFFF;
defparam \comb_400|shiftRegTX~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N43
dffeas \comb_400|shiftRegTX[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|shiftRegTX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_400|shiftRegTX[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|shiftRegTX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|shiftRegTX[1] .is_wysiwyg = "true";
defparam \comb_400|shiftRegTX[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N18
cyclonev_io_ibuf \ImageBus[0]~input (
	.i(ImageBus[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ImageBus[0]~input_o ));
// synopsys translate_off
defparam \ImageBus[0]~input .bus_hold = "false";
defparam \ImageBus[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N42
cyclonev_lcell_comb \RedPixcel[0]~feeder (
// Equation(s):
// \RedPixcel[0]~feeder_combout  = ( \ImageBus[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ImageBus[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RedPixcel[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RedPixcel[0]~feeder .extended_lut = "off";
defparam \RedPixcel[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RedPixcel[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N44
dffeas \RedPixcel[0] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\RedPixcel[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RedPixcel[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RedPixcel[0] .is_wysiwyg = "true";
defparam \RedPixcel[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y41_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[0]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y40_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[0]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y43_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[0]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y40_N0
cyclonev_ram_block \comb_402|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\comb_402|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_402|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({RedPixcel[0]}),
	.portaaddr({AddressForRAM[12],AddressForRAM[11],AddressForRAM[10],AddressForRAM[9],AddressForRAM[8],AddressForRAM[7],AddressForRAM[6],AddressForRAM[5],AddressForRAM[4],AddressForRAM[3],AddressForRAM[2],AddressForRAM[1],AddressForRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_402|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAM_VideoBuffer:comb_402|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \comb_402|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N54
cyclonev_lcell_comb \Buffer~1 (
// Equation(s):
// \Buffer~1_combout  = ( \comb_402|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\comb_402|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|ram_block1a24~portadataout )) ) ) ) # ( 
// !\comb_402|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\comb_402|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & (\comb_402|altsyncram_component|auto_generated|ram_block1a24~portadataout )) ) ) ) # ( 
// \comb_402|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\comb_402|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # 
// (\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\comb_402|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1] & \comb_402|altsyncram_component|auto_generated|ram_block1a0~portadataout ) ) ) )

	.dataa(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\comb_402|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(!\comb_402|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(!\comb_402|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\comb_402|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\comb_402|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Buffer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Buffer~1 .extended_lut = "off";
defparam \Buffer~1 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \Buffer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y40_N55
dffeas \Buffer[0] (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\Buffer~1_combout ),
	.asdata(AddressForRAM[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~12_combout ),
	.ena(\Buffer[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[0] .is_wysiwyg = "true";
defparam \Buffer[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N30
cyclonev_lcell_comb \comb_400|shiftRegTX~1 (
// Equation(s):
// \comb_400|shiftRegTX~1_combout  = ( \comb_400|shiftRegTX [1] & ( Buffer[0] ) ) # ( !\comb_400|shiftRegTX [1] & ( Buffer[0] & ( (!\comb_400|always0~0_combout ) # ((!\comb_400|Equal6~0_combout ) # ((\ActionTransmitByteUART~q  & \comb_400|Equal9~0_combout 
// ))) ) ) ) # ( \comb_400|shiftRegTX [1] & ( !Buffer[0] & ( (\comb_400|always0~0_combout  & (\comb_400|Equal6~0_combout  & ((!\ActionTransmitByteUART~q ) # (!\comb_400|Equal9~0_combout )))) ) ) )

	.dataa(!\ActionTransmitByteUART~q ),
	.datab(!\comb_400|always0~0_combout ),
	.datac(!\comb_400|Equal6~0_combout ),
	.datad(!\comb_400|Equal9~0_combout ),
	.datae(!\comb_400|shiftRegTX [1]),
	.dataf(!Buffer[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|shiftRegTX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|shiftRegTX~1 .extended_lut = "off";
defparam \comb_400|shiftRegTX~1 .lut_mask = 64'h00000302FCFDFFFF;
defparam \comb_400|shiftRegTX~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N31
dffeas \comb_400|shiftRegTX[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|shiftRegTX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_400|shiftRegTX[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|shiftRegTX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|shiftRegTX[0] .is_wysiwyg = "true";
defparam \comb_400|shiftRegTX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N6
cyclonev_lcell_comb \comb_400|PinTX~0 (
// Equation(s):
// \comb_400|PinTX~0_combout  = ( \comb_400|dataCounterTX [1] & ( \comb_400|dataCounterTX [0] & ( (!\comb_400|dataCounterTX [3] & (((\comb_400|shiftRegTX [0])))) # (\comb_400|dataCounterTX [3] & (!\comb_400|PinTX~q  & (\comb_400|dataCounterTX[2]~DUPLICATE_q 
// ))) ) ) ) # ( !\comb_400|dataCounterTX [1] & ( \comb_400|dataCounterTX [0] & ( (!\comb_400|dataCounterTX[2]~DUPLICATE_q  & (((\comb_400|dataCounterTX [3] & \comb_400|shiftRegTX [0])))) # (\comb_400|dataCounterTX[2]~DUPLICATE_q  & 
// ((!\comb_400|dataCounterTX [3] & ((\comb_400|shiftRegTX [0]))) # (\comb_400|dataCounterTX [3] & (!\comb_400|PinTX~q )))) ) ) ) # ( \comb_400|dataCounterTX [1] & ( !\comb_400|dataCounterTX [0] & ( (!\comb_400|PinTX~q  & 
// ((!\comb_400|dataCounterTX[2]~DUPLICATE_q  $ (\comb_400|dataCounterTX [3])) # (\comb_400|shiftRegTX [0]))) # (\comb_400|PinTX~q  & (\comb_400|shiftRegTX [0] & (!\comb_400|dataCounterTX[2]~DUPLICATE_q  $ (!\comb_400|dataCounterTX [3])))) ) ) ) # ( 
// !\comb_400|dataCounterTX [1] & ( !\comb_400|dataCounterTX [0] & ( (!\comb_400|PinTX~q  & ((!\comb_400|dataCounterTX[2]~DUPLICATE_q  $ (\comb_400|dataCounterTX [3])) # (\comb_400|shiftRegTX [0]))) # (\comb_400|PinTX~q  & (\comb_400|shiftRegTX [0] & 
// (!\comb_400|dataCounterTX[2]~DUPLICATE_q  $ (!\comb_400|dataCounterTX [3])))) ) ) )

	.dataa(!\comb_400|PinTX~q ),
	.datab(!\comb_400|dataCounterTX[2]~DUPLICATE_q ),
	.datac(!\comb_400|dataCounterTX [3]),
	.datad(!\comb_400|shiftRegTX [0]),
	.datae(!\comb_400|dataCounterTX [1]),
	.dataf(!\comb_400|dataCounterTX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|PinTX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|PinTX~0 .extended_lut = "off";
defparam \comb_400|PinTX~0 .lut_mask = 64'h82BE82BE023E02F2;
defparam \comb_400|PinTX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N48
cyclonev_lcell_comb \comb_400|PinTX~1 (
// Equation(s):
// \comb_400|PinTX~1_combout  = ( \comb_400|dataCounterTX [2] & ( \comb_400|dataCounterTX [0] & ( !\comb_400|PinTX~0_combout  ) ) ) # ( !\comb_400|dataCounterTX [2] & ( \comb_400|dataCounterTX [0] & ( (!\comb_400|PinTX~0_combout  & 
// (((\ActionTransmitByteUART~q ) # (\comb_400|dataCounterTX [1])) # (\comb_400|dataCounterTX [3]))) ) ) ) # ( \comb_400|dataCounterTX [2] & ( !\comb_400|dataCounterTX [0] & ( !\comb_400|PinTX~0_combout  ) ) ) # ( !\comb_400|dataCounterTX [2] & ( 
// !\comb_400|dataCounterTX [0] & ( (!\comb_400|PinTX~0_combout  & ((!\comb_400|dataCounterTX [1]) # (\comb_400|dataCounterTX [3]))) ) ) )

	.dataa(!\comb_400|dataCounterTX [3]),
	.datab(!\comb_400|PinTX~0_combout ),
	.datac(!\comb_400|dataCounterTX [1]),
	.datad(!\ActionTransmitByteUART~q ),
	.datae(!\comb_400|dataCounterTX [2]),
	.dataf(!\comb_400|dataCounterTX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_400|PinTX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_400|PinTX~1 .extended_lut = "off";
defparam \comb_400|PinTX~1 .lut_mask = 64'hC4C4CCCC4CCCCCCC;
defparam \comb_400|PinTX~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N50
dffeas \comb_400|PinTX (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_400|PinTX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_400|Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_400|PinTX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_400|PinTX .is_wysiwyg = "true";
defparam \comb_400|PinTX .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\comb_401|mypll24mhz_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\comb_401|mypll24mhz_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "360.0 mhz";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 18;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 18;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 5;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 4;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\comb_401|mypll24mhz_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 8;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 7;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "24.0 mhz";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \comb_401|mypll24mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \comb_401|mypll24mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\comb_401|mypll24mhz_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\comb_401|mypll24mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \comb_401|mypll24mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \comb_401|mypll24mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N54
cyclonev_lcell_comb \debug~0 (
// Equation(s):
// \debug~0_combout  = ( \debug~reg0_q  & ( \always0~2_combout  & ( (\always0~4_combout  & !\always0~6_combout ) ) ) ) # ( !\debug~reg0_q  & ( \always0~2_combout  & ( !\always0~6_combout  ) ) ) # ( \debug~reg0_q  & ( !\always0~2_combout  & ( 
// !\always0~6_combout  ) ) ) # ( !\debug~reg0_q  & ( !\always0~2_combout  & ( (\always0~4_combout  & !\always0~6_combout ) ) ) )

	.dataa(!\always0~4_combout ),
	.datab(gnd),
	.datac(!\always0~6_combout ),
	.datad(gnd),
	.datae(!\debug~reg0_q ),
	.dataf(!\always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug~0 .extended_lut = "off";
defparam \debug~0 .lut_mask = 64'h5050F0F0F0F05050;
defparam \debug~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N55
dffeas \debug~reg0 (
	.clk(\PCLK~inputCLKENA0_outclk ),
	.d(\debug~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug~reg0 .is_wysiwyg = "true";
defparam \debug~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N27
cyclonev_lcell_comb WideOr1(
// Equation(s):
// \WideOr1~combout  = ( \State.0000~q  & ( \State.0100~q  ) ) # ( !\State.0000~q  & ( \State.0100~q  ) ) # ( \State.0000~q  & ( !\State.0100~q  & ( \State.0010~q  ) ) ) # ( !\State.0000~q  & ( !\State.0100~q  ) )

	.dataa(!\State.0010~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\State.0000~q ),
	.dataf(!\State.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr1.extended_lut = "off";
defparam WideOr1.lut_mask = 64'hFFFF5555FFFFFFFF;
defparam WideOr1.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N51
cyclonev_lcell_comb WideOr0(
// Equation(s):
// \WideOr0~combout  = ((!\State.0000~q ) # (\State.0100~q )) # (\State.0001~q )

	.dataa(!\State.0001~q ),
	.datab(gnd),
	.datac(!\State.0100~q ),
	.datad(!\State.0000~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr0.extended_lut = "off";
defparam WideOr0.lut_mask = 64'hFF5FFF5FFF5FFF5F;
defparam WideOr0.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N6
cyclonev_lcell_comb \debug2~2 (
// Equation(s):
// \debug2~2_combout  = ( \State.0111~q  & ( \State.0100~q  ) ) # ( !\State.0111~q  & ( \State.0100~q  ) ) # ( \State.0111~q  & ( !\State.0100~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\State.0111~q ),
	.dataf(!\State.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug2~2 .extended_lut = "off";
defparam \debug2~2 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \debug2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
