\BOOKMARK [-1][-]{part.1}{I PTLsim User's Guide}{}
\BOOKMARK [0][-]{chapter.1}{Introducing PTLsim}{part.1}
\BOOKMARK [1][-]{section.1.1}{Introducing PTLsim}{chapter.1}
\BOOKMARK [1][-]{section.1.2}{History}{chapter.1}
\BOOKMARK [1][-]{section.1.3}{Documentation Roadmap}{chapter.1}
\BOOKMARK [1][-]{section.1.4}{Additional Resources}{chapter.1}
\BOOKMARK [0][-]{chapter.2}{Getting Started with PTLsim}{part.1}
\BOOKMARK [1][-]{section.2.1}{Building PTLsim}{chapter.2}
\BOOKMARK [1][-]{section.2.2}{Running PTLsim}{chapter.2}
\BOOKMARK [1][-]{section.2.3}{Configuration Options}{chapter.2}
\BOOKMARK [0][-]{chapter.3}{PTLsim Internals}{part.1}
\BOOKMARK [1][-]{section.3.1}{Overview}{chapter.3}
\BOOKMARK [1][-]{section.3.2}{Common Libraries and Logic Design APIs}{chapter.3}
\BOOKMARK [2][-]{subsection.3.2.1}{General Purpose Macros}{section.3.2}
\BOOKMARK [2][-]{subsection.3.2.2}{Super Standard Template Library \(SuperSTL\)}{section.3.2}
\BOOKMARK [2][-]{subsection.3.2.3}{Logic Standard Template Library \(LogicSTL\)}{section.3.2}
\BOOKMARK [2][-]{subsection.3.2.4}{Miscellaneous Code}{section.3.2}
\BOOKMARK [1][-]{section.3.3}{Low Level Startup and Injection}{chapter.3}
\BOOKMARK [1][-]{section.3.4}{Simulator Startup}{chapter.3}
\BOOKMARK [1][-]{section.3.5}{Address Space Simulation}{chapter.3}
\BOOKMARK [1][-]{section.3.6}{Debugging Hints}{chapter.3}
\BOOKMARK [1][-]{section.3.7}{Timing Issues}{chapter.3}
\BOOKMARK [0][-]{chapter.4}{Statistics Collection and Control}{part.1}
\BOOKMARK [1][-]{section.4.1}{Using PTLstats to Analyze Statistics}{chapter.4}
\BOOKMARK [1][-]{section.4.2}{Statistics support in code}{chapter.4}
\BOOKMARK [1][-]{section.4.3}{PTLsim Calls From User Code}{chapter.4}
\BOOKMARK [1][-]{section.4.4}{Notes on Benchmarking Methodology}{chapter.4}
\BOOKMARK [1][-]{section.4.5}{Simulation Warmup Periods}{chapter.4}
\BOOKMARK [1][-]{section.4.6}{Performance and Statistical Counters}{chapter.4}
\BOOKMARK [0][-]{chapter.5}{x86 Instructions and Micro-Ops \(uops\)}{part.1}
\BOOKMARK [1][-]{section.5.1}{Micro-Ops \(uops\) and TransOps}{chapter.5}
\BOOKMARK [1][-]{section.5.2}{Descriptions of uops}{chapter.5}
\BOOKMARK [1][-]{section.5.3}{Simple Fast Path Instructions}{chapter.5}
\BOOKMARK [1][-]{section.5.4}{x86-64}{chapter.5}
\BOOKMARK [1][-]{section.5.5}{Operation Sizes}{chapter.5}
\BOOKMARK [1][-]{section.5.6}{Flags Management and Register Renaming}{chapter.5}
\BOOKMARK [1][-]{section.5.7}{Unaligned Loads and Stores}{chapter.5}
\BOOKMARK [1][-]{section.5.8}{Repeated String Operations}{chapter.5}
\BOOKMARK [1][-]{section.5.9}{Problem Instructions}{chapter.5}
\BOOKMARK [1][-]{section.5.10}{SSE Support}{chapter.5}
\BOOKMARK [1][-]{section.5.11}{x87 Floating Point}{chapter.5}
\BOOKMARK [1][-]{section.5.12}{Assists}{chapter.5}
\BOOKMARK [-1][-]{part.2}{II Out of Order Processor Model}{}
\BOOKMARK [0][-]{chapter.6}{Introduction}{part.2}
\BOOKMARK [0][-]{chapter.7}{Fetch Stage}{part.2}
\BOOKMARK [1][-]{section.7.1}{Instruction Fetching and the Basic Block Cache}{chapter.7}
\BOOKMARK [1][-]{section.7.2}{Fetch Queue}{chapter.7}
\BOOKMARK [0][-]{chapter.8}{Frontend and Key Structures}{part.2}
\BOOKMARK [1][-]{section.8.1}{Resource Allocation}{chapter.8}
\BOOKMARK [1][-]{section.8.2}{Reorder Buffer Entries}{chapter.8}
\BOOKMARK [2][-]{subsection.8.2.1}{ROB States}{section.8.2}
\BOOKMARK [1][-]{section.8.3}{Physical Registers}{chapter.8}
\BOOKMARK [2][-]{subsection.8.3.1}{Physical Registers}{section.8.3}
\BOOKMARK [2][-]{subsection.8.3.2}{Physical Register File}{section.8.3}
\BOOKMARK [2][-]{subsection.8.3.3}{Physical Register States}{section.8.3}
\BOOKMARK [1][-]{section.8.4}{Load Store Queue Entries}{chapter.8}
\BOOKMARK [2][-]{subsection.8.4.1}{Register Renaming}{section.8.4}
\BOOKMARK [2][-]{subsection.8.4.2}{External State}{section.8.4}
\BOOKMARK [1][-]{section.8.5}{Frontend Stages}{chapter.8}
\BOOKMARK [0][-]{chapter.9}{Scheduling, Dispatch and Issue}{part.2}
\BOOKMARK [1][-]{section.9.1}{Clustering and Issue Queue Configuration}{chapter.9}
\BOOKMARK [1][-]{section.9.2}{Cluster Selection}{chapter.9}
\BOOKMARK [1][-]{section.9.3}{Issue Queue Structure and Operation}{chapter.9}
\BOOKMARK [2][-]{subsection.9.3.1}{Implementation}{section.9.3}
\BOOKMARK [2][-]{subsection.9.3.2}{Other Designs}{section.9.3}
\BOOKMARK [1][-]{section.9.4}{Issue}{chapter.9}
\BOOKMARK [0][-]{chapter.10}{Speculation and Recovery}{part.2}
\BOOKMARK [1][-]{section.10.1}{Misspeculation Cases}{chapter.10}
\BOOKMARK [2][-]{subsection.10.1.1}{Branch Mispredictions}{section.10.1}
\BOOKMARK [2][-]{subsection.10.1.2}{Unaligned Loads and Stores and Aliased Stores}{section.10.1}
\BOOKMARK [1][-]{section.10.2}{Recovery}{chapter.10}
\BOOKMARK [0][-]{chapter.11}{Load Issue}{part.2}
\BOOKMARK [1][-]{section.11.1}{Issuing Loads}{chapter.11}
\BOOKMARK [1][-]{section.11.2}{Store Queue Check and Store Dependencies}{chapter.11}
\BOOKMARK [1][-]{section.11.3}{Data Extraction}{chapter.11}
\BOOKMARK [1][-]{section.11.4}{Cache Miss Handling}{chapter.11}
\BOOKMARK [0][-]{chapter.12}{Stores}{part.2}
\BOOKMARK [1][-]{section.12.1}{Store to Store Forwarding and Merging}{chapter.12}
\BOOKMARK [1][-]{section.12.2}{Split Phase Stores}{chapter.12}
\BOOKMARK [2][-]{subsection.12.2.1}{Load Queue Search \(Alias Check\)}{section.12.2}
\BOOKMARK [2][-]{subsection.12.2.2}{Store Queue Search \(Merge Check\)}{section.12.2}
\BOOKMARK [0][-]{chapter.13}{Forwarding, Wakeup and Writeback}{part.2}
\BOOKMARK [1][-]{section.13.1}{Forwarding and the Clustered Bypass Network}{chapter.13}
\BOOKMARK [1][-]{section.13.2}{Writeback}{chapter.13}
\BOOKMARK [0][-]{chapter.14}{Commitment}{part.2}
\BOOKMARK [1][-]{section.14.1}{Introduction}{chapter.14}
\BOOKMARK [1][-]{section.14.2}{Atomicity of x86 instructions}{chapter.14}
\BOOKMARK [1][-]{section.14.3}{Commitment}{chapter.14}
\BOOKMARK [1][-]{section.14.4}{Physical Register Recycling Complications}{chapter.14}
\BOOKMARK [2][-]{subsection.14.4.1}{Problem Scenarios}{section.14.4}
\BOOKMARK [2][-]{subsection.14.4.2}{Reference Counting}{section.14.4}
\BOOKMARK [2][-]{subsection.14.4.3}{Hardware Implementation}{section.14.4}
\BOOKMARK [1][-]{section.14.5}{Pipeline Flushes and Barriers}{chapter.14}
\BOOKMARK [0][-]{chapter.15}{Cache Hierarchy}{part.2}
\BOOKMARK [1][-]{section.15.1}{General Configurable Parameters}{chapter.15}
\BOOKMARK [1][-]{section.15.2}{Initiating a Cache Miss}{chapter.15}
\BOOKMARK [1][-]{section.15.3}{Filling a Cache Miss}{chapter.15}
\BOOKMARK [1][-]{section.15.4}{Translation Lookaside Buffers}{chapter.15}
\BOOKMARK [0][-]{chapter.16}{Branch Prediction}{part.2}
\BOOKMARK [1][-]{section.16.1}{Introduction}{chapter.16}
\BOOKMARK [1][-]{section.16.2}{Conditional Branch Predictor}{chapter.16}
\BOOKMARK [1][-]{section.16.3}{Branch Target Buffer}{chapter.16}
\BOOKMARK [1][-]{section.16.4}{Return Address Stack}{chapter.16}
\BOOKMARK [-1][-]{part.3}{III Appendices}{}
\BOOKMARK [0][-]{chapter.17}{PTLsim uop Reference}{part.3}
\BOOKMARK [0][-]{chapter.18}{Performance Counters}{part.3}
\BOOKMARK [1][-]{section.18.1}{General}{chapter.18}
\BOOKMARK [1][-]{section.18.2}{Out of Order Core}{chapter.18}
\BOOKMARK [1][-]{section.18.3}{Cache Subsystem}{chapter.18}
