Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 150947e48ee149479503517647a483eb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addOut [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sources_1/new/control_path.v:277]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.mmux
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.datamemory
Compiling module xil_defaultlib.EX_MEM_WB
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
