m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.2/modelsim_ase/win32aloem
vadc_ctrl
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 DXx4 work 12 rfsoc_config 0 22 <VH0lF@:6aZ3M`QJd`Q__3
DXx4 work 16 adc_ctrl_sv_unit 0 22 jFRV_UTY[nEiWcVNMg:5[1
Z2 !s110 1602439089
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 [hF^ibZQOJQfbnIo8S;AO0
IGBhh:A7DZj9RDGkf^[`?]3
!s105 adc_ctrl_sv_unit
S1
Z4 dD:/repos/RFSoC_Controller_V2/modelsim_project
Z5 w1602439080
Z6 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_ctrl.sv
Z7 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_ctrl.sv
!i122 301
L0 8 218
Z8 OV;L;2020.1_3;71
31
Z9 !s108 1602439089.000000
Z10 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_ctrl.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_ctrl.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
Xadc_ctrl_sv_unit
R0
R1
R2
VjFRV_UTY[nEiWcVNMg:5[1
r1
!s85 0
!i10b 1
!s100 ELRFmoniaPJoEDM;jj_Zc3
IjFRV_UTY[nEiWcVNMg:5[1
!i103 1
S1
R4
R5
R6
R7
!i122 301
Z14 L0 3 0
R8
31
R9
R10
R11
!i113 1
R12
R13
vadc_driver
R0
R1
DXx4 work 18 adc_driver_sv_unit 0 22 0jQ5C@D:o>c=9=2ZQW76X2
Z15 !s110 1602438593
R3
r1
!s85 0
!i10b 1
!s100 @S?zR<el7SV`DGkng7VDJ2
IFN>7Y7PUbNChB7ZAMNFM;2
!s105 adc_driver_sv_unit
S1
R4
Z16 w1602438551
Z17 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver.sv
Z18 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver.sv
!i122 298
L0 5 127
R8
31
Z19 !s108 1602438592.000000
Z20 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver.sv|
Z21 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver.sv|
!i113 1
R12
R13
Xadc_driver_sv_unit
R0
R1
R15
V0jQ5C@D:o>c=9=2ZQW76X2
r1
!s85 0
!i10b 1
!s100 IWFoflOA@D`793YV5F3RY0
I0jQ5C@D:o>c=9=2ZQW76X2
!i103 1
S1
R4
R16
R17
R18
!i122 298
R14
R8
31
R19
R20
R21
!i113 1
R12
R13
vadc_driver_tb
R0
R1
DXx4 work 21 adc_driver_tb_sv_unit 0 22 f^?hnUIJljD41@=fCIbXo3
Z22 !s110 1602439896
R3
r1
!s85 0
!i10b 1
!s100 o1K]R9BHHoU;iUBz`m92]3
IjjK_Ig9o<oaHGXLm]XG4]1
!s105 adc_driver_tb_sv_unit
S1
R4
Z23 w1602439891
Z24 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver_tb.sv
Z25 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver_tb.sv
!i122 307
L0 5 188
R8
31
Z26 !s108 1602439896.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver_tb.sv|
Z27 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver_tb.sv|
!i113 1
R12
R13
Xadc_driver_tb_sv_unit
R0
R1
R22
Vf^?hnUIJljD41@=fCIbXo3
r1
!s85 0
!i10b 1
!s100 lXQzak?Z0U?N8VD<RD[Fl0
If^?hnUIJljD41@=fCIbXo3
!i103 1
S1
R4
R23
R24
R25
!i122 307
R14
R8
31
R26
Z28 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver_tb.sv|
R27
!i113 1
R12
R13
vaFifo
R0
Z29 !s110 1601852948
!i10b 1
!s100 BPF^Q3cZG_a^`?8EJQS=00
Z30 !s11b Dg1SIo80bB@j0V0VzS_@n1
IYlL_;C7FjaljP_R:d^OQ]0
R3
S1
R4
Z31 w1601852943
Z32 8D:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv
Z33 FD:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv
!i122 219
L0 14 99
R8
r1
!s85 0
31
Z34 !s108 1601852948.000000
Z35 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv|
Z36 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv|
!i113 1
R12
R13
na@fifo
vasync_fifo_tb
R0
R1
Z37 DXx4 work 15 fifo_tb_sv_unit 0 22 MKoAd@ImU4U2E:QE_VC6^2
Z38 !s110 1602438592
R3
r1
!s85 0
!i10b 1
!s100 F;9d=l0kfz678^k<Nh@6A0
IBE:MzzO]maVEUj`o@HKU52
Z39 !s105 fifo_tb_sv_unit
S1
R4
Z40 w1601917560
Z41 8D:/repos/RFSoC_Controller_V2/verilog_source/fifo_tb.sv
Z42 FD:/repos/RFSoC_Controller_V2/verilog_source/fifo_tb.sv
!i122 295
L0 134 120
R8
31
R19
Z43 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/fifo_tb.sv|
Z44 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/fifo_tb.sv|
!i113 1
R12
R13
vaxis_async_fifo
R0
R1
Z45 DXx4 work 21 fifo_wrappers_sv_unit 0 22 ajVCF17m@o_@eU`aR<Gkg2
Z46 !s110 1602438591
R3
r1
!s85 0
!i10b 1
!s100 PS]SJIcJo;66UT;]?ke1K1
IO;0aOBMUli`HkK[1dXk3O2
Z47 !s105 fifo_wrappers_sv_unit
S1
R4
Z48 w1601917235
Z49 8D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv
Z50 FD:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv
!i122 285
L0 109 109
R8
31
Z51 !s108 1602438591.000000
Z52 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv|
Z53 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv|
!i113 1
R12
R13
vaxis_async_fifo_def
R0
R38
!i10b 1
!s100 L17TioB<?X3ABf`n`CfPk1
R30
I9eVUBMQd;XFnzWeAe50Hj2
R3
S1
R4
Z54 w1601917251
Z55 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_fifos.sv
Z56 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_fifos.sv
!i122 296
L0 316 466
R8
r1
!s85 0
31
R19
Z57 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_fifos.sv|
Z58 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_fifos.sv|
!i113 1
R12
R13
vaxis_cpu_readback_tester
R0
R1
Z59 DXx4 work 32 axis_cpu_readback_tester_sv_unit 0 22 nh:JUkPgHTQTM[KzeN_Ri3
R38
R3
r1
!s85 0
!i10b 1
!s100 aPSD5MV6k_<]]7T5F=akX1
I:2UeL;gLOgibD6]oVeblD1
Z60 !s105 axis_cpu_readback_tester_sv_unit
S1
R4
Z61 w1601939516
Z62 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_cpu_readback_tester.sv
Z63 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_cpu_readback_tester.sv
!i122 297
L0 10 87
R8
31
R19
Z64 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_cpu_readback_tester.sv|
Z65 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_cpu_readback_tester.sv|
!i113 1
R12
R13
Xaxis_cpu_readback_tester_sv_unit
R0
R1
R38
Vnh:JUkPgHTQTM[KzeN_Ri3
r1
!s85 0
!i10b 1
!s100 N@PC[_]1VXQ65d:QYkhX51
Inh:JUkPgHTQTM[KzeN_Ri3
!i103 1
S1
R4
R61
R62
R63
!i122 297
L0 7 0
R8
31
R19
R64
R65
!i113 1
R12
R13
vaxis_cpu_readback_tester_tb
R0
R1
R59
R38
R3
r1
!s85 0
!i10b 1
!s100 ]@M2fNbC0?2D23bdQMTPX3
IUa7YQCcn[nh`=Sa`iSkd63
R60
S1
R4
R61
R62
R63
!i122 297
L0 99 69
R8
31
R19
R64
R65
!i113 1
R12
R13
vaxis_fifo
R0
R38
!i10b 1
!s100 ZmDHOOnTSGZX8o8]jU0Q82
R30
I4O8:ZV22CZzWUIC@Dah7;3
R3
S1
R4
R54
R55
R56
!i122 296
L0 27 255
R8
r1
!s85 0
31
R19
R57
R58
!i113 1
R12
R13
vaxis_mux
R0
R1
DXx4 work 16 axis_mux_sv_unit 0 22 _C?i13i3>FVeLAM]@nhAM1
Z66 !s110 1602438590
R3
r1
!s85 0
!i10b 1
!s100 A^:Bfm@9ILEP<GcV4g<c71
I0EOzj1mS>cc>WoNE0;0oJ0
!s105 axis_mux_sv_unit
S1
R4
Z67 w1600969616
Z68 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv
Z69 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv
!i122 279
L0 24 48
R8
31
Z70 !s108 1602438590.000000
Z71 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv|
Z72 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv|
!i113 1
R12
R13
Xaxis_mux_sv_unit
R0
R1
R66
V_C?i13i3>FVeLAM]@nhAM1
r1
!s85 0
!i10b 1
!s100 18?JCB5Ag0JNHEgio^5`z0
I_C?i13i3>FVeLAM]@nhAM1
!i103 1
S1
R4
R67
R68
R69
!i122 279
L0 22 0
R8
31
R70
R71
R72
!i113 1
R12
R13
vaxis_pl_to_ps
R0
R1
DXx4 work 21 axis_pl_to_ps_sv_unit 0 22 e2AHH=fz75e:;R[m_eVBN1
R38
R3
r1
!s85 0
!i10b 1
!s100 IbZFSF`6^8UXQ]BZ7CEc62
IN4MKi86^^@>kNbUj8GS<E0
!s105 axis_pl_to_ps_sv_unit
S1
R4
Z73 w1602110315
Z74 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps.sv
Z75 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps.sv
!i122 293
L0 6 145
R8
31
R19
Z76 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps.sv|
Z77 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps.sv|
!i113 1
R12
R13
Xaxis_pl_to_ps_sv_unit
R0
R1
R38
Ve2AHH=fz75e:;R[m_eVBN1
r1
!s85 0
!i10b 1
!s100 g:=M3Sa;K^XW]D4Im0^L>0
Ie2AHH=fz75e:;R[m_eVBN1
!i103 1
S1
R4
R73
R74
R75
!i122 293
R14
R8
31
R19
R76
R77
!i113 1
R12
R13
vaxis_pl_to_ps_tb
R0
R1
DXx4 work 24 axis_pl_to_ps_tb_sv_unit 0 22 eHkVN1X<;:i6>EV?2SFNK3
R38
R3
r1
!s85 0
!i10b 1
!s100 h6MNQfo4GZVLbNhziLQN>2
IZk[e?Jb`e6YIlE6M?dzQ_1
!s105 axis_pl_to_ps_tb_sv_unit
S1
R4
Z78 w1601919363
Z79 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps_tb.sv
Z80 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps_tb.sv
!i122 294
L0 8 151
R8
31
R19
Z81 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps_tb.sv|
Z82 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps_tb.sv|
!i113 1
R12
R13
Xaxis_pl_to_ps_tb_sv_unit
R0
R1
R38
VeHkVN1X<;:i6>EV?2SFNK3
r1
!s85 0
!i10b 1
!s100 D:GFKoJ_H=IZ02>oWR?n11
IeHkVN1X<;:i6>EV?2SFNK3
!i103 1
S1
R4
R78
R79
R80
!i122 294
R14
R8
31
R19
R81
R82
!i113 1
R12
R13
vaxis_ps_to_pl
R0
R1
DXx4 work 21 axis_ps_to_pl_sv_unit 0 22 _Le=Ci0W1zQ]^]80LI<O=0
R66
R3
r1
!s85 0
!i10b 1
!s100 EnHzgnkO`jPL;Chfa[6VP0
I@SojV3;N72SaF;LogI=D^1
!s105 axis_ps_to_pl_sv_unit
S1
R4
Z83 w1601484631
Z84 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv
Z85 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv
!i122 280
L0 6 103
R8
31
R70
Z86 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv|
Z87 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv|
!i113 1
R12
R13
Xaxis_ps_to_pl_sv_unit
R0
R1
R66
V_Le=Ci0W1zQ]^]80LI<O=0
r1
!s85 0
!i10b 1
!s100 =dMg8<::]2eIIdAZ94MB^2
I_Le=Ci0W1zQ]^]80LI<O=0
!i103 1
S1
R4
R83
R84
R85
!i122 280
R14
R8
31
R70
R86
R87
!i113 1
R12
R13
vaxis_ps_to_pl_tb
R0
R1
DXx4 work 24 axis_ps_to_pl_tb_sv_unit 0 22 TAj@dzX_E;QPOWE[NY:UD3
R38
R3
r1
!s85 0
!i10b 1
!s100 Pc6N>3TcSh3<836=2<gFb0
IZOz<An8?BA`4m25g>8XST3
!s105 axis_ps_to_pl_tb_sv_unit
S1
R4
Z88 w1601485140
Z89 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv
Z90 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv
!i122 290
L0 6 106
R8
31
R19
Z91 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv|
Z92 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv|
!i113 1
R12
R13
Xaxis_ps_to_pl_tb_sv_unit
R0
R1
R38
VTAj@dzX_E;QPOWE[NY:UD3
r1
!s85 0
!i10b 1
!s100 ROQ@Rka@8>DQQVfHS:n:Q1
ITAj@dzX_E;QPOWE[NY:UD3
!i103 1
S1
R4
R88
R89
R90
!i122 290
R14
R8
31
R19
R91
R92
!i113 1
R12
R13
vaxis_selector
R0
R46
!i10b 1
!s100 PRY7FOLJ0GOMA<nhXFlmW2
R30
IDVZ8`ARZ^b3J1k>iH]baz0
R3
S1
R4
w1601761724
8D:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv
!i122 281
L0 6 36
R8
r1
!s85 0
31
R70
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv|
!i113 1
R12
R13
vaxis_sync_fifo
R0
R1
R45
R46
R3
r1
!s85 0
!i10b 1
!s100 RRZ^8GWESEK@_GeLdnz];0
I=HHVTZWghZdYb:^7Rl6NA1
R47
S1
R4
R48
R49
R50
!i122 285
L0 3 104
R8
31
R51
R52
R53
!i113 1
R12
R13
vchannel_selector
R0
R1
DXx4 work 24 channel_selector_sv_unit 0 22 <BoYe>i_dRXKjg8KTW4T12
R46
R3
r1
!s85 0
!i10b 1
!s100 aS0[>AD0<Pfa35^1@5S^X0
Ig=6R[C;b;mXzbOGWi>gS00
!s105 channel_selector_sv_unit
S1
R4
Z93 w1601572227
Z94 8D:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv
Z95 FD:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv
!i122 282
L0 8 29
R8
31
R51
Z96 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv|
Z97 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv|
!i113 1
R12
R13
Xchannel_selector_sv_unit
R0
R1
R46
V<BoYe>i_dRXKjg8KTW4T12
r1
!s85 0
!i10b 1
!s100 Vc:8W0>YliW3SJ8d]FLn<0
I<BoYe>i_dRXKjg8KTW4T12
!i103 1
S1
R4
R93
R94
R95
!i122 282
Z98 L0 1 0
R8
31
R51
R96
R97
!i113 1
R12
R13
vdac_ctrl
R0
R1
DXx4 work 16 dac_ctrl_sv_unit 0 22 iM]bgoPkbUHXCzjz0><Vh0
R46
R3
r1
!s85 0
!i10b 1
!s100 ?KkC5knO?dgQclg^[=YQ71
IDMIfF4^IJdVh8R0b26BKP1
!s105 dac_ctrl_sv_unit
S1
R4
Z99 w1601918026
Z100 8D:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv
Z101 FD:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv
!i122 283
L0 11 286
R8
31
R51
Z102 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv|
Z103 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv|
!i113 1
R12
R13
Xdac_ctrl_sv_unit
R0
R1
R46
ViM]bgoPkbUHXCzjz0><Vh0
r1
!s85 0
!i10b 1
!s100 lT=5c?KGf^iHW:AjS_8`J3
IiM]bgoPkbUHXCzjz0><Vh0
!i103 1
S1
R4
R99
R100
R101
!i122 283
L0 9 0
R8
31
R51
R102
R103
!i113 1
R12
R13
vdac_driver
R0
R1
DXx4 work 18 dac_driver_sv_unit 0 22 eJm2O4Qe1ifF_<O_i<UN:0
R46
R3
r1
!s85 0
!i10b 1
!s100 =CZoW[zOFe^7S:ZXkMPRi2
IGa42O@eNf1LXjflTDNa]b1
!s105 dac_driver_sv_unit
S1
R4
Z104 w1601245568
Z105 8D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv
Z106 FD:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv
!i122 284
L0 4 110
R8
31
R51
Z107 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv|
Z108 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv|
!i113 1
R12
R13
Xdac_driver_sv_unit
R0
R1
R46
VeJm2O4Qe1ifF_<O_i<UN:0
r1
!s85 0
!i10b 1
!s100 l[Y9G5YPVAV4hR6VlU5fi3
IeJm2O4Qe1ifF_<O_i<UN:0
!i103 1
S1
R4
R104
R105
R106
!i122 284
Z109 L0 2 0
R8
31
R51
R107
R108
!i113 1
R12
R13
vdac_driver_tb
R0
R1
DXx4 work 21 dac_driver_tb_sv_unit 0 22 g>m1XZ8P?jgo3<lSPjYOX1
R46
R3
r1
!s85 0
!i10b 1
!s100 Icg[3LAXW3AQAaBclc0Ro3
IN`0lb0LZmPg7]LU0k;]XQ2
!s105 dac_driver_tb_sv_unit
S1
R4
Z110 w1601918102
Z111 8D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv
Z112 FD:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv
!i122 289
L0 7 342
R8
31
R51
Z113 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv|
Z114 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv|
!i113 1
R12
R13
Xdac_driver_tb_sv_unit
R0
R1
R46
Vg>m1XZ8P?jgo3<lSPjYOX1
r1
!s85 0
!i10b 1
!s100 I`V;M9jC;RXXYfC>BG4<Q2
Ig>m1XZ8P?jgo3<lSPjYOX1
!i103 1
S1
R4
R110
R111
R112
!i122 289
Z115 L0 4 0
R8
31
R51
R113
R114
!i113 1
R12
R13
vFIFO_memory
R0
!s110 1601913562
!i10b 1
!s100 MZ<=cn0EkXCdk1P1S_89@0
R30
I??a3oMKW1nLL=PbifAZ9l0
R3
S1
R4
w1601912662
8D:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv
!i122 232
L0 3 177
R8
r1
!s85 0
31
!s108 1601913562.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv|
!i113 1
R12
R13
n@f@i@f@o_memory
vfifo_tb
R0
DXx4 work 12 rfsoc_config 0 22 Wj?0:8AV;MOJe^ilb^^aB1
DXx4 work 15 fifo_tb_sv_unit 0 22 64k6DoDO0c]W466N:Inj^1
!s110 1601915004
R3
r1
!s85 0
!i10b 1
!s100 IH`n=C=7z^_eFT^>^>gOh3
IllDgzUjRlT4n4dSh>jgXD3
R39
S1
R4
w1601915002
R41
R42
!i122 239
Z116 L0 7 123
R8
31
!s108 1601915004.000000
R43
R44
!i113 1
R12
R13
Xfifo_tb_sv_unit
R0
R1
R38
VMKoAd@ImU4U2E:QE_VC6^2
r1
!s85 0
!i10b 1
!s100 aoJ_`;]V8mPgTYeMY:mU00
IMKoAd@ImU4U2E:QE_VC6^2
!i103 1
S1
R4
R40
R41
R42
!i122 295
R115
R8
31
R19
R43
R44
!i113 1
R12
R13
Xfifo_wrappers_sv_unit
R0
R1
R46
VajVCF17m@o_@eU`aR<Gkg2
r1
!s85 0
!i10b 1
!s100 0hjA@6B9AS;QTU;]fH_gE2
IajVCF17m@o_@eU`aR<Gkg2
!i103 1
S1
R4
R48
R49
R50
!i122 285
R98
R8
31
R51
R52
R53
!i113 1
R12
R13
vgpio_fifo
R0
R1
R45
R46
R3
r1
!s85 0
!i10b 1
!s100 bL[6dBfTdY8^B5^KIGi3L3
I1`bm;>]4LV5]Ki`<JFMOd0
R47
S1
R4
R48
R49
R50
!i122 285
L0 221 29
R8
31
R51
R52
R53
!i113 1
R12
R13
vGrayCounter
R0
R29
!i10b 1
!s100 1mmJQBWI?jFCFgf<D0V=N1
R30
I[f>l38_mMOd5oV@hh<MI?0
R3
S1
R4
R31
R32
R33
!i122 219
L0 121 27
R8
r1
!s85 0
31
R34
R35
R36
!i113 1
R12
R13
n@gray@counter
Xrfsoc_config
R0
R46
!i10b 1
!s100 P5I0gRzV=Mb_WN3k7h`^31
R30
I<VH0lF@:6aZ3M`QJd`Q__3
V<VH0lF@:6aZ3M`QJd`Q__3
S1
R4
w1602437620
8D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv
!i122 286
L0 5 0
R8
r1
!s85 0
31
R51
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv|
!i113 1
R12
R13
vrfsoc_pl_ctrl
R0
R1
DXx4 work 21 rfsoc_pl_ctrl_sv_unit 0 22 QKO4KFWMdFhmJ_E3FadHh3
R46
R3
r1
!s85 0
!i10b 1
!s100 <>M<G0R^CgHBN3]c4WIm[1
I2HU;Z>1`m>aQGAV42=c4K0
!s105 rfsoc_pl_ctrl_sv_unit
S1
R4
Z117 w1601776847
Z118 8D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv
Z119 FD:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv
!i122 287
L0 4 281
R8
31
R51
Z120 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv|
Z121 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv|
!i113 1
R12
R13
Xrfsoc_pl_ctrl_sv_unit
R0
R1
R46
VQKO4KFWMdFhmJ_E3FadHh3
r1
!s85 0
!i10b 1
!s100 l`iSbLcY0L4ieIa=JlKjL2
IQKO4KFWMdFhmJ_E3FadHh3
!i103 1
S1
R4
R117
R118
R119
!i122 287
R109
R8
31
R51
R120
R121
!i113 1
R12
R13
vrfsoc_pl_ctrl_tb
R0
R1
DXx4 work 24 rfsoc_pl_ctrl_tb_sv_unit 0 22 SeF@MPQ_GHkmOCBFzGmkk1
R38
R3
r1
!s85 0
!i10b 1
!s100 lJ8I9>>Z=73=82AMkH9RK2
I]0TlkGQ[cic@T:8FOH57n1
!s105 rfsoc_pl_ctrl_tb_sv_unit
S1
R4
Z122 w1601943571
Z123 8D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv
Z124 FD:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv
!i122 291
L0 5 447
R8
31
R19
Z125 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv|
Z126 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv|
!i113 1
R12
R13
Xrfsoc_pl_ctrl_tb_sv_unit
R0
R1
R38
VSeF@MPQ_GHkmOCBFzGmkk1
r1
!s85 0
!i10b 1
!s100 LMgZ9AhUf51KzIKz_T@<[2
ISeF@MPQ_GHkmOCBFzGmkk1
!i103 1
S1
R4
R122
R123
R124
!i122 291
R109
R8
31
R19
R125
R126
!i113 1
R12
R13
vshift_register
R0
R46
!i10b 1
!s100 =Q:>bgIH45A<HNSEHX5LF0
R30
IMIMEnf^Y[4]mHfQWd1W]m0
R3
S1
R4
w1600836099
8D:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv
!i122 288
L0 3 66
R8
r1
!s85 0
31
R51
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv|
!i113 1
R12
R13
vsync_fifo_tb
R0
R1
R37
R38
R3
r1
!s85 0
!i10b 1
!s100 m;TN8PkVz]bQ<[T0ED?Jh1
I7DfEVKB5UMgkzNB7l^A@G3
R39
S1
R4
R40
R41
R42
!i122 295
R116
R8
31
R19
R43
R44
!i113 1
R12
R13
