
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mae parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8u_206 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog<sub>generic</sub>](add8u_206.v)]  [[C](add8u_206.c)] |
| add8u_1881 | 0.039 | 0.20 | 25.00 | 0.14 | 0.2 |   [[Verilog<sub>PDK45</sub>](add8u_1881_pdk45.v)] [[C](add8u_1881.c)] |
| add8u_1871 | 0.16 | 0.59 | 43.75 | 0.40 | 1.5 |   [[Verilog<sub>PDK45</sub>](add8u_1871_pdk45.v)] [[C](add8u_1871.c)] |
| add8u_17F4 | 0.33 | 1.37 | 71.88 | 0.91 | 6.0 |   [[Verilog<sub>PDK45</sub>](add8u_17F4_pdk45.v)] [[C](add8u_17F4.c)] |
| add8u_178E | 0.68 | 2.93 | 85.74 | 1.80 | 24 |   [[Verilog<sub>PDK45</sub>](add8u_178E_pdk45.v)] [[C](add8u_178E.c)] |
| add8u_18BE | 1.05 | 3.12 | 94.14 | 2.93 | 44 |   [[Verilog<sub>PDK45</sub>](add8u_18BE_pdk45.v)] [[C](add8u_18BE.c)] |
| add8u_132 | 2.03 | 6.64 | 97.07 | 6.23 | 164 |  [[Verilog<sub>generic</sub>](add8u_132.v)]  [[C](add8u_132.c)] |
| add8u_006 | 4.92 | 17.97 | 98.77 | 14.58 | 960 |  [[Verilog<sub>generic</sub>](add8u_006.v)]  [[C](add8u_006.c)] |
| add8u_125 | 9.88 | 30.47 | 99.45 | 24.87 | 3803 |  [[Verilog<sub>generic</sub>](add8u_125.v)]  [[C](add8u_125.c)] |
| add8u_0C9 | 15.29 | 47.66 | 99.61 | 37.63 | 9126 |  [[Verilog<sub>generic</sub>](add8u_0C9.v)]  [[C](add8u_0C9.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, Z. Vasicek and R. Hrbacek, "Role of circuit representation in evolutionary design of energy-efficient approximate circuits" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: [10.1049/iet-cdt.2017.0188](https://dx.doi.org/10.1049/iet-cdt.2017.0188)
   - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)

             