# PAL-on-Adder-DSE
Pareto Active Learning on Adder Design Space Exploration
 Vito JIAMIN CHEN
 18-08-2017
 CUHK CSE SUMMER RESEARCH


# DATA:
S. Roy, Y. Ma, J. Miao, and B. Yu, “A learning bridge from architec- tural synthesis to physical design for exploring power efficient high- performance adders,” in 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), July 2017, pp. 1–6.
# ALGORITHM:
M.Zuluaga,G.Sergent,A.Krause,andM.Pschel,“Activelearningfor multi-objective optimization,” in Proceedings of the 30th International Conference on Machine Learning, ser. Proceedings of Machine Learning Research, S. Dasgupta and D. McAllester, Eds., vol. 28, no. 1. Atlanta, Georgia, USA: PMLR, 17–19 Jun 2013, pp. 462–470.
