Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Ho, T.-Y., Taskin, B.","Special issue on IEEE/ACM System Level Interconnect Prediction (SLIP) Workshop 2016",2017,"Integration, the VLSI Journal","58",,,"225","",,,10.1016/j.vlsi.2017.05.003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020877833&doi=10.1016%2fj.vlsi.2017.05.003&partnerID=40&md5=63a0b2cfb791fcf8c2b7526f952aa03e",Conference Paper,Scopus,2-s2.0-85020877833
"Kuttappa, R., Khuon, L., Nabet, B., Taskin, B.","Reconfigurable threshold logic gates using optoelectronic capacitors",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927060,"614","617",,,10.23919/DATE.2017.7927060,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020207285&doi=10.23919%2fDATE.2017.7927060&partnerID=40&md5=6099edca6558a7494e1abdac62f033f8",Conference Paper,Scopus,2-s2.0-85020207285
"Lerner, S., Taskin, B.","Workload-aware ASIC flow for lifetime improvement of multi-core IoT processors",2017,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 7918345,"379","384",,,10.1109/ISQED.2017.7918345,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019590088&doi=10.1109%2fISQED.2017.7918345&partnerID=40&md5=5bc9943bb1c6b4fc3e2cc32ad70b2bca",Conference Paper,Scopus,2-s2.0-85019590088
"Filippini, L., Lim, D., Khuon, L., Taskin, B.","Wireless charge recovery system for implanted electroencephalography applications in mice",2017,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 7918339,"342","345",,,10.1109/ISQED.2017.7918339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019648976&doi=10.1109%2fISQED.2017.7918339&partnerID=40&md5=1cb63e7433488da25bf470ba0581130e",Conference Paper,Scopus,2-s2.0-85019648976
"Pano, V., Yilmaz, I., More, A., Taskin, B.","Energy aware routing of multi-level Network-on-Chip traffic",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753330,"480","486",,,10.1109/ICCD.2016.7753330,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006757982&doi=10.1109%2fICCD.2016.7753330&partnerID=40&md5=a5a83fdf7b6957e0f6181595da7e9144",Conference Paper,Scopus,2-s2.0-85006757982
"Pano, V., Yilmaz, I., Liu, Y., Taskin, B., Dandekar, K.","Wireless Network-on-Chip analysis of propagation technique for on-chip communication",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753313,"400","403",,,10.1109/ICCD.2016.7753313,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006826261&doi=10.1109%2fICCD.2016.7753313&partnerID=40&md5=a4b7c41487b748ff68a20a510f560dd8",Conference Paper,Scopus,2-s2.0-85006826261
"Sitik, C., Liu, W., Taskin, B., Salman, E.","Design Methodology for Voltage-Scaled Clock Distribution Networks",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","10", 7442134,"3080","3093",,2,10.1109/TVLSI.2016.2539926,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962490005&doi=10.1109%2fTVLSI.2016.2539926&partnerID=40&md5=25269ce7679d738fdd8d3cd1223445f0",Article,Scopus,2-s2.0-84962490005
"Filippini, L., Taskin, B.","Charge recovery logic for thermal harvesting applications",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7527297,"542","545",,,10.1109/ISCAS.2016.7527297,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983381809&doi=10.1109%2fISCAS.2016.7527297&partnerID=40&md5=6029bf1ee8ea96dd47e84a1d3c792fe1",Conference Paper,Scopus,2-s2.0-84983381809
"Liu, W., Salman, E., Sitik, C., Taskin, B.","Exploiting useful skew in gated low voltage clock trees",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7539124,"2595","2598",,,10.1109/ISCAS.2016.7539124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983468279&doi=10.1109%2fISCAS.2016.7539124&partnerID=40&md5=52b989edb6e10c4db31842844c4e3a58",Conference Paper,Scopus,2-s2.0-84983468279
"Sangaiah, K., Hempstead, M., Taskin, B.","Uncore RPD: Rapid design space exploration of the uncore via regression modeling",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372593,"365","372",,2,10.1109/ICCAD.2015.7372593,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964447064&doi=10.1109%2fICCAD.2015.7372593&partnerID=40&md5=fd57435e2b32237b93e59f201c9ae3a3",Conference Paper,Scopus,2-s2.0-84964447064
"Filippini, L., Salman, E., Taskin, B.","A wirelessly powered system with charge recovery logic",2015,"Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015",,, 7357158,"505","510",,2,10.1109/ICCD.2015.7357158,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962439698&doi=10.1109%2fICCD.2015.7357158&partnerID=40&md5=adcc96cb5a5fa1114d8065a0cac3b2e3",Conference Paper,Scopus,2-s2.0-84962439698
"More, A., Taskin, B.","Locality-aware network utilization balancing in NoCs",2015,"ACM Transactions on Design Automation of Electronic Systems","21","1", 6,"","",,1,10.1145/2743012,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951944492&doi=10.1145%2f2743012&partnerID=40&md5=88a468d4f3bce2816361a0283e0e4a9f",Article,Scopus,2-s2.0-84951944492
"Teng, Y., Taskin, B.","ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","11", 7097055,"2519","2530",,1,10.1109/TVLSI.2014.2385835,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928717933&doi=10.1109%2fTVLSI.2014.2385835&partnerID=40&md5=b86d0daa86f4ab0e5f4eddc85f00d670",Article,Scopus,2-s2.0-84928717933
"Liu, W., Salman, E., Sitik, C., Taskin, B.","Clock skew scheduling in the presence of heavily gated clock networks",2015,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","20-22-May-2015",,,"283","288",,1,10.1145/2742060.2742092,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955494088&doi=10.1145%2f2742060.2742092&partnerID=40&md5=de55ac86ebb607935b42180c68bb3bd9",Conference Paper,Scopus,2-s2.0-84955494088
"Rathore, M., Liu, W., Salman, E., Sitik, C., Taskin, B.","A novel static D-flip-flop topology for low swing clocking",2015,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","20-22-May-2015",,,"301","306",,2,10.1145/2742060.2742095,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955487256&doi=10.1145%2f2742060.2742095&partnerID=40&md5=90812682ea6fad1e09a4fbc085e0cbe6",Conference Paper,Scopus,2-s2.0-84955487256
"Teng, Y., Taskin, B.","Frequency-centric resonant rotary clock distribution network design",2015,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2015-January","January", 7001434,"742","749",,,10.1109/ICCAD.2014.7001434,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936873778&doi=10.1109%2fICCAD.2014.7001434&partnerID=40&md5=d21c33581c7cf7984d9e4c01b9322b5b",Conference Paper,Scopus,2-s2.0-84936873778
"Liu, W., Salman, E., Sitik, C., Taskin, B.","Enhanced level shifter for multi-voltage operation",2015,"Proceedings - IEEE International Symposium on Circuits and Systems","2015-July",, 7168915,"1442","1445",,3,10.1109/ISCAS.2015.7168915,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946216279&doi=10.1109%2fISCAS.2015.7168915&partnerID=40&md5=8039eeb79d34568ee9b2df9f97d9079e",Conference Paper,Scopus,2-s2.0-84946216279
"Nilakantan, S., Lerner, S., Hempstead, M., Taskin, B.","Can You Trust Your Memory Trace? A Comparison of Memory Traces from Binary Instrumentation and Simulation",2015,"Proceedings of the IEEE International Conference on VLSI Design","2015-February","February", 7031721,"135","140",,1,10.1109/VLSID.2015.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938255346&doi=10.1109%2fVLSID.2015.28&partnerID=40&md5=210d5b2b78dd0412552bf50a93bf8de1",Conference Paper,Scopus,2-s2.0-84938255346
"Liu, Y., Pano, V., Patron, D., Dandekar, K., Taskin, B.","Innovative propagation mechanism for inter-chip and intra-chip communication",2015,"2015 IEEE 16th Annual Wireless and Microwave Technology Conference, WAMICON 2015",,, 7120367,"","",,1,10.1109/WAMICON.2015.7120367,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942636719&doi=10.1109%2fWAMICON.2015.7120367&partnerID=40&md5=d3c2cb8a69efc9d6327fcec582d7e6d3",Conference Paper,Scopus,2-s2.0-84942636719
"Salvador, G., Nilakantan, S., Taskin, B., Hempstead, M., More, A.","Effects of Nondeterminism in Hardware and Software Simulation with Thread Mapping",2015,"Proceedings of the IEEE International Conference on VLSI Design","2015-February","February", 7031720,"129","134",,,10.1109/VLSID.2015.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938239047&doi=10.1109%2fVLSID.2015.27&partnerID=40&md5=e733270108554d8f47248baf95595b79",Conference Paper,Scopus,2-s2.0-84938239047
"Sitik, C., Salman, E., Filippini, L., Yoon, S.J., Taskin, B.","FinFET-based low-swing clocking",2015,"ACM Journal on Emerging Technologies in Computing Systems","12","2", 13,"","",,2,10.1145/2701617,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84941208811&doi=10.1145%2f2701617&partnerID=40&md5=1dd0d1f70e97c747e8f390e2f862301b",Article,Scopus,2-s2.0-84941208811
"Nilakantan, S., Sangaiah, K., More, A., Salvadory, G., Taskin, B., Hempstead, M.","Synchrotrace: Synchronization-aware architecture-agnostic traces for light-weight multicore simulation",2015,"ISPASS 2015 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 7095813,"278","287",,1,10.1109/ISPASS.2015.7095813,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937509487&doi=10.1109%2fISPASS.2015.7095813&partnerID=40&md5=163b46ebd650bded48751a62d9d1dd77",Conference Paper,Scopus,2-s2.0-84937509487
"Sitik, C., Taskin, B.","Iterative skew minimization for low swing clocks",2014,"Integration, the VLSI Journal","47","3",,"356","364",,,10.1016/j.vlsi.2013.10.007,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901627404&doi=10.1016%2fj.vlsi.2013.10.007&partnerID=40&md5=716e7bf7b811eaf13706a16062b908dc",Article,Scopus,2-s2.0-84901627404
"Kemmerer, J., Taskin, B.","Range-based dynamic routing of hierarchical on chip network traffic",2014,"2014 ACM/IEEE International Workshop on System Level Interconnect Prediction, SLIP 2014",,, 6886040,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908584139&partnerID=40&md5=45f740f83acd9924bb74494718631864",Conference Paper,Scopus,2-s2.0-84908584139
"Kemmerer, J., Taskin, B.","Range-based dynamic routing of hierarchical on chip network traffic",2014,"Proceedings of SLIP - System Level Interconnect Prediction Workshop, SLIP 2014",,,,"","",,2,10.1145/2633948.2633953,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907339480&doi=10.1145%2f2633948.2633953&partnerID=40&md5=34bc461dde54357df7131cb82b8bfd3b",Conference Paper,Scopus,2-s2.0-84907339480
"Sitik, C., Filippini, L., Salman, E., Taskin, B.","High performance low swing clock tree synthesis with custom D flip-flop design",2014,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI",,, 6903413,"498","503",,4,10.1109/ISVLSI.2014.53,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908179010&doi=10.1109%2fISVLSI.2014.53&partnerID=40&md5=5e5dd7e8659ab28e653666a1d99fcb56",Conference Paper,Scopus,2-s2.0-84908179010
"Sitik, C., Lerner, S., Taskin, B.","Timing characterization of clock buffers for clock tree synthesis",2014,"2014 32nd IEEE International Conference on Computer Design, ICCD 2014",,, 6974686,"230","236",,2,10.1109/ICCD.2014.6974686,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919624731&doi=10.1109%2fICCD.2014.6974686&partnerID=40&md5=86920f7227ae230bcf874038560b8105",Conference Paper,Scopus,2-s2.0-84919624731
"Salvador, G., Nilakantan, S., Taskin, B., Hempstead, M., More, A.","Static thread mapping for NoCs via binary instrumentation traces",2014,"2014 32nd IEEE International Conference on Computer Design, ICCD 2014",,, 6974731,"517","520",,1,10.1109/ICCD.2014.6974731,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919629547&doi=10.1109%2fICCD.2014.6974731&partnerID=40&md5=32333224f03f1da1755fd1210c4df075",Conference Paper,Scopus,2-s2.0-84919629547
"Teng, Y., Taskin, B.","Sparse-rotary oscillator array (SROA) design for power and skew reduction",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513701,"1229","1234",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885606841&partnerID=40&md5=68715a68697f1d0f01a538c09957d3f3",Conference Paper,Scopus,2-s2.0-84885606841
"Sitik, C., Nagvajara, P., Taskin, B.","A microcontroller-based embedded system design course with PSoC3",2013,"2013 IEEE International Conference on Microelectronic Systems Education, MSE 2013",,, 6566697,"28","31",,2,10.1109/MSE.2013.6566697,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883510486&doi=10.1109%2fMSE.2013.6566697&partnerID=40&md5=1d8d36ec38b753770f4cfed4ff10847f",Conference Paper,Scopus,2-s2.0-84883510486
"Teng, Y., Taskin, B.","Rotary traveling wave oscillator frequency division at nanoscale technologies",2013,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"349","350",,,10.1145/2483028.2483137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878213472&doi=10.1145%2f2483028.2483137&partnerID=40&md5=bf7e455f6faccc0557c2735a75cc023c",Conference Paper,Scopus,2-s2.0-84878213472
"Sitik, C., Taskin, B.","Multi-corner multi-voltage domain clock mesh design",2013,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"209","214",,3,10.1145/2483028.2483094,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878204334&doi=10.1145%2f2483028.2483094&partnerID=40&md5=ce121f79ec540bd50dca4c23759da6ab",Conference Paper,Scopus,2-s2.0-84878204334
"Sitik, C., Taskin, B.","Skew-bounded low swing clock tree optimization",2013,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"49","54",,5,10.1145/2483028.2483059,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878186919&doi=10.1145%2f2483028.2483059&partnerID=40&md5=0a199a99ad96bd3ab4aaf2f45078d931",Conference Paper,Scopus,2-s2.0-84878186919
"Taskin, B.","Wireless on networks-on-chip",2013,"International Workshop on System Level Interconnect Prediction, SLIP",,, 6681675,"","",,,10.1109/SLIP.2013.6681675,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893358919&doi=10.1109%2fSLIP.2013.6681675&partnerID=40&md5=ff1b8e1a2d49ac5d2779bf27d8ad6b04",Conference Paper,Scopus,2-s2.0-84893358919
"Teng, Y., Taskin, B.","Resonant frequency divider design methodology for dynamic frequency scaling",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657087,"479","482",,,10.1109/ICCD.2013.6657087,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892529849&doi=10.1109%2fICCD.2013.6657087&partnerID=40&md5=1781ec8493a02d07680e41f56c435972",Conference Paper,Scopus,2-s2.0-84892529849
"Sitik, C., Taskin, B.","Multi-voltage domain clock mesh design",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378641,"201","206",,5,10.1109/ICCD.2012.6378641,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872071276&doi=10.1109%2fICCD.2012.6378641&partnerID=40&md5=319dca295cb69480744327db45018d7b",Conference Paper,Scopus,2-s2.0-84872071276
"Teng, Y., Taskin, B.","Clock mesh synthesis method using the Earth mover's distance under transformations",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378627,"121","126",,3,10.1109/ICCD.2012.6378627,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872080556&doi=10.1109%2fICCD.2012.6378627&partnerID=40&md5=243abbf75c22851364e9dfc147e8b87f",Conference Paper,Scopus,2-s2.0-84872080556
"Guthaus, M.R., Taskin, B.","High-performance, low-power resonant clocking: Embedded tutorial",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386756,"742","745",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872323074&partnerID=40&md5=0233c77716233336f760433a02a2c5af",Conference Paper,Scopus,2-s2.0-84872323074
"Lu, J., Mao, X., Taskin, B.","Clock mesh synthesis with gated local trees and activity driven register clustering",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386749,"691","697",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872293281&partnerID=40&md5=5f6d6fd106a056720d2d797b59f3b4eb",Conference Paper,Scopus,2-s2.0-84872293281
"More, A., Taskin, B.","A unified design methodology for a hybrid wireless 2-D NoC",2012,"ISCAS 2012 - 2012 IEEE International Symposium on Circuits and Systems",,, 6272113,"640","643",,3,10.1109/ISCAS.2012.6272113,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866607474&doi=10.1109%2fISCAS.2012.6272113&partnerID=40&md5=576521e23ffd3e23fc8193cba5e3da81",Conference Paper,Scopus,2-s2.0-84866607474
"Teng, Y., Taskin, B.","Synchronization scheme for brick-based rotary oscillator arrays",2012,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"117","122",,5,10.1145/2206781.2206812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861123726&doi=10.1145%2f2206781.2206812&partnerID=40&md5=ddb54639dcce5405c487acc3a8bede30",Conference Paper,Scopus,2-s2.0-84861123726
"Honkote, V., More, A., Taskin, B.","3-D parasitic modeling for rotary interconnects",2012,"Proceedings of the IEEE International Conference on VLSI Design",,, 6167742,"137","142",,2,10.1109/VLSID.2012.60,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859898996&doi=10.1109%2fVLSID.2012.60&partnerID=40&md5=3b4616e9a35d858c2b74cb4abda701ab",Conference Paper,Scopus,2-s2.0-84859898996
"Lu, J., Mao, X., Taskin, B.","Integrated clock mesh synthesis with incremental register placement",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","2", 6132652,"217","227",,9,10.1109/TCAD.2011.2173491,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863079834&doi=10.1109%2fTCAD.2011.2173491&partnerID=40&md5=6939960d2db614e688d9ab527efa4895",Conference Paper,Scopus,2-s2.0-84863079834
"Honkote, V., Taskin, B.","ZeROA: Zero clock skew rotary oscillatory array",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","8", 5936660,"1528","1532",,3,10.1109/TVLSI.2011.2158458,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862693550&doi=10.1109%2fTVLSI.2011.2158458&partnerID=40&md5=78e11d87279ba7d5c5c769d1087a1b46",Article,Scopus,2-s2.0-84862693550
"Lu, J., Teng, Y., Taskin, B.","A reconfigurable clock polarity assignment flow for clock gated designs",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","6", 5782973,"1002","1011",,6,10.1109/TVLSI.2011.2147339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861196617&doi=10.1109%2fTVLSI.2011.2147339&partnerID=40&md5=42561089cd625a15597ac2b132dd8e68",Article,Scopus,2-s2.0-84861196617
"More, A., Taskin, B.","EM and circuit co-simulation of a reconfigurable hybrid wireless NoC on 2D ICs",2011,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6081370,"19","24",,2,10.1109/ICCD.2011.6081370,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455235027&doi=10.1109%2fICCD.2011.6081370&partnerID=40&md5=a7fc6abffb7d64d704dda20a5c38407d",Conference Paper,Scopus,2-s2.0-83455235027
"Teng, Y., Lu, J., Taskin, B.","ROA-brick topology for rotary resonant clocks",2011,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6081408,"273","278",,5,10.1109/ICCD.2011.6081408,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455210290&doi=10.1109%2fICCD.2011.6081408&partnerID=40&md5=5126f5bcfd29f7f2a974b4a10c847981",Conference Paper,Scopus,2-s2.0-83455210290
"Honkote, V., Taskin, B.","CROA: Design and analysis of the custom rotary oscillatory array",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","10", 5556059,"1837","1847",,6,10.1109/TVLSI.2010.2057265,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051782951&doi=10.1109%2fTVLSI.2010.2057265&partnerID=40&md5=272cc69fb36d5a7d34035d03130dab75",Article,Scopus,2-s2.0-80051782951
"Lu, J., Taskin, B.","Clock buffer polarity assignment with skew tuning",2011,"ACM Transactions on Design Automation of Electronic Systems","16","4", 49,"","",,4,10.1145/2003695.2003709,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80155142208&doi=10.1145%2f2003695.2003709&partnerID=40&md5=69611efce1cad24643f2ee58114d81a0",Article,Scopus,2-s2.0-80155142208
"Lu, J., Taskin, B.","From RTL to GDSII: An ASIC design course development using Synopsys University Program",2011,"2011 IEEE International Conference on Microelectronic Systems Education, MSE 2011",,, 5937096,"72","75",,6,10.1109/MSE.2011.5937096,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961138271&doi=10.1109%2fMSE.2011.5937096&partnerID=40&md5=f66f9650fd5b735776a041e297415a4d",Conference Paper,Scopus,2-s2.0-79961138271
"Lu, J., Taskin, B.","Reconfigurable clock polarity assignment for peak current reduction of clock-gated circuits",2011,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 5937969,"1940","1943",,1,10.1109/ISCAS.2011.5937969,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960867888&doi=10.1109%2fISCAS.2011.5937969&partnerID=40&md5=656582534188f18d21d0dd9305496352",Conference Paper,Scopus,2-s2.0-79960867888
"Lu, J., Aksehir, Y., Taskin, B.","Register on MEsh (ROME): A novel approach for clock mesh network synthesis",2011,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 5937789,"1219","1222",,3,10.1109/ISCAS.2011.5937789,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960872535&doi=10.1109%2fISCAS.2011.5937789&partnerID=40&md5=b43dfe2203035fdee1758b73e6855ffa",Conference Paper,Scopus,2-s2.0-79960872535
"Kurtas, S.M., Taskin, B.","Statistical timing analysis of the clock period improvement through clock skew scheduling",2011,"Journal of Circuits, Systems and Computers","20","5",,"881","898",,,10.1142/S0218126611007669,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960736153&doi=10.1142%2fS0218126611007669&partnerID=40&md5=54f92f58cc96cf7958747f1cca56b6bd",Article,Scopus,2-s2.0-79960736153
"Teng, Y., Taskin, B.","Process variation sensitivity of the rotary traveling wave oscillator",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,, 5770731,"236","242",,3,10.1109/ISQED.2011.5770731,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959235616&doi=10.1109%2fISQED.2011.5770731&partnerID=40&md5=f7392a03c79c6796c54b7ba91342bf3e",Conference Paper,Scopus,2-s2.0-79959235616
"Lu, J., Honkote, V., Chen, X., Taskin, B.","Steiner tree based rotary clock routing with bounded skew and capacitive load balancing",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763079,"455","460",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957546433&partnerID=40&md5=14c76010fbb12a709724bc19ed583f3b",Conference Paper,Scopus,2-s2.0-79957546433
"Lu, J., Mao, X., Taskin, B.","Timing slack aware incremental register placement with non-uniform grid generation for clock mesh synthesis",2011,"Proceedings of the International Symposium on Physical Design",,,,"131","138",,3,10.1145/1960397.1960426,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955070184&doi=10.1145%2f1960397.1960426&partnerID=40&md5=da83be5c8cbe29a365c3922ea4b3e787",Conference Paper,Scopus,2-s2.0-79955070184
"More, A., Taskin, B.","Wireless interconnects for inter-tier communication on 3D ICs",2010,"European Microwave Week 2010, EuMW2010: Connecting the World, Conference Proceedings - European Microwave Conference, EuMC 2010",,, 5616198,"105","108",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650140196&partnerID=40&md5=d4b6e90fed4c4c8a89bed1bdf685b102",Conference Paper,Scopus,2-s2.0-78650140196
"Lu, J., Taskin, B.","Post-CTS delay insertion",2010,"VLSI Design","2010",, 451809,"","",,,10.1155/2010/451809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052650687&doi=10.1155%2f2010%2f451809&partnerID=40&md5=01ce1278b67cd21d1e5c1c3787a0232a",Article,Scopus,2-s2.0-80052650687
"Honkote, V., Taskin, B.","Skew-aware capacitive load balancing for low-power zero clock skew rotary oscillatory array",2010,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 5647781,"209","214",,4,10.1109/ICCD.2010.5647781,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650746797&doi=10.1109%2fICCD.2010.5647781&partnerID=40&md5=dec7a9ef9279895570780fcbf1018748",Conference Paper,Scopus,2-s2.0-78650746797
"More, A., Taskin, B.","Simulation based study of on-chip antennas for a reconfigurable hybrid 3D wireless NoC",2010,"Proceedings - IEEE International SOC Conference, SOCC 2010",,, 5784673,"447","452",,9,10.1109/SOCC.2010.5784673,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960714839&doi=10.1109%2fSOCC.2010.5784673&partnerID=40&md5=37978e18487a6102744f081f0da347b2",Conference Paper,Scopus,2-s2.0-79960714839
"More, A., Taskin, B.","Electromagnetic compatibility of CMOS on-chip antennas",2010,"2010 IEEE International Symposium on Antennas and Propagation and CNC-USNC/URSI Radio Science Meeting - Leading the Wave, AP-S/URSI 2010",,, 5562072,"","",,,10.1109/APS.2010.5562072,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78449239947&doi=10.1109%2fAPS.2010.5562072&partnerID=40&md5=290b9de57d243d7935a58c1c360b9880",Conference Paper,Scopus,2-s2.0-78449239947
"Honkote, V., Taskin, B.","PEEC based parasitic modeling for power analysis on custom rotary rings",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"111","116",,1,10.1145/1840845.1840870,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957963318&doi=10.1145%2f1840845.1840870&partnerID=40&md5=2733efb628917bcd3d05bd208ce5c872",Conference Paper,Scopus,2-s2.0-77957963318
"Lu, J., Taskin, B.","Clock tree synthesis with XOR gates for polarity assignment",2010,"Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010",,, 5572752,"17","22",,8,10.1109/ISVLSI.2010.62,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957893056&doi=10.1109%2fISVLSI.2010.62&partnerID=40&md5=04a96e2d3bb12aab0a0881f5a6ccaed6",Conference Paper,Scopus,2-s2.0-77957893056
"More, A., Taskin, B.","Simulation based feasibility study of wireless RF interconnects for 3D ICs",2010,"Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010",,, 5572776,"228","231",,5,10.1109/ISVLSI.2010.33,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957914605&doi=10.1109%2fISVLSI.2010.33&partnerID=40&md5=0a81d5460c4a59e28ddfc9a7a8cf41e2",Conference Paper,Scopus,2-s2.0-77957914605
"More, A., Taskin, B.","Simulation based study of wireless RF interconnects for practical CMOS implementation",2010,"International Workshop on System Level Interconnect Prediction, SLIP",,,,"35","41",,6,10.1145/1811100.1811111,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954945326&doi=10.1145%2f1811100.1811111&partnerID=40&md5=c17d877debbe6983b4a94e71a127a6ca",Conference Paper,Scopus,2-s2.0-77954945326
"More, A., Taskin, B.","Electromagnetic interaction of on-chip antennas and CMOS metal layers for wireless IC interconnects",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"413","416",,1,10.1145/1785481.1785577,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954498933&doi=10.1145%2f1785481.1785577&partnerID=40&md5=1fa2f043491f59212e0c84f9c7256841",Conference Paper,Scopus,2-s2.0-77954498933
"Lu, J., Taskin, B.","Clock buffer polarity assignment considering capacitive load",2010,"Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010",,, 5450493,"765","770",,13,10.1109/ISQED.2010.5450493,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952652356&doi=10.1109%2fISQED.2010.5450493&partnerID=40&md5=70122815a4b8f58d0d984dce74b012cf",Conference Paper,Scopus,2-s2.0-77952652356
"Honkote, V., Taskin, B.","Skew analysis and bounded skew constraint methodology for rotary clocking technology",2010,"Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010",,, 5450544,"413","417",,3,10.1109/ISQED.2010.5450544,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952633163&doi=10.1109%2fISQED.2010.5450544&partnerID=40&md5=892fbc1527df065a0c2b058c1fde26b3",Conference Paper,Scopus,2-s2.0-77952633163
"More, A., Taskin, B.","Leakage current analysis for intra-chip wireless interconnects",2010,"Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010",,, 5450405,"49","53",,4,10.1109/ISQED.2010.5450405,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952626548&doi=10.1109%2fISQED.2010.5450405&partnerID=40&md5=9785ebce6a21ae38e8671690bb32662b",Conference Paper,Scopus,2-s2.0-77952626548
"Honkote, V., Taskin, B.","Analysis, design and simulation of capacitive load balanced rotary oscillatory array",2010,"Proceedings of the IEEE International Conference on VLSI Design",,, 5401322,"218","223",,5,10.1109/VLSI.Design.2010.71,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949949583&doi=10.1109%2fVLSI.Design.2010.71&partnerID=40&md5=6a097ced58e67996b186c67b00d73483",Conference Paper,Scopus,2-s2.0-77949949583
"Lu, J., Taskin, B.","Post-CTS clock skew scheduling with limited delay buffering",2009,"Midwest Symposium on Circuits and Systems",,, 5236113,"224","227",,8,10.1109/MWSCAS.2009.5236113,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950651331&doi=10.1109%2fMWSCAS.2009.5236113&partnerID=40&md5=10a9c6264c45c84b43ae24d9a83fb6b9",Conference Paper,Scopus,2-s2.0-77950651331
"Honkote, V., Taskin, B.","Capacitive load balancing for mobius implementation of standing wave oscillator",2009,"Midwest Symposium on Circuits and Systems",,, 5236111,"232","235",,4,10.1109/MWSCAS.2009.5236111,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950659132&doi=10.1109%2fMWSCAS.2009.5236111&partnerID=40&md5=29f071a3781c175676a6f61dd621210a",Conference Paper,Scopus,2-s2.0-77950659132
"Lu, J., Taskin, B.","Incremental register placement for low power CTS",2009,"2009 International SoC Design Conference, ISOCC 2009",,, 5423805,"232","236",,,10.1109/SOCDC.2009.5423805,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951487432&doi=10.1109%2fSOCDC.2009.5423805&partnerID=40&md5=b818994abe2e2913a05a048a62c11628",Conference Paper,Scopus,2-s2.0-77951487432
"Honkote, V., Taskin, B.","Skew analysis and design methodologies for improved performance of resonant clocking",2009,"2009 International SoC Design Conference, ISOCC 2009",,, 5423896,"165","168",,2,10.1109/SOCDC.2009.5423896,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951449333&doi=10.1109%2fSOCDC.2009.5423896&partnerID=40&md5=d8be6385c95ca1d634c3925200a28c59",Conference Paper,Scopus,2-s2.0-77951449333
"Honkote, V., Taskin, B.","Design automation scheme for wirelength analysis of resonant clocking technologies",2009,"Midwest Symposium on Circuits and Systems",,, 5235937,"1147","1150",,2,10.1109/MWSCAS.2009.5235937,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950652721&doi=10.1109%2fMWSCAS.2009.5235937&partnerID=40&md5=52a395c418d17ee3f00cbca1636c24ed",Conference Paper,Scopus,2-s2.0-77950652721
"Kourtev, I.S., Taskin, B., Friedman, E.G.","Timing optimization through clock skew scheduling",2009,"Timing Optimization Through Clock Skew Scheduling",,,,"1","265",,2,10.1007/978-0-387-71056-3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891419579&doi=10.1007%2f978-0-387-71056-3&partnerID=40&md5=d3528e0cbe2ab74d54a1829183d2e40b",Book,Scopus,2-s2.0-84891419579
"Taskin, B., Kourtev, I.","Multi-phase rotary clock synchronization of level-sensitive circuits",2009,"Journal of Circuits, Systems and Computers","18","5",,"899","908",,2,10.1142/S0218126609005423,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-68249138197&doi=10.1142%2fS0218126609005423&partnerID=40&md5=0a74d548adb6b411dc6a952f5b827bec",Article,Scopus,2-s2.0-68249138197
"Honkote, V., Taskin, B.","Zero clock skew synchronization with rotary clocking technology",2009,"Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009",,, 4810360,"588","593",,4,10.1109/ISQED.2009.4810360,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649635980&doi=10.1109%2fISQED.2009.4810360&partnerID=40&md5=226ebfa8ad083a6ae0569d66ae220f77",Conference Paper,Scopus,2-s2.0-67649635980
"Taskin, B., Demaio, J., Farell, O., Hazeltine, M., Ketner, R.","Custom topology rotary clock router with tree subnetworks",2009,"ACM Transactions on Design Automation of Electronic Systems","14","3", 44,"","",,12,10.1145/1529255.1529266,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650333855&doi=10.1145%2f1529255.1529266&partnerID=40&md5=edbe2f7d28ed8632c72ff08f622c446b",Article,Scopus,2-s2.0-67650333855
"Taskin, B., Chiu, A., Salkind, J., Venutolo, D.","A shift-register-based QCA memory architecture",2009,"ACM Journal on Emerging Technologies in Computing Systems","5","1", 4,"","",,2,10.1145/1482613.1482617,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60349121974&doi=10.1145%2f1482613.1482617&partnerID=40&md5=21284c378af194036fdaffab22e8e0c9",Article,Scopus,2-s2.0-60349121974
"Honkote, V., Taskin, B.","Custom rotary clock router",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751849,"114","119",,9,10.1109/ICCD.2008.4751849,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349111619&doi=10.1109%2fICCD.2008.4751849&partnerID=40&md5=5be6a43b556077ea4fe95674e315b8fc",Conference Paper,Scopus,2-s2.0-62349111619
"Taskin, B., Hong, B.","Improving line-based QCA memory cell design through dual phase clocking",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","12", 4624551,"1648","1656",,20,10.1109/TVLSI.2008.2003171,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749133331&doi=10.1109%2fTVLSI.2008.2003171&partnerID=40&md5=c4e8fe158c3aae9d1fe88c050e82507a",Article,Scopus,2-s2.0-56749133331
"Taskin, B., Lu, J.","Post-CTS delay insertion to fix timing violations",2008,"Midwest Symposium on Circuits and Systems",,, 4616741,"81","84",,1,10.1109/MWSCAS.2008.4616741,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249152029&doi=10.1109%2fMWSCAS.2008.4616741&partnerID=40&md5=95f64a8309968f70f4ae857664778d22",Conference Paper,Scopus,2-s2.0-54249152029
"Honkote, V., Taskin, B.","Maze router based scheme for rotary clock router",2008,"Midwest Symposium on Circuits and Systems",,, 4616831,"442","445",,2,10.1109/MWSCAS.2008.4616831,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249137364&doi=10.1109%2fMWSCAS.2008.4616831&partnerID=40&md5=7146de19eda7111620c4c495b49a0363",Conference Paper,Scopus,2-s2.0-54249137364
"Kurtas, S., Taskin, B.","Statistical timing analysis of nonzero clock skew circuits",2008,"Midwest Symposium on Circuits and Systems",,, 4616872,"605","608",,,10.1109/MWSCAS.2008.4616872,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249167159&doi=10.1109%2fMWSCAS.2008.4616872&partnerID=40&md5=b0bc5d9db5693471933eef6a13a8742d",Conference Paper,Scopus,2-s2.0-54249167159
"Taskin, B., Chiu, A., Salkind, J., Venutolo, D.","A shift-register-based QCA memory architecture",2008,"2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH",,, 4400858,"54","61",,1,10.1109/NANOARCH.2007.4400858,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50849104774&doi=10.1109%2fNANOARCH.2007.4400858&partnerID=40&md5=c69cc9fb051de6fb00175f8172fada08",Conference Paper,Scopus,2-s2.0-50849104774
"Nagvajara, P., Taskin, B.","Design-for-debug: A vital aspect in education",2007,"Proceedings - MSE 2007: 2007 IEEE International Conference on Microelectronic Systems Education: Educating Systems Designers for the Global Economy and a Secure World",,, 4231452,"65","66",,5,10.1109/MSE.2007.32,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548736012&doi=10.1109%2fMSE.2007.32&partnerID=40&md5=7ee93b3a08dc4ef415528a4756aa920e",Conference Paper,Scopus,2-s2.0-34548736012
"Taskin, B., Kourtev, I.S.","A timing optimization method based on clock skew scheduling and partitioning in a parallel computing environment",2006,"Midwest Symposium on Circuits and Systems","2",, 4267397,"486","490",,4,10.1109/MWSCAS.2006.382319,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748872808&doi=10.1109%2fMWSCAS.2006.382319&partnerID=40&md5=c7d6d26d4582f32dfffab02906a62528",Conference Paper,Scopus,2-s2.0-34748872808
"Taskin, B., Bo, H.","Dual-phase line-based QCA memory design",2006,"2006 6th IEEE Conference on Nanotechnology, IEEE-NANO 2006","1",, 1717085,"302","305",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248644544&partnerID=40&md5=beb7b6783b5f690392cddeca4c70c498",Conference Paper,Scopus,2-s2.0-34248644544
"Taskin, B., Wood, J., Kourtev, I.S.","Timing-driven physical design for VLSI circuits using resonant rotary clocking",2006,"Midwest Symposium on Circuits and Systems","1",, 4267124,"261","265",,10,10.1109/MWSCAS.2006.382047,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748887078&doi=10.1109%2fMWSCAS.2006.382047&partnerID=40&md5=45f646d69fc8b837fb5faf38ea31ae48",Conference Paper,Scopus,2-s2.0-34748887078
"Taskin, B., Kourtev, I.S.","Delay insertion method in clock skew scheduling",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","4",,"651","663",,19,10.1109/TCAD.2006.870072,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645669122&doi=10.1109%2fTCAD.2006.870072&partnerID=40&md5=0065d14495702bc3cb0f11dfde44e39c",Conference Paper,Scopus,2-s2.0-33645669122
"Taskin, B., Kourtev, I.S.","Advanced timing of level-sensitive sequential circuits",2004,"11th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2004",,, WC2.2,"603","606",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644481220&partnerID=40&md5=ed9e65bdbafafefa39adc1cc1c851cca",Conference Paper,Scopus,2-s2.0-27644481220
"Taskin, B., Kourtev, I.S.","Performance improvement of edge-triggered sequential circuits",2004,"11th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2004",,, WC2.3,"607","610",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644484423&partnerID=40&md5=23970be37a58550fc799bd659433097e",Conference Paper,Scopus,2-s2.0-27644484423
"Taskin, B., Kourtev, I.S.","Time borrowing and clock skew scheduling effects on multi-phase level-sensitive circuits",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"II617","II620",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344561920&partnerID=40&md5=ea9e16a01c9bfe5d2228fb7bbe4fb76c",Conference Paper,Scopus,2-s2.0-4344561920
"Taskin, B., Kourtev, I.S.","Performance Optimization of Single-Phase Level-Sensitive Circuits Using Time Borrowing and Non-Zero Clock Skew",2002,"ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems",,,,"111","118",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141761400&partnerID=40&md5=b8630df20f164638c8ec12e7dd8ac4c2",Conference Paper,Scopus,2-s2.0-0141761400
"Taskin, B., Kourtev, I.S.","Linear timing analysis of SOC synchronous circuits with level-sensitive latches",2002,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit","2002-January",, 1158085,"358","362",,7,10.1109/ASIC.2002.1158085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1342315485&doi=10.1109%2fASIC.2002.1158085&partnerID=40&md5=85719a3be51913ec3cd9c288ba4f60b5",Conference Paper,Scopus,2-s2.0-1342315485
