////==================================================
//// This file contains the Excluded objects
//// Generated By User: winnimui
//// Format Version: 2
//// Date: Mon Apr 26 17:42:38 2021
//// ExclMode: default
////==================================================
//CHECKSUM: "1963556820 4154921103"
//INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.pwrseq0.upwrseq0.upwrseq_cbus_slave.upwrseq_bphyc_basecfg
//ANNOTATION: " condition not met "
//Toggle zero_core_rdEn "net zero_core_rdEn"
//ANNOTATION: " condition not met "
//Toggle dft_cycle_cntr "reg dft_cycle_cntr[2:0]"
//ANNOTATION: " condition not met "
//Toggle zeroRd_cntr_en "reg zeroRd_cntr_en"
//ANNOTATION: " condition not met "
//Toggle dft_cycle_cntr_en "reg dft_cycle_cntr_en"
//ANNOTATION: " tied to 1 "
//Toggle dft_reg_op "reg dft_reg_op"
//ANNOTATION: " tied to 1 "
//Toggle DFT_BPHYC_reg_op "net DFT_BPHYC_reg_op"
//ANNOTATION: " tied to 0 "
//Toggle dft_holdArb_cfgclk "net dft_holdArb_cfgclk"
//ANNOTATION: " tied to 0 "
//Toggle dft_bypassArb_deassert "net dft_bypassArb_deassert"
//ANNOTATION: " tied to 0 "
//Toggle d1_dft_req_cfgclk "reg d1_dft_req_cfgclk"
//ANNOTATION: " tied to 0 "
//Toggle dft_reg_wrData "reg dft_reg_wrData[31:0]"
//ANNOTATION: " tied to 0 "
//Toggle dft_reg_addr "reg dft_reg_addr[15:0]"
//ANNOTATION: " tied to 0 "
//Toggle d1_dft_bypassArb_cfgclk "reg d1_dft_bypassArb_cfgclk"
//ANNOTATION: " tied to 0 "
//Toggle dft_rst_cfgclk "net dft_rst_cfgclk"
//ANNOTATION: " tied to 0 "
//Toggle dft_req_cfgclk "net dft_req_cfgclk"
//ANNOTATION: " tied to 0 "
//Toggle dft_bypassArb_cfgclk "net dft_bypassArb_cfgclk"
//ANNOTATION: " tied to 0 "
//Toggle dft_reg_holdArb "reg dft_reg_holdArb"
//ANNOTATION: " tied to 0 "
//Toggle dft_req_pending "net dft_req_pending"
//ANNOTATION: " tied to 0 "
//Toggle DFT_BPHYC_reg_wrData "net DFT_BPHYC_reg_wrData[31:0]"
//ANNOTATION: " tied to 0 "
//Toggle DFT_BPHYC_reg_req "net DFT_BPHYC_reg_req"
//ANNOTATION: " tied to 0 "
//Toggle DFT_BPHYC_reg_addr "net DFT_BPHYC_reg_addr[15:0]"
//ANNOTATION: " tied to 0 "
//Toggle DFT_BPHYC_reg_rst "net DFT_BPHYC_reg_rst"
//ANNOTATION: " tied to 0 "
//Toggle DFT_BPHYC_reg_bypassArb "net DFT_BPHYC_reg_bypassArb"
//ANNOTATION: " tied to 0 "
//Toggle DFT_BPHYC_reg_holdArb "net DFT_BPHYC_reg_holdArb"
//ANNOTATION: "  no backpressure from pwrseq  "
//Toggle BPHY_CORE_cfg_mstrReq "reg BPHY_CORE_cfg_mstrReq"
//ANNOTATION: " no backpressure from pwrseq, therefore, no ack from master(dcio)  "
//Toggle BPHYC_DFT_reg_ack "reg BPHYC_DFT_reg_ack"
//ANNOTATION: " no backpressure from pwrseq, therefore, no ack from master(dcio)  "
//Toggle CORE_BPHY_cfg_mstrAck "net CORE_BPHY_cfg_mstrAck"
//ANNOTATION: " no req from pwrseq ,therefore, this transition won't happen "
//Toggle regArbFsm_state "reg regArbFsm_state[1:0]"
//ANNOTATION: " no req from pwrseq ,therefore, this transition won't happen "
//Toggle regArbFsm_next_state "reg regArbFsm_next_state[1:0]"
//ANNOTATION: " no req from pwrseq ,therefore, this transition won't happen "
//Toggle reg_msflag "net reg_msflag"
//ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
//Toggle reg_addr [5] "reg reg_addr[15:0]"
//ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
//Toggle reg_addr [6] "reg reg_addr[15:0]"
//ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
//Toggle reg_addr [7] "reg reg_addr[15:0]"
//ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
//Toggle reg_addr [8] "reg reg_addr[15:0]"
//ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
//Toggle reg_addr [9] "reg reg_addr[15:0]"
//ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
//Toggle reg_addr [10] "reg reg_addr[15:0]"
//ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
//Toggle reg_addr [11] "reg reg_addr[15:0]"
//ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
//Toggle reg_addr [12] "reg reg_addr[15:0]"
//ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
//Toggle reg_addr [13] "reg reg_addr[15:0]"
//ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
//Toggle reg_addr [14] "reg reg_addr[15:0]"
//ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
//Toggle reg_addr [15] "reg reg_addr[15:0]"
//CHECKSUM: "1963556820 388173188"
//INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.pwrseq0.upwrseq0.upwrseq_cbus_slave.upwrseq_bphyc_basecfg
//ANNOTATION: "condition not met"
//Block 30 "154676454" "zeroRd_cntr_en <= 1'b1;"
//ANNOTATION: "condition not met"
//Block 62 "1898142756" "BPHYC_DFT_reg_ack <= 1'b1;"
//ANNOTATION: "condition not met"
//Block 67 "4179821470" "if ((dft_cycle_cntr[2:0] == 3'b110))"
//ANNOTATION: "condition not met"
//Block 68 "82448501" "BPHYC_DFT_reg_ack <= 1'b1;"
//ANNOTATION: "condition not met"
//Block 84 "4129298744" "dft_cycle_cntr <= (dft_cycle_cntr + 1);"
//ANNOTATION: "condition not met"
//Block 102 "125245475" "if ((dft_bypassArb_cfgclk | dft_bypassArb_deassert))"
//ANNOTATION: "condition not met"
//Block 103 "1227820056" "if (((~dft_req_pending) & dft_bypassArb_deassert))"
//ANNOTATION: "condition not met"
//Block 104 "1178237071" "regArbFsm_next_state[1:0] = REGARB_FSM_CORE_MSTR;"
//ANNOTATION: "condition not met"
//Block 105 "7064496" "if ((((~dft_req_pending) & (~dft_reg_holdArb)) & (~dft_bypassArb_cfgclk)))"
//ANNOTATION: "condition not met"
//Block 106 "304824924" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_RELINQ_ARB;"
//ANNOTATION: "condition not met"
//Block 107 "218755757" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_MSTR;"
//ANNOTATION: "condition not met"
//Block 108 "3720036844" "if ((~CORE_BPHY_cfg_mstrAck))"
//ANNOTATION: "condition not met"
//Block 109 "3928905711" "regArbFsm_next_state[1:0] = REGARB_FSM_CORE_MSTR;"
//ANNOTATION: "condition not met"
//Block 110 "3401269289" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_RELINQ_ARB;"
//ANNOTATION: "no req from pwrseq, therefore, condition not met"
//Block 51 "2882269161" "reg_addr[15:0] <= dft_reg_addr[15:0];"
//ANNOTATION: "no req from pwrseq, therefore, condition not met"
//Block 79 "2023663539" "dft_reg_addr[15:0] <= DFT_BPHYC_reg_addr[15:0];"
//ANNOTATION: "no req from pwrseq, therefore, condition not met"
//Block 89 "2532626021" "dft_cycle_cntr_en <= 1'b1;"
//ANNOTATION: "no req from pwrseq, therefore, condition not met"
//Block 93 "3035501786" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_REQ_ARB;"
//ANNOTATION: "no req from pwrseq, therefore, condition not met"
//Block 95 "3475478413" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_MSTR;"
//ANNOTATION: "no req from pwrseq, therefore, condition not met"
//Block 97 "2203349642" "if (CORE_BPHY_cfg_mstrAck)"
//ANNOTATION: "no req from pwrseq, therefore, condition not met"
//Block 98 "350400004" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_MSTR;"
//ANNOTATION: "no req from pwrseq, therefore, condition not met"
//Block 99 "1099436065" "if (core_req_pending)"
//ANNOTATION: "no req from pwrseq, therefore, condition not met"
//Block 100 "1059274198" "regArbFsm_next_state[1:0] = REGARB_FSM_CORE_MSTR;"
//ANNOTATION: "no req from pwrseq, therefore, condition not met"
//Block 101 "2245089703" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_REQ_ARB;"
//ANNOTATION: "no req from pwrseq, therefore, condition not met"
//Block 118 "4158541572" "BPHY_CORE_cfg_mstrReq <= 1'b1;"
//CHECKSUM: "1963556820 3205186690"
//INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.pwrseq0.upwrseq0.upwrseq_cbus_slave.upwrseq_bphyc_basecfg
//ANNOTATION: " dft_bypassArb_cfg is tied to 0 "
//Condition 8 "2145347065" "(dft_bypassArb_cfgclk ? 8'b0 : ((((rdEn_cntr[2] & (~rdEn_cntr[1])) & (~rdEn_cntr[0]))) ? rdData_hold[31:24] : ((((rdEn_cntr[2] & (~rdEn_cntr[1])) & rdEn_cntr[0])) ? rdData_hold[23:16] : ((((rdEn_cntr[2] & rdEn_cntr[1]) & (~rdEn_cntr[0]))) ? rdData_hold[15:8] : ((((rdEn_cntr[2] & rdEn_cntr[1]) & rdEn_cntr[0])) ? rdData_hold[7:0] : 8'b0))))) 1 -1" (2 "1")
//ANNOTATION: " condition not met "
//Condition 7 "61768663" "(((regArbFsm_state[1] & (~regArbFsm_state[0]))) ? (((((~dft_cycle_cntr[2]) & (~dft_cycle_cntr[1])) & dft_cycle_cntr[0]) & (~dft_reg_op))) : 1'b0) 1 -1"
//ANNOTATION: " condition not met "
//Condition 5 "2828924640" "(((regArbFsm_state[1] & (~regArbFsm_state[0]))) ? (((((~dft_cycle_cntr[2]) & (~dft_cycle_cntr[1])) & dft_cycle_cntr[0]) & dft_reg_op)) : 1'b0) 1 -1"
//ANNOTATION: " stays at 2'b00 as there are no req from pwrseq ,therefore, no transition "
//Condition 6 "989662965" "((((~regArbFsm_state[1]) & (~regArbFsm_state[0]))) ? ((((~rdEn_cntr[2]) & rdEn_cntr[1]) & (~rdEn_cntr[0]))) : (((regArbFsm_state[1] & (~regArbFsm_state[0]))) ? (((((~dft_cycle_cntr[2]) & (~dft_cycle_cntr[1])) & dft_cycle_cntr[0]) & (~dft_reg_op))) : 1'b0)) 1 -1" (1 "0")
//ANNOTATION: " stays at 2'b00 as there are no req from pwrseq ,therefore, no transition "
//Condition 4 "3092008340" "((((~regArbFsm_state[1]) & (~regArbFsm_state[0]))) ? (((wrEn_cntr[2] & wrEn_cntr[1]) & (~wrEn_cntr[0]))) : (((regArbFsm_state[1] & (~regArbFsm_state[0]))) ? (((((~dft_cycle_cntr[2]) & (~dft_cycle_cntr[1])) & dft_cycle_cntr[0]) & dft_reg_op)) : 1'b0)) 1 -1" (1 "0")
//ANNOTATION: " no req from pwrseq, therefore, condition not met "
//Condition 3 "1041119802" "((((core_req_pending & (rdEn_cntr == 3'b011)) & reg_rdData_ready)) || ((dft_req_pending & (dft_cycle_cntr == 3'b010)))) 1 -1" (2 "01")
//CHECKSUM: "1963556820 1266748792"
//INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.pwrseq0.upwrseq0.upwrseq_cbus_slave.upwrseq_bphyc_basecfg
//ANNOTATION: " no req from pwrseq ,therefore, this transition won't happen "
//Fsm regArbFsm_state "1266748792"
//Fsm regArbFsm_state "1266748792"
