Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/co-eda/Desktop/homework/P/p7/cpu_v2/mips_isim_beh.exe -prj /home/co-eda/Desktop/homework/P/p7/cpu_v2/mips_beh.prj work.mips work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/W_MUX_Wreg_3_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/W_MUX_Wdata_3_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/M_W_register.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/M_MUX_Rdata2_3_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/M_GRF_Wdata_3_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/M_EXT.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/GRF.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/F_PC.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/F_MUX_NPC_4_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/F_ExcCoder.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/F_D_register.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/E_M_register.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/E_MUX_data2_3_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/E_MUX_data12_3_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/E_MD.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/E_GRF_Wdata.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/E_ExcCoder.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/E_ALU.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/Exccoder.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/D_MUX_st_3_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/D_E_register.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/D_EXT.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/D_ExcCoder.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/D_CMP.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/CP0.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/controller.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/AT_controller.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/timer.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/CPU.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/Bridge.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v2/mips.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/co-eda/Desktop/homework/P/p7/cpu_v2/CPU.v" Line 122: Port equal is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/co-eda/Desktop/homework/P/p7/cpu_v2/CPU.v" Line 167: Port equal is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/co-eda/Desktop/homework/P/p7/cpu_v2/CPU.v" Line 275: Port M_adress is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/co-eda/Desktop/homework/P/p7/cpu_v2/CPU.v" Line 367: Port rs is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/co-eda/Desktop/homework/P/p7/cpu_v2/CPU.v" Line 450: Port equal is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 83428 KB
Fuse CPU Usage: 360 ms
Compiling module AT_controller
Compiling module F_PC
Compiling module controller
Compiling module F_ExcCoder
Compiling module F_MUX_NPC_4_1
Compiling module F_D_register
Compiling module D_ExcCoder
Compiling module D_EXT
Compiling module GRF
Compiling module D_MUX_st_3_1
Compiling module D_CMP
Compiling module D_E_register
Compiling module E_ALU
Compiling module E_MD
Compiling module E_MUX_data2_3_1
Compiling module E_ExcCoder
Compiling module E_MUX_data12_3_1
Compiling module E_GRF_Wdata_3_1
Compiling module E_M_register
Compiling module M_EXT
Compiling module Exccoder
Compiling module M_GRF_Wdata_3_1
Compiling module M_MUX_Rdata2_3_1
Compiling module CP0
Compiling module M_W_register
Compiling module W_MUX_Wdata_3_1
Compiling module W_MUX_Wreg_3_1
Compiling module CPU
Compiling module Bridge
Compiling module TC
Compiling module mips
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 32 Verilog Units
Built simulation executable /home/co-eda/Desktop/homework/P/p7/cpu_v2/mips_isim_beh.exe
Fuse Memory Usage: 91972 KB
Fuse CPU Usage: 460 ms
GCC CPU Usage: 2930 ms
