/* This file is autogenerated, do not manually alter.    */
/* If you are in the v5 tree, you can refresh headers    */
/* with the genheader utility in .../v5/scripts          */
#ifndef	MCPUPCI_PROGMODEL_DEFS_H
#define	MCPUPCI_PROGMODEL_DEFS_H

/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_VEND_ID_REG(16bit):
 * Vendor ID register
 */
#define	PCMCR_CZ_VEND_ID_REG 0x00000000
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AZ_VEND_ID_REG_RESET 0x1924


#define	PCMCRF_CZ_VEND_ID_LBN 0
#define	PCMCRF_CZ_VEND_ID_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_DEV_ID_REG(16bit):
 * Device ID register
 */
#define	PCMCR_CZ_DEV_ID_REG 0x00000002
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_DZ_DEV_ID_REG_RESET 0x903
#define	PCMCR_AC_DEV_ID_REG_RESET 0x703


#define	PCMCRF_CZ_DEV_ID_LBN 0
#define	PCMCRF_CZ_DEV_ID_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_CMD_REG(16bit):
 * Command register
 */
#define	PCMCR_CZ_CMD_REG 0x00000004
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_INTX_DIS_LBN 10
#define	PCMCRF_CZ_INTX_DIS_WIDTH 1
#define	PCMCRF_CZ_FB2B_EN_LBN 9
#define	PCMCRF_CZ_FB2B_EN_WIDTH 1
#define	PCMCRF_CZ_SERR_EN_LBN 8
#define	PCMCRF_CZ_SERR_EN_WIDTH 1
#define	PCMCRF_CZ_IDSEL_CTL_LBN 7
#define	PCMCRF_CZ_IDSEL_CTL_WIDTH 1
#define	PCMCRF_CZ_PERR_EN_LBN 6
#define	PCMCRF_CZ_PERR_EN_WIDTH 1
#define	PCMCRF_CZ_VGA_PAL_SNP_LBN 5
#define	PCMCRF_CZ_VGA_PAL_SNP_WIDTH 1
#define	PCMCRF_CZ_MWI_EN_LBN 4
#define	PCMCRF_CZ_MWI_EN_WIDTH 1
#define	PCMCRF_CZ_SPEC_CYC_LBN 3
#define	PCMCRF_CZ_SPEC_CYC_WIDTH 1
#define	PCMCRF_CZ_MST_EN_LBN 2
#define	PCMCRF_CZ_MST_EN_WIDTH 1
#define	PCMCRF_CZ_MEM_EN_LBN 1
#define	PCMCRF_CZ_MEM_EN_WIDTH 1
#define	PCMCRF_CZ_IO_EN_LBN 0
#define	PCMCRF_CZ_IO_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_STAT_REG(16bit):
 * Status register
 */
#define	PCMCR_CZ_STAT_REG 0x00000006
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AZ_STAT_REG_RESET 0x10


#define	PCMCRF_CZ_DET_PERR_LBN 15
#define	PCMCRF_CZ_DET_PERR_WIDTH 1
#define	PCMCRF_CZ_SIG_SERR_LBN 14
#define	PCMCRF_CZ_SIG_SERR_WIDTH 1
#define	PCMCRF_CZ_GOT_MABRT_LBN 13
#define	PCMCRF_CZ_GOT_MABRT_WIDTH 1
#define	PCMCRF_CZ_GOT_TABRT_LBN 12
#define	PCMCRF_CZ_GOT_TABRT_WIDTH 1
#define	PCMCRF_CZ_SIG_TABRT_LBN 11
#define	PCMCRF_CZ_SIG_TABRT_WIDTH 1
#define	PCMCRF_CZ_DEVSEL_TIM_LBN 9
#define	PCMCRF_CZ_DEVSEL_TIM_WIDTH 2
#define	PCMCRF_CZ_MDAT_PERR_LBN 8
#define	PCMCRF_CZ_MDAT_PERR_WIDTH 1
#define	PCMCRF_CZ_FB2B_CAP_LBN 7
#define	PCMCRF_CZ_FB2B_CAP_WIDTH 1
#define	PCMCRF_CZ_66MHZ_CAP_LBN 5
#define	PCMCRF_CZ_66MHZ_CAP_WIDTH 1
#define	PCMCRF_CZ_CAP_LIST_LBN 4
#define	PCMCRF_CZ_CAP_LIST_WIDTH 1
#define	PCMCRF_CZ_INTX_STAT_LBN 3
#define	PCMCRF_CZ_INTX_STAT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_REV_ID_REG(8bit):
 * Class code & revision ID register
 */
#define	PCMCR_CZ_REV_ID_REG 0x00000008
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AC_REV_ID_REG_RESET 0x0
#define	PCMCR_DZ_REV_ID_REG_RESET 0x1


#define	PCMCRF_CZ_REV_ID_LBN 0
#define	PCMCRF_CZ_REV_ID_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_CC_REG(24bit):
 * Class code register
 */
#define	PCMCR_CZ_CC_REG 0x00000009
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AZ_CC_REG_RESET 0x20000


#define	PCMCRF_CZ_BASE_CC_LBN 16
#define	PCMCRF_CZ_BASE_CC_WIDTH 8
#define	PCMCRF_CZ_SUB_CC_LBN 8
#define	PCMCRF_CZ_SUB_CC_WIDTH 8
#define	PCMCRF_CZ_PROG_IF_LBN 0
#define	PCMCRF_CZ_PROG_IF_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_CACHE_LSIZE_REG(8bit):
 * Cache line size
 */
#define	PCMCR_CZ_CACHE_LSIZE_REG 0x0000000c
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_CACHE_LSIZE_LBN 0
#define	PCMCRF_CZ_CACHE_LSIZE_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_MST_LAT_REG(8bit):
 * Master latency timer register
 */
#define	PCMCR_CZ_MST_LAT_REG 0x0000000d
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_MST_LAT_LBN 0
#define	PCMCRF_CZ_MST_LAT_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_HDR_TYPE_REG(8bit):
 * Header type register
 */
#define	PCMCR_CZ_HDR_TYPE_REG 0x0000000e
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AZ_HDR_TYPE_REG_RESET 0x80


#define	PCMCRF_CZ_MULT_FUNC_LBN 7
#define	PCMCRF_CZ_MULT_FUNC_WIDTH 1
#define	PCMCRF_CZ_TYPE_LBN 0
#define	PCMCRF_CZ_TYPE_WIDTH 7


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_BIST_REG(8bit):
 * BIST register
 */
#define	PCMCR_CZ_BIST_REG 0x0000000f
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_BIST_LBN 0
#define	PCMCRF_CZ_BIST_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_BAR0_REG(32bit):
 * Primary function base address register 0
 */
#define	PCMCR_CZ_BAR0_REG 0x00000010
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AZ_BAR0_REG_RESET 0x1


#define	PCMCRF_CZ_BAR0_LBN 4
#define	PCMCRF_CZ_BAR0_WIDTH 28
#define	PCMCRF_CZ_BAR0_PREF_LBN 3
#define	PCMCRF_CZ_BAR0_PREF_WIDTH 1
#define	PCMCRF_CZ_BAR0_TYPE_LBN 1
#define	PCMCRF_CZ_BAR0_TYPE_WIDTH 2
#define	PCMCRF_CZ_BAR0_IOM_LBN 0
#define	PCMCRF_CZ_BAR0_IOM_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_BAR_N_MASK_REG(32bit):
 * BAR n mask registers
 */
#define	PCMCR_CZ_BAR_N_MASK_REG 0x00000010
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_CZ_BAR_N_MASK_REG_STEP 4
#define	PCMCR_CZ_BAR_N_MASK_REG_ROWS 6

#define	PCMCRF_CZ_BAR_N_MASK_LO_BITS_N_LBN 1
#define	PCMCRF_CZ_BAR_N_MASK_LO_BITS_N_WIDTH 31
#define	PCMCRF_CZ_BAR_N_MASK_HI_BITS_N_LBN 0
#define	PCMCRF_CZ_BAR_N_MASK_HI_BITS_N_WIDTH 32
#define	PCMCRF_CZ_BAR_N_ENABLED_N_LBN 0
#define	PCMCRF_CZ_BAR_N_ENABLED_N_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_BAR1_REG(32bit):
 * Primary function base address register 1, BAR1 is not implemented so read only.
 */
#define	PCMCR_DZ_BAR1_REG 0x00000014
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_DZ_BAR1_LBN 0
#define	PCMCRF_DZ_BAR1_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_BAR2_LO_REG(32bit):
 * Primary function base address register 2 low bits
 */
#define	PCMCR_CZ_BAR2_LO_REG 0x00000018
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AZ_BAR2_LO_REG_RESET 0x4


#define	PCMCRF_CZ_BAR2_LO_LBN 4
#define	PCMCRF_CZ_BAR2_LO_WIDTH 28
#define	PCMCRF_CZ_BAR2_PREF_LBN 3
#define	PCMCRF_CZ_BAR2_PREF_WIDTH 1
#define	PCMCRF_CZ_BAR2_TYPE_LBN 1
#define	PCMCRF_CZ_BAR2_TYPE_WIDTH 2
#define	PCMCRF_CZ_BAR2_IOM_LBN 0
#define	PCMCRF_CZ_BAR2_IOM_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_BAR2_HI_REG(32bit):
 * Primary function base address register 2 high bits
 */
#define	PCMCR_CZ_BAR2_HI_REG 0x0000001c
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_BAR2_HI_LBN 0
#define	PCMCRF_CZ_BAR2_HI_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_BAR4_LO_REG(32bit):
 * Primary function base address register 2 low bits
 */
#define	PCMCR_CZ_BAR4_LO_REG 0x00000020
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_CZ_BAR4_LO_REG_RESET 0x4


#define	PCMCRF_CZ_BAR4_LO_LBN 4
#define	PCMCRF_CZ_BAR4_LO_WIDTH 28
#define	PCMCRF_CZ_BAR4_PREF_LBN 3
#define	PCMCRF_CZ_BAR4_PREF_WIDTH 1
#define	PCMCRF_CZ_BAR4_TYPE_LBN 1
#define	PCMCRF_CZ_BAR4_TYPE_WIDTH 2
#define	PCMCRF_CZ_BAR4_IOM_LBN 0
#define	PCMCRF_CZ_BAR4_IOM_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_BAR4_HI_REG(32bit):
 * Primary function base address register 2 high bits
 */
#define	PCMCR_CZ_BAR4_HI_REG 0x00000024
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_BAR4_HI_LBN 0
#define	PCMCRF_CZ_BAR4_HI_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_SS_VEND_ID_REG(16bit):
 * Sub-system vendor ID register
 */
#define	PCMCR_CZ_SS_VEND_ID_REG 0x0000002c
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_DZ_SS_VEND_ID_REG_RESET 0x0
#define	PCMCR_AC_SS_VEND_ID_REG_RESET 0x1924


#define	PCMCRF_CZ_SS_VEND_ID_LBN 0
#define	PCMCRF_CZ_SS_VEND_ID_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_SS_ID_REG(16bit):
 * Sub-system ID register
 */
#define	PCMCR_CZ_SS_ID_REG 0x0000002e
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AC_SS_ID_REG_RESET 0x1
#define	PCMCR_DZ_SS_ID_REG_RESET 0x2


#define	PCMCRF_CZ_SS_ID_LBN 0
#define	PCMCRF_CZ_SS_ID_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_EXP_ROM_BAR_MASK_REG(32bit):
 * Expansion ROM BAR mask register
 */
#define	PCMCR_CZ_EXP_ROM_BAR_MASK_REG 0x00000030
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_ROM_MASK_N_LBN 1
#define	PCMCRF_CZ_ROM_MASK_N_WIDTH 31
#define	PCMCRF_CZ_ROM_BAR_ENABLED_N_LBN 0
#define	PCMCRF_CZ_ROM_BAR_ENABLED_N_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_EXPROM_BAR_REG(32bit):
 * Expansion ROM base address register
 */
#define	PCMCR_CZ_EXPROM_BAR_REG 0x00000030
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_EXPROM_BAR_LBN 11
#define	PCMCRF_CZ_EXPROM_BAR_WIDTH 21
#define	PCMCRF_CZ_EXPROM_MIN_SIZE_LBN 1
#define	PCMCRF_CZ_EXPROM_MIN_SIZE_WIDTH 10
#define	PCMCRF_CZ_EXPROM_EN_LBN 0
#define	PCMCRF_CZ_EXPROM_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_CAP_PTR_REG(8bit):
 * Capability pointer register
 */
#define	PCMCR_CZ_CAP_PTR_REG 0x00000034
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AZ_CAP_PTR_REG_RESET 0x40


#define	PCMCRF_CZ_CAP_PTR_LBN 0
#define	PCMCRF_CZ_CAP_PTR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_INT_LINE_REG(8bit):
 * Interrupt line register
 */
#define	PCMCR_CZ_INT_LINE_REG 0x0000003c
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AZ_INT_LINE_REG_RESET 0xff


#define	PCMCRF_CZ_INT_LINE_LBN 0
#define	PCMCRF_CZ_INT_LINE_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_INT_PIN_REG(8bit):
 * Interrupt pin register
 */
#define	PCMCR_CZ_INT_PIN_REG 0x0000003d
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AZ_INT_PIN_REG_RESET 0x1


#define	PCMCRF_CZ_INT_PIN_LBN 0
#define	PCMCRF_CZ_INT_PIN_WIDTH 8
#define	PCMCFE_DZ_INTPIN_INTD 4
#define	PCMCFE_DZ_INTPIN_INTC 3
#define	PCMCFE_DZ_INTPIN_INTB 2
#define	PCMCFE_DZ_INTPIN_INTA 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_PM_CAP_ID_REG(8bit):
 * Power management capability ID
 */
#define	PCMCR_CZ_PM_CAP_ID_REG 0x00000040
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AZ_PM_CAP_ID_REG_RESET 0x1


#define	PCMCRF_CZ_PM_CAP_ID_LBN 0
#define	PCMCRF_CZ_PM_CAP_ID_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_PM_NXT_PTR_REG(8bit):
 * Power management next item pointer
 */
#define	PCMCR_CZ_PM_NXT_PTR_REG 0x00000041
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AZ_PM_NXT_PTR_REG_RESET 0x50


#define	PCMCRF_CZ_PM_NXT_PTR_LBN 0
#define	PCMCRF_CZ_PM_NXT_PTR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_PM_CAP_REG(16bit):
 * Power management capabilities register
 */
#define	PCMCR_CZ_PM_CAP_REG 0x00000042
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AC_PM_CAP_REG_RESET 0x1
#define	PCMCR_DZ_PM_CAP_REG_RESET 0x8ec3


#define	PCMCRF_CZ_PM_PME_SUPT_LBN 11
#define	PCMCRF_CZ_PM_PME_SUPT_WIDTH 5
#define	PCMCRF_CZ_PM_D2_SUPT_LBN 10
#define	PCMCRF_CZ_PM_D2_SUPT_WIDTH 1
#define	PCMCRF_CZ_PM_D1_SUPT_LBN 9
#define	PCMCRF_CZ_PM_D1_SUPT_WIDTH 1
#define	PCMCRF_CZ_PM_AUX_CURR_LBN 6
#define	PCMCRF_CZ_PM_AUX_CURR_WIDTH 3
#define	PCMCRF_CZ_PM_DSI_LBN 5
#define	PCMCRF_CZ_PM_DSI_WIDTH 1
#define	PCMCRF_CZ_PM_PME_CLK_LBN 3
#define	PCMCRF_CZ_PM_PME_CLK_WIDTH 1
#define	PCMCRF_CZ_PM_PME_VER_LBN 0
#define	PCMCRF_CZ_PM_PME_VER_WIDTH 3


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_PM_CS_REG(16bit):
 * Power management control & status register
 */
#define	PCMCR_CZ_PM_CS_REG 0x00000044
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AB_PM_CS_REG_RESET 0x0
#define	PCMCR_CZ_PM_CS_REG_RESET 0x8


#define	PCMCRF_CZ_PM_PME_STAT_LBN 15
#define	PCMCRF_CZ_PM_PME_STAT_WIDTH 1
#define	PCMCRF_CZ_PM_DAT_SCALE_LBN 13
#define	PCMCRF_CZ_PM_DAT_SCALE_WIDTH 2
#define	PCMCRF_CZ_PM_DAT_SEL_LBN 9
#define	PCMCRF_CZ_PM_DAT_SEL_WIDTH 4
#define	PCMCRF_CZ_PM_PME_EN_LBN 8
#define	PCMCRF_CZ_PM_PME_EN_WIDTH 1
#define	PCMCRF_CZ_NO_SOFT_RESET_LBN 3
#define	PCMCRF_CZ_NO_SOFT_RESET_WIDTH 1
#define	PCMCRF_CZ_PM_PWR_ST_LBN 0
#define	PCMCRF_CZ_PM_PWR_ST_WIDTH 2


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_MSI_CAP_ID_REG(8bit):
 * MSI capability ID
 */
#define	PCMCR_CZ_MSI_CAP_ID_REG 0x00000050
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AC_MSI_CAP_ID_REG_RESET 0x0
#define	PCMCR_DZ_MSI_CAP_ID_REG_RESET 0x5


#define	PCMCRF_CZ_MSI_CAP_ID_LBN 0
#define	PCMCRF_CZ_MSI_CAP_ID_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_MSI_NXT_PTR_REG(8bit):
 * MSI next item pointer
 */
#define	PCMCR_CZ_MSI_NXT_PTR_REG 0x00000051
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AC_MSI_NXT_PTR_REG_RESET 0x50
#define	PCMCR_DZ_MSI_NXT_PTR_REG_RESET 0x70


#define	PCMCRF_CZ_MSI_NXT_PTR_LBN 0
#define	PCMCRF_CZ_MSI_NXT_PTR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_MSI_CTL_REG(16bit):
 * MSI control register
 */
#define	PCMCR_CZ_MSI_CTL_REG 0x00000052
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_DZ_MSI_CTL_REG_RESET 0x80
#define	PCMCR_AC_MSI_CTL_REG_RESET 0x84


#define	PCMCRF_CZ_MSI_64_EN_LBN 7
#define	PCMCRF_CZ_MSI_64_EN_WIDTH 1
#define	PCMCRF_CZ_MSI_MULT_MSG_EN_LBN 4
#define	PCMCRF_CZ_MSI_MULT_MSG_EN_WIDTH 3
#define	PCMCRF_CZ_MSI_MULT_MSG_CAP_LBN 1
#define	PCMCRF_CZ_MSI_MULT_MSG_CAP_WIDTH 3
#define	PCMCRF_CZ_MSI_EN_LBN 0
#define	PCMCRF_CZ_MSI_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_MSI_ADR_LO_REG(32bit):
 * MSI low 32 bits address register
 */
#define	PCMCR_CZ_MSI_ADR_LO_REG 0x00000054
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_MSI_ADR_LO_LBN 2
#define	PCMCRF_CZ_MSI_ADR_LO_WIDTH 30


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_MSI_ADR_HI_REG(32bit):
 * MSI high 32 bits address register
 */
#define	PCMCR_CZ_MSI_ADR_HI_REG 0x00000058
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_MSI_ADR_HI_LBN 0
#define	PCMCRF_CZ_MSI_ADR_HI_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_MSI_DAT_REG(16bit):
 * MSI data register
 */
#define	PCMCR_CZ_MSI_DAT_REG 0x0000005c
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_MSI_DAT_LBN 0
#define	PCMCRF_CZ_MSI_DAT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_PCIE_CAP_LIST_REG(16bit):
 * PCIe capability list register
 */
#define	PCMCR_CZ_PCIE_CAP_LIST_REG 0x00000070
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AC_PCIE_CAP_LIST_REG_RESET 0x8010
#define	PCMCR_DZ_PCIE_CAP_LIST_REG_RESET 0xb010


#define	PCMCRF_CZ_PCIE_NXT_PTR_LBN 8
#define	PCMCRF_CZ_PCIE_NXT_PTR_WIDTH 8
#define	PCMCRF_CZ_PCIE_CAP_ID_LBN 0
#define	PCMCRF_CZ_PCIE_CAP_ID_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_PCIE_CAP_REG(16bit):
 * PCIe capability register
 */
#define	PCMCR_CZ_PCIE_CAP_REG 0x00000072
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AB_PCIE_CAP_REG_RESET 0x1
#define	PCMCR_CZ_PCIE_CAP_REG_RESET 0x2


#define	PCMCRF_CZ_PCIE_INT_MSG_NUM_LBN 9
#define	PCMCRF_CZ_PCIE_INT_MSG_NUM_WIDTH 5
#define	PCMCRF_CZ_PCIE_SLOT_IMP_LBN 8
#define	PCMCRF_CZ_PCIE_SLOT_IMP_WIDTH 1
#define	PCMCRF_CZ_PCIE_DEV_PORT_TYPE_LBN 4
#define	PCMCRF_CZ_PCIE_DEV_PORT_TYPE_WIDTH 4
#define	PCMCRF_CZ_PCIE_CAP_VER_LBN 0
#define	PCMCRF_CZ_PCIE_CAP_VER_WIDTH 4


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_DEV_CAP_REG(32bit):
 * PCIe device capabilities register
 */
#define	PCMCR_CZ_DEV_CAP_REG 0x00000074
/* hunta0=pci_f0_config_mgmt,sienaa0=pci_f0_config_mgmt */
#define	PCMCR_AB_DEV_CAP_REG_RESET 0x18
#define	PCMCR_CC_DEV_CAP_REG_RESET 0x1008018
#define	PCMCR_DZ_DEV_CAP_REG_RESET 0x10588724


#define	PCMCRF_CZ_CAP_FN_LEVEL_RESET_LBN 28
#define	PCMCRF_CZ_CAP_FN_LEVEL_RESET_WIDTH 1
#define	PCMCRF_CZ_CAP_SLOT_PWR_SCL_LBN 26
#define	PCMCRF_CZ_CAP_SLOT_PWR_SCL_WIDTH 2
#define	PCMCRF_CZ_CAP_SLOT_PWR_VAL_LBN 18
#define	PCMCRF_CZ_CAP_SLOT_PWR_VAL_WIDTH 8
#define	PCMCRF_CZ_ROLE_BASE_ERR_REPORTING_LBN 15
#define	PCMCRF_CZ_ROLE_BASE_ERR_REPORTING_WIDTH 1
#define	PCMCRF_CZ_ENDPT_L1_LAT_LBN 9
#define	PCMCRF_CZ_ENDPT_L1_LAT_WIDTH 3
#define	PCMCRF_CZ_ENDPT_L0_LAT_LBN 6
#define	PCMCRF_CZ_ENDPT_L0_LAT_WIDTH 3
#define	PCMCRF_CZ_TAG_FIELD_LBN 5
#define	PCMCRF_CZ_TAG_FIELD_WIDTH 1
#define	PCMCRF_CZ_PHAN_FUNC_LBN 3
#define	PCMCRF_CZ_PHAN_FUNC_WIDTH 2
#define	PCMCRF_CZ_MAX_PAYL_SIZE_SUPT_LBN 0
#define	PCMCRF_CZ_MAX_PAYL_SIZE_SUPT_WIDTH 3


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_DEV_CTL_REG(16bit):
 * PCIe device control register
 */
#define	PCMCR_CZ_DEV_CTL_REG 0x00000078
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AC_DEV_CTL_REG_RESET 0x2000
#define	PCMCR_DZ_DEV_CTL_REG_RESET 0x2810


#define	PCMCRF_CZ_FN_LEVEL_RESET_LBN 15
#define	PCMCRF_CZ_FN_LEVEL_RESET_WIDTH 1
#define	PCMCRF_CZ_MAX_RD_REQ_SIZE_LBN 12
#define	PCMCRF_CZ_MAX_RD_REQ_SIZE_WIDTH 3
#define	PCMCFE_CZ_MAX_RD_REQ_SIZE_4096 5
#define	PCMCFE_CZ_MAX_RD_REQ_SIZE_2048 4
#define	PCMCFE_CZ_MAX_RD_REQ_SIZE_1024 3
#define	PCMCFE_CZ_MAX_RD_REQ_SIZE_512 2
#define	PCMCFE_CZ_MAX_RD_REQ_SIZE_256 1
#define	PCMCFE_CZ_MAX_RD_REQ_SIZE_128 0
#define	PCMCRF_CZ_EN_NO_SNOOP_LBN 11
#define	PCMCRF_CZ_EN_NO_SNOOP_WIDTH 1
#define	PCMCRF_CZ_AUX_PWR_PM_EN_LBN 10
#define	PCMCRF_CZ_AUX_PWR_PM_EN_WIDTH 1
#define	PCMCRF_CZ_PHAN_FUNC_EN_LBN 9
#define	PCMCRF_CZ_PHAN_FUNC_EN_WIDTH 1
#define	PCMCRF_CZ_EXTENDED_TAG_EN_LBN 8
#define	PCMCRF_CZ_EXTENDED_TAG_EN_WIDTH 1
#define	PCMCRF_CZ_MAX_PAYL_SIZE_LBN 5
#define	PCMCRF_CZ_MAX_PAYL_SIZE_WIDTH 3
#define	PCMCFE_CZ_MAX_PAYL_SIZE_4096 5
#define	PCMCFE_CZ_MAX_PAYL_SIZE_2048 4
#define	PCMCFE_CZ_MAX_PAYL_SIZE_1024 3
#define	PCMCFE_CZ_MAX_PAYL_SIZE_512 2
#define	PCMCFE_CZ_MAX_PAYL_SIZE_256 1
#define	PCMCFE_CZ_MAX_PAYL_SIZE_128 0
#define	PCMCRF_CZ_EN_RELAX_ORDER_LBN 4
#define	PCMCRF_CZ_EN_RELAX_ORDER_WIDTH 1
#define	PCMCRF_CZ_UNSUP_REQ_RPT_EN_LBN 3
#define	PCMCRF_CZ_UNSUP_REQ_RPT_EN_WIDTH 1
#define	PCMCRF_CZ_FATAL_ERR_RPT_EN_LBN 2
#define	PCMCRF_CZ_FATAL_ERR_RPT_EN_WIDTH 1
#define	PCMCRF_CZ_NONFATAL_ERR_RPT_EN_LBN 1
#define	PCMCRF_CZ_NONFATAL_ERR_RPT_EN_WIDTH 1
#define	PCMCRF_CZ_CORR_ERR_RPT_EN_LBN 0
#define	PCMCRF_CZ_CORR_ERR_RPT_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_DEV_STAT_REG(16bit):
 * PCIe device status register
 */
#define	PCMCR_CZ_DEV_STAT_REG 0x0000007a
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_TRNS_PEND_LBN 5
#define	PCMCRF_CZ_TRNS_PEND_WIDTH 1
#define	PCMCRF_CZ_AUX_PWR_DET_LBN 4
#define	PCMCRF_CZ_AUX_PWR_DET_WIDTH 1
#define	PCMCRF_CZ_UNSUP_REQ_DET_LBN 3
#define	PCMCRF_CZ_UNSUP_REQ_DET_WIDTH 1
#define	PCMCRF_CZ_FATAL_ERR_DET_LBN 2
#define	PCMCRF_CZ_FATAL_ERR_DET_WIDTH 1
#define	PCMCRF_CZ_NONFATAL_ERR_DET_LBN 1
#define	PCMCRF_CZ_NONFATAL_ERR_DET_WIDTH 1
#define	PCMCRF_CZ_CORR_ERR_DET_LBN 0
#define	PCMCRF_CZ_CORR_ERR_DET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_LNK_CAP_REG(32bit):
 * PCIe link capabilities register
 */
#define	PCMCR_CZ_LNK_CAP_REG 0x0000007c
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AB_LNK_CAP_REG_RESET 0x1
#define	PCMCR_CC_LNK_CAP_REG_RESET 0x2
#define	PCMCR_DZ_LNK_CAP_REG_RESET 0x433c83


#define	PCMCRF_CZ_PORT_NUM_LBN 24
#define	PCMCRF_CZ_PORT_NUM_WIDTH 8
#define	PCMCRF_DZ_ASPM_OPTIONALITY_CAP_LBN 22
#define	PCMCRF_DZ_ASPM_OPTIONALITY_CAP_WIDTH 1
#define	PCMCRF_CZ_LINK_BWDITH_NOTIF_CAP_LBN 21
#define	PCMCRF_CZ_LINK_BWDITH_NOTIF_CAP_WIDTH 1
#define	PCMCRF_CZ_DATA_LINK_ACTIVE_RPT_CAP_LBN 20
#define	PCMCRF_CZ_DATA_LINK_ACTIVE_RPT_CAP_WIDTH 1
#define	PCMCRF_CZ_SURPISE_DOWN_RPT_CAP_LBN 19
#define	PCMCRF_CZ_SURPISE_DOWN_RPT_CAP_WIDTH 1
#define	PCMCRF_CZ_CLOCK_PWR_MNGMNT_CAP_LBN 18
#define	PCMCRF_CZ_CLOCK_PWR_MNGMNT_CAP_WIDTH 1
#define	PCMCRF_CZ_DEF_L1_EXIT_LAT_LBN 15
#define	PCMCRF_CZ_DEF_L1_EXIT_LAT_WIDTH 3
#define	PCMCRF_CZ_DEF_L0_EXIT_LATPORT_NUM_LBN 12
#define	PCMCRF_CZ_DEF_L0_EXIT_LATPORT_NUM_WIDTH 3
#define	PCMCRF_CZ_AS_LNK_PM_SUPT_LBN 10
#define	PCMCRF_CZ_AS_LNK_PM_SUPT_WIDTH 2
#define	PCMCRF_CZ_MAX_LNK_WIDTH_LBN 4
#define	PCMCRF_CZ_MAX_LNK_WIDTH_WIDTH 6
#define	PCMCRF_CZ_MAX_LNK_SP_LBN 0
#define	PCMCRF_CZ_MAX_LNK_SP_WIDTH 4


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_LNK_CTL_REG(16bit):
 * PCIe link control register
 */
#define	PCMCR_CZ_LNK_CTL_REG 0x00000080
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AZ_LNK_CTL_REG_RESET 0x8


#define	PCMCRF_CZ_EXT_SYNC_LBN 7
#define	PCMCRF_CZ_EXT_SYNC_WIDTH 1
#define	PCMCRF_CZ_COMM_CLK_CFG_LBN 6
#define	PCMCRF_CZ_COMM_CLK_CFG_WIDTH 1
#define	PCMCRF_CZ_LNK_RETRAIN_LBN 5
#define	PCMCRF_CZ_LNK_RETRAIN_WIDTH 1
#define	PCMCRF_CZ_LNK_DIS_LBN 4
#define	PCMCRF_CZ_LNK_DIS_WIDTH 1
#define	PCMCRF_CZ_RD_COM_BDRY_LBN 3
#define	PCMCRF_CZ_RD_COM_BDRY_WIDTH 1
#define	PCMCRF_CZ_ACT_ST_LNK_PM_CTL_LBN 0
#define	PCMCRF_CZ_ACT_ST_LNK_PM_CTL_WIDTH 2


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_LNK_STAT_REG(16bit):
 * PCIe link status register
 */
#define	PCMCR_CZ_LNK_STAT_REG 0x00000082
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_SLOT_CLK_CFG_LBN 12
#define	PCMCRF_CZ_SLOT_CLK_CFG_WIDTH 1
#define	PCMCRF_CZ_LNK_TRAIN_LBN 11
#define	PCMCRF_CZ_LNK_TRAIN_WIDTH 1
#define	PCMCRF_CZ_LNK_WIDTH_LBN 4
#define	PCMCRF_CZ_LNK_WIDTH_WIDTH 6
#define	PCMCRF_CZ_LNK_SP_LBN 0
#define	PCMCRF_CZ_LNK_SP_WIDTH 4


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_DEV_CAP2_REG(32bit):
 * PCIe Device Capabilities 2
 */
#define	PCMCR_CZ_DEV_CAP2_REG 0x00000094
/* hunta0=pci_f0_config_mgmt,sienaa0=pci_f0_config_mgmt */
#define	PCMCR_DZ_DEV_CAP2_REG_RESET 0xc181f
#define	PCMCR_CC_DEV_CAP2_REG_RESET 0x1f


#define	PCMCRF_DZ_OBFF_SUPPORTED_LBN 18
#define	PCMCRF_DZ_OBFF_SUPPORTED_WIDTH 2
#define	PCMCRF_DZ_TPH_CMPL_SUPPORTED_LBN 12
#define	PCMCRF_DZ_TPH_CMPL_SUPPORTED_WIDTH 2
#define	PCMCRF_DZ_LTR_M_SUPPORTED_LBN 11
#define	PCMCRF_DZ_LTR_M_SUPPORTED_WIDTH 1
#define	PCMCRF_CC_CMPL_TIMEOUT_DIS_LBN 4
#define	PCMCRF_CC_CMPL_TIMEOUT_DIS_WIDTH 1
#define	PCMCRF_DZ_CMPL_TIMEOUT_DIS_SUPPORTED_LBN 4
#define	PCMCRF_DZ_CMPL_TIMEOUT_DIS_SUPPORTED_WIDTH 1
#define	PCMCRF_CZ_CMPL_TIMEOUT_LBN 0
#define	PCMCRF_CZ_CMPL_TIMEOUT_WIDTH 4
#define	PCMCFE_CZ_CMPL_TIMEOUT_17000_TO_6400MS 14
#define	PCMCFE_CZ_CMPL_TIMEOUT_4000_TO_1300MS 13
#define	PCMCFE_CZ_CMPL_TIMEOUT_1000_TO_3500MS 10
#define	PCMCFE_CZ_CMPL_TIMEOUT_260_TO_900MS 9
#define	PCMCFE_CZ_CMPL_TIMEOUT_65_TO_210MS 6
#define	PCMCFE_CZ_CMPL_TIMEOUT_16_TO_55MS 5
#define	PCMCFE_CZ_CMPL_TIMEOUT_1_TO_10MS 2
#define	PCMCFE_CZ_CMPL_TIMEOUT_50_TO_100US 1
#define	PCMCFE_CZ_CMPL_TIMEOUT_DEFAULT 0


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_DEV_CTL2_REG(16bit):
 * PCIe Device Control 2
 */
#define	PCMCR_CZ_DEV_CTL2_REG 0x00000098
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_CC_DEV_CTL2_REG_RESET 0x10
#define	PCMCR_DZ_DEV_CTL2_REG_RESET 0x0


#define	PCMCRF_DZ_OBFF_ENABLE_LBN 13
#define	PCMCRF_DZ_OBFF_ENABLE_WIDTH 2
#define	PCMCRF_DZ_LTR_ENABLE_LBN 10
#define	PCMCRF_DZ_LTR_ENABLE_WIDTH 1
#define	PCMCRF_DZ_IDO_COMPLETION_ENABLE_LBN 9
#define	PCMCRF_DZ_IDO_COMPLETION_ENABLE_WIDTH 1
#define	PCMCRF_DZ_IDO_REQUEST_ENABLE_LBN 8
#define	PCMCRF_DZ_IDO_REQUEST_ENABLE_WIDTH 1
#define	PCMCRF_CZ_CMPL_TIMEOUT_DIS_CTL_LBN 4
#define	PCMCRF_CZ_CMPL_TIMEOUT_DIS_CTL_WIDTH 1
#define	PCMCRF_CZ_CMPL_TIMEOUT_CTL_LBN 0
#define	PCMCRF_CZ_CMPL_TIMEOUT_CTL_WIDTH 4


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_LNK_CAP2_REG(32bit):
 * PCIe Link Capability 2
 */
#define	PCMCR_DZ_LNK_CAP2_REG 0x0000009c
/* hunta0=pci_f0_config_mgmt */
#define	PCMCR_DZ_LNK_CAP2_REG_RESET 0xe


#define	PCMCRF_DZ_LNK_SPEED_SUP_LBN 1
#define	PCMCRF_DZ_LNK_SPEED_SUP_WIDTH 7


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_LNK_CTL2_REG(16bit):
 * PCIe Link Control 2
 */
#define	PCMCR_CZ_LNK_CTL2_REG 0x000000a0
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_CC_LNK_CTL2_REG_RESET 0x2
#define	PCMCR_DZ_LNK_CTL2_REG_RESET 0x3


#define	PCMCRF_CZ_POLLING_DEEMPH_LVL_LBN 12
#define	PCMCRF_CZ_POLLING_DEEMPH_LVL_WIDTH 1
#define	PCMCRF_CZ_COMPLIANCE_SOS_CTL_LBN 11
#define	PCMCRF_CZ_COMPLIANCE_SOS_CTL_WIDTH 1
#define	PCMCRF_CZ_ENTER_MODIFIED_COMPLIANCE_CTL_LBN 10
#define	PCMCRF_CZ_ENTER_MODIFIED_COMPLIANCE_CTL_WIDTH 1
#define	PCMCRF_CZ_TRANSMIT_MARGIN_LBN 7
#define	PCMCRF_CZ_TRANSMIT_MARGIN_WIDTH 3
#define	PCMCRF_CZ_SELECT_DEEMPH_LBN 6
#define	PCMCRF_CZ_SELECT_DEEMPH_WIDTH 1
#define	PCMCRF_CZ_HW_AUTONOMOUS_SPEED_DIS_LBN 5
#define	PCMCRF_CZ_HW_AUTONOMOUS_SPEED_DIS_WIDTH 1
#define	PCMCRF_CZ_ENTER_COMPLIANCE_CTL_LBN 4
#define	PCMCRF_CZ_ENTER_COMPLIANCE_CTL_WIDTH 1
#define	PCMCRF_CZ_TGT_LNK_SPEED_CTL_LBN 0
#define	PCMCRF_CZ_TGT_LNK_SPEED_CTL_WIDTH 4
#define	PCMCFE_DZ_LCTL2_TGT_SPEED_GEN3 3
#define	PCMCFE_DZ_LCTL2_TGT_SPEED_GEN2 2
#define	PCMCFE_DZ_LCTL2_TGT_SPEED_GEN1 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_LNK_STAT2_REG(16bit):
 * PCIe Link Status 2
 */
#define	PCMCR_CZ_LNK_STAT2_REG 0x000000a2
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_CURRENT_DEEMPH_LBN 0
#define	PCMCRF_CZ_CURRENT_DEEMPH_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_MSIX_CAP_ID_REG(8bit):
 * MSIX Capability ID
 */
#define	PCMCR_CZ_MSIX_CAP_ID_REG 0x000000b0
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_BZ_MSIX_CAP_ID_REG_RESET 0x11


#define	PCMCRF_CZ_MSIX_CAP_ID_LBN 0
#define	PCMCRF_CZ_MSIX_CAP_ID_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_MSIX_NXT_PTR_REG(8bit):
 * MSIX Capability Next Capability Ptr
 */
#define	PCMCR_CZ_MSIX_NXT_PTR_REG 0x000000b1
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_BC_MSIX_NXT_PTR_REG_RESET 0xb0
#define	PCMCR_DZ_MSIX_NXT_PTR_REG_RESET 0xd0


#define	PCMCRF_CZ_MSIX_NXT_PTR_LBN 0
#define	PCMCRF_CZ_MSIX_NXT_PTR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_MSIX_CTL_REG(16bit):
 * MSIX control register
 */
#define	PCMCR_CZ_MSIX_CTL_REG 0x000000b2
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_CC_MSIX_CTL_REG_RESET 0x3ff
#define	PCMCR_DZ_MSIX_CTL_REG_RESET 0x1ff
#define	PCMCR_BB_MSIX_CTL_REG_RESET 0x3f


#define	PCMCRF_CZ_MSIX_EN_LBN 15
#define	PCMCRF_CZ_MSIX_EN_WIDTH 1
#define	PCMCRF_CZ_MSIX_FUNC_MASK_LBN 14
#define	PCMCRF_CZ_MSIX_FUNC_MASK_WIDTH 1
#define	PCMCRF_CZ_MSIX_TBL_SIZE_LBN 0
#define	PCMCRF_CZ_MSIX_TBL_SIZE_WIDTH 11


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_MSIX_TBL_BASE_REG(32bit):
 * MSIX Capability Vector Table Base
 */
#define	PCMCR_CZ_MSIX_TBL_BASE_REG 0x000000b4
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_BC_MSIX_TBL_BASE_REG_RESET 0xff0001
#define	PCMCR_DZ_MSIX_TBL_BASE_REG_RESET 0x4


#define	PCMCRF_CZ_MSIX_TBL_OFF_LBN 3
#define	PCMCRF_CZ_MSIX_TBL_OFF_WIDTH 29
#define	PCMCRF_CZ_MSIX_TBL_BIR_LBN 0
#define	PCMCRF_CZ_MSIX_TBL_BIR_WIDTH 3


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_MSIX_PBA_BASE_REG(32bit):
 * MSIX Capability PBA Base
 */
#define	PCMCR_CZ_MSIX_PBA_BASE_REG 0x000000b8
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_BB_MSIX_PBA_BASE_REG_RESET 0xff2001
#define	PCMCR_CC_MSIX_PBA_BASE_REG_RESET 0x40002
#define	PCMCR_DZ_MSIX_PBA_BASE_REG_RESET 0x2004


#define	PCMCRF_CZ_MSIX_PBA_OFF_LBN 3
#define	PCMCRF_CZ_MSIX_PBA_OFF_WIDTH 29
#define	PCMCRF_CZ_MSIX_PBA_BIR_LBN 0
#define	PCMCRF_CZ_MSIX_PBA_BIR_WIDTH 3


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_VPD_CAP_CTL_REG(8bit):
 * VPD control and capabilities register
 */
#define	PCMCR_CZ_VPD_CAP_CTL_REG 0x000000d0
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_CZ_VPD_CAP_CTL_REG_RESET 0x3


#define	PCMCRF_CZ_VPD_FLAG_LBN 31
#define	PCMCRF_CZ_VPD_FLAG_WIDTH 1
#define	PCMCRF_CZ_VPD_ADDR_LBN 16
#define	PCMCRF_CZ_VPD_ADDR_WIDTH 15
#define	PCMCRF_CZ_VPD_NXT_PTR_LBN 8
#define	PCMCRF_CZ_VPD_NXT_PTR_WIDTH 8
#define	PCMCRF_CZ_VPD_CAP_ID_LBN 0
#define	PCMCRF_CZ_VPD_CAP_ID_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_VPD_CAP_DATA_REG(32bit):
 * documentation to be written for sum_PC_VPD_CAP_DATA_REG
 */
#define	PCMCR_CZ_VPD_CAP_DATA_REG 0x000000d4
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_VPD_DATA_LBN 0
#define	PCMCRF_CZ_VPD_DATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_AER_CAP_HDR_REG(32bit):
 * AER capability header register
 */
#define	PCMCR_CZ_AER_CAP_HDR_REG 0x00000100
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AC_AER_CAP_HDR_REG_RESET 0x10001
#define	PCMCR_DZ_AER_CAP_HDR_REG_RESET 0x14010001


#define	PCMCRF_CZ_AERCAPHDR_NXT_PTR_LBN 20
#define	PCMCRF_CZ_AERCAPHDR_NXT_PTR_WIDTH 12
#define	PCMCRF_CZ_AERCAPHDR_VER_LBN 16
#define	PCMCRF_CZ_AERCAPHDR_VER_WIDTH 4
#define	PCMCRF_CZ_AERCAPHDR_ID_LBN 0
#define	PCMCRF_CZ_AERCAPHDR_ID_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_AER_UNCORR_ERR_STAT_REG(32bit):
 * AER Uncorrectable error status register
 */
#define	PCMCR_CZ_AER_UNCORR_ERR_STAT_REG 0x00000104
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_UNSUPT_REQ_ERR_STAT_LBN 20
#define	PCMCRF_CZ_UNSUPT_REQ_ERR_STAT_WIDTH 1
#define	PCMCRF_CZ_ECRC_ERR_STAT_LBN 19
#define	PCMCRF_CZ_ECRC_ERR_STAT_WIDTH 1
#define	PCMCRF_CZ_MALF_TLP_STAT_LBN 18
#define	PCMCRF_CZ_MALF_TLP_STAT_WIDTH 1
#define	PCMCRF_CZ_RX_OVF_STAT_LBN 17
#define	PCMCRF_CZ_RX_OVF_STAT_WIDTH 1
#define	PCMCRF_CZ_UNEXP_COMP_STAT_LBN 16
#define	PCMCRF_CZ_UNEXP_COMP_STAT_WIDTH 1
#define	PCMCRF_CZ_COMP_ABRT_STAT_LBN 15
#define	PCMCRF_CZ_COMP_ABRT_STAT_WIDTH 1
#define	PCMCRF_CZ_COMP_TIMEOUT_STAT_LBN 14
#define	PCMCRF_CZ_COMP_TIMEOUT_STAT_WIDTH 1
#define	PCMCRF_CZ_FC_PROTO_ERR_STAT_LBN 13
#define	PCMCRF_CZ_FC_PROTO_ERR_STAT_WIDTH 1
#define	PCMCRF_CZ_PSON_TLP_STAT_LBN 12
#define	PCMCRF_CZ_PSON_TLP_STAT_WIDTH 1
#define	PCMCRF_CZ_DL_PROTO_ERR_STAT_LBN 4
#define	PCMCRF_CZ_DL_PROTO_ERR_STAT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_AER_UNCORR_ERR_MASK_REG(32bit):
 * AER Uncorrectable error mask register
 */
#define	PCMCR_CZ_AER_UNCORR_ERR_MASK_REG 0x00000108
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AC_AER_UNCORR_ERR_MASK_REG_RESET 0x0
#define	PCMCR_DZ_AER_UNCORR_ERR_MASK_REG_RESET 0x400000


#define	PCMCRF_DZ_ATOMIC_OP_EGR_BLOCKED_MASK_LBN 24
#define	PCMCRF_DZ_ATOMIC_OP_EGR_BLOCKED_MASK_WIDTH 1
#define	PCMCRF_DZ_UNCORR_INT_ERR_MASK_LBN 22
#define	PCMCRF_DZ_UNCORR_INT_ERR_MASK_WIDTH 1
#define	PCMCRF_CZ_UNSUPT_REQ_ERR_MASK_LBN 20
#define	PCMCRF_CZ_UNSUPT_REQ_ERR_MASK_WIDTH 1
#define	PCMCRF_CZ_ECRC_ERR_MASK_LBN 19
#define	PCMCRF_CZ_ECRC_ERR_MASK_WIDTH 1
#define	PCMCRF_CZ_MALF_TLP_MASK_LBN 18
#define	PCMCRF_CZ_MALF_TLP_MASK_WIDTH 1
#define	PCMCRF_CZ_RX_OVF_MASK_LBN 17
#define	PCMCRF_CZ_RX_OVF_MASK_WIDTH 1
#define	PCMCRF_CZ_UNEXP_COMP_MASK_LBN 16
#define	PCMCRF_CZ_UNEXP_COMP_MASK_WIDTH 1
#define	PCMCRF_CZ_COMP_ABRT_MASK_LBN 15
#define	PCMCRF_CZ_COMP_ABRT_MASK_WIDTH 1
#define	PCMCRF_CZ_COMP_TIMEOUT_MASK_LBN 14
#define	PCMCRF_CZ_COMP_TIMEOUT_MASK_WIDTH 1
#define	PCMCRF_CZ_FC_PROTO_ERR_MASK_LBN 13
#define	PCMCRF_CZ_FC_PROTO_ERR_MASK_WIDTH 1
#define	PCMCRF_CZ_PSON_TLP_MASK_LBN 12
#define	PCMCRF_CZ_PSON_TLP_MASK_WIDTH 1
#define	PCMCRF_CZ_DL_PROTO_ERR_MASK_LBN 4
#define	PCMCRF_CZ_DL_PROTO_ERR_MASK_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_AER_UNCORR_ERR_SEV_REG(32bit):
 * AER Uncorrectable error severity register
 */
#define	PCMCR_CZ_AER_UNCORR_ERR_SEV_REG 0x0000010c
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_UNSUPT_REQ_ERR_SEV_LBN 20
#define	PCMCRF_CZ_UNSUPT_REQ_ERR_SEV_WIDTH 1
#define	PCMCRF_CZ_ECRC_ERR_SEV_LBN 19
#define	PCMCRF_CZ_ECRC_ERR_SEV_WIDTH 1
#define	PCMCRF_CZ_MALF_TLP_SEV_LBN 18
#define	PCMCRF_CZ_MALF_TLP_SEV_WIDTH 1
#define	PCMCRF_CZ_RX_OVF_SEV_LBN 17
#define	PCMCRF_CZ_RX_OVF_SEV_WIDTH 1
#define	PCMCRF_CZ_UNEXP_COMP_SEV_LBN 16
#define	PCMCRF_CZ_UNEXP_COMP_SEV_WIDTH 1
#define	PCMCRF_CZ_COMP_ABRT_SEV_LBN 15
#define	PCMCRF_CZ_COMP_ABRT_SEV_WIDTH 1
#define	PCMCRF_CZ_COMP_TIMEOUT_SEV_LBN 14
#define	PCMCRF_CZ_COMP_TIMEOUT_SEV_WIDTH 1
#define	PCMCRF_CZ_FC_PROTO_ERR_SEV_LBN 13
#define	PCMCRF_CZ_FC_PROTO_ERR_SEV_WIDTH 1
#define	PCMCRF_CZ_PSON_TLP_SEV_LBN 12
#define	PCMCRF_CZ_PSON_TLP_SEV_WIDTH 1
#define	PCMCRF_CZ_DL_PROTO_ERR_SEV_LBN 4
#define	PCMCRF_CZ_DL_PROTO_ERR_SEV_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_AER_CORR_ERR_STAT_REG(32bit):
 * AER Correctable error status register
 */
#define	PCMCR_CZ_AER_CORR_ERR_STAT_REG 0x00000110
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_ADVSY_NON_FATAL_STAT_LBN 13
#define	PCMCRF_CZ_ADVSY_NON_FATAL_STAT_WIDTH 1
#define	PCMCRF_CZ_RPLY_TMR_TOUT_STAT_LBN 12
#define	PCMCRF_CZ_RPLY_TMR_TOUT_STAT_WIDTH 1
#define	PCMCRF_CZ_RPLAY_NUM_RO_STAT_LBN 8
#define	PCMCRF_CZ_RPLAY_NUM_RO_STAT_WIDTH 1
#define	PCMCRF_CZ_BAD_DLLP_STAT_LBN 7
#define	PCMCRF_CZ_BAD_DLLP_STAT_WIDTH 1
#define	PCMCRF_CZ_BAD_TLP_STAT_LBN 6
#define	PCMCRF_CZ_BAD_TLP_STAT_WIDTH 1
#define	PCMCRF_CZ_RX_ERR_STAT_LBN 0
#define	PCMCRF_CZ_RX_ERR_STAT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_AER_CORR_ERR_MASK_REG(32bit):
 * AER Correctable error status register
 */
#define	PCMCR_CZ_AER_CORR_ERR_MASK_REG 0x00000114
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_ADVSY_NON_FATAL_MASK_LBN 13
#define	PCMCRF_CZ_ADVSY_NON_FATAL_MASK_WIDTH 1
#define	PCMCRF_CZ_RPLY_TMR_TOUT_MASK_LBN 12
#define	PCMCRF_CZ_RPLY_TMR_TOUT_MASK_WIDTH 1
#define	PCMCRF_CZ_RPLAY_NUM_RO_MASK_LBN 8
#define	PCMCRF_CZ_RPLAY_NUM_RO_MASK_WIDTH 1
#define	PCMCRF_CZ_BAD_DLLP_MASK_LBN 7
#define	PCMCRF_CZ_BAD_DLLP_MASK_WIDTH 1
#define	PCMCRF_CZ_BAD_TLP_MASK_LBN 6
#define	PCMCRF_CZ_BAD_TLP_MASK_WIDTH 1
#define	PCMCRF_CZ_RX_ERR_MASK_LBN 0
#define	PCMCRF_CZ_RX_ERR_MASK_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_AER_CAP_CTL_REG(32bit):
 * AER capability and control register
 */
#define	PCMCR_CZ_AER_CAP_CTL_REG 0x00000118
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_AC_AER_CAP_CTL_REG_RESET 0x0
#define	PCMCR_DZ_AER_CAP_CTL_REG_RESET 0xa0


#define	PCMCRF_CZ_ECRC_CHK_EN_LBN 8
#define	PCMCRF_CZ_ECRC_CHK_EN_WIDTH 1
#define	PCMCRF_CZ_ECRC_CHK_CAP_LBN 7
#define	PCMCRF_CZ_ECRC_CHK_CAP_WIDTH 1
#define	PCMCRF_CZ_ECRC_GEN_EN_LBN 6
#define	PCMCRF_CZ_ECRC_GEN_EN_WIDTH 1
#define	PCMCRF_CZ_ECRC_GEN_CAP_LBN 5
#define	PCMCRF_CZ_ECRC_GEN_CAP_WIDTH 1
#define	PCMCRF_CZ_1ST_ERR_PTR_LBN 0
#define	PCMCRF_CZ_1ST_ERR_PTR_WIDTH 5


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_AER_HDR_LOG_REG(128bit):
 * AER Header log register
 */
#define	PCMCR_CZ_AER_HDR_LOG_REG 0x0000011c
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_HDR_LOG_LBN 0
#define	PCMCRF_CZ_HDR_LOG_WIDTH 128


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_DEVSN_CAP_HDR_REG(32bit):
 * Device serial number capability header register
 */
#define	PCMCR_CZ_DEVSN_CAP_HDR_REG 0x00000140
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_DZ_DEVSN_CAP_HDR_REG_RESET 0x15010003
#define	PCMCR_CC_DEVSN_CAP_HDR_REG_RESET 0x10003


#define	PCMCRF_CZ_DEVSNCAPHDR_NXT_PTR_LBN 20
#define	PCMCRF_CZ_DEVSNCAPHDR_NXT_PTR_WIDTH 12
#define	PCMCRF_CZ_DEVSNCAPHDR_VER_LBN 16
#define	PCMCRF_CZ_DEVSNCAPHDR_VER_WIDTH 4
#define	PCMCRF_CZ_DEVSNCAPHDR_ID_LBN 0
#define	PCMCRF_CZ_DEVSNCAPHDR_ID_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_DEVSN_DWORD0_REG(32bit):
 * Device serial number DWORD0
 */
#define	PCMCR_CZ_DEVSN_DWORD0_REG 0x00000144
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_DEVSN_DWORD0_LBN 0
#define	PCMCRF_CZ_DEVSN_DWORD0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_DEVSN_DWORD1_REG(32bit):
 * Device serial number DWORD0
 */
#define	PCMCR_CZ_DEVSN_DWORD1_REG 0x00000148
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_DEVSN_DWORD1_LBN 0
#define	PCMCRF_CZ_DEVSN_DWORD1_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_ARI_CAP_HDR_REG(32bit):
 * ARI capability header register
 */
#define	PCMCR_CZ_ARI_CAP_HDR_REG 0x00000150
/* sienaa0,hunta0=pci_f0_config_mgmt */
#define	PCMCR_DZ_ARI_CAP_HDR_REG_RESET 0x1601000e
#define	PCMCR_CC_ARI_CAP_HDR_REG_RESET 0x1000e


#define	PCMCRF_CZ_ARICAPHDR_NXT_PTR_LBN 20
#define	PCMCRF_CZ_ARICAPHDR_NXT_PTR_WIDTH 12
#define	PCMCRF_CZ_ARICAPHDR_VER_LBN 16
#define	PCMCRF_CZ_ARICAPHDR_VER_WIDTH 4
#define	PCMCRF_CZ_ARICAPHDR_ID_LBN 0
#define	PCMCRF_CZ_ARICAPHDR_ID_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_ARI_CAP_REG(16bit):
 * ARI Capabilities
 */
#define	PCMCR_CZ_ARI_CAP_REG 0x00000154
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_ARI_NXT_FN_NUM_LBN 8
#define	PCMCRF_CZ_ARI_NXT_FN_NUM_WIDTH 8
#define	PCMCRF_CZ_ARI_ACS_FNGRP_CAP_LBN 1
#define	PCMCRF_CZ_ARI_ACS_FNGRP_CAP_WIDTH 1
#define	PCMCRF_CZ_ARI_MFVC_FNGRP_CAP_LBN 0
#define	PCMCRF_CZ_ARI_MFVC_FNGRP_CAP_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CZ_ARI_CTL_REG(16bit):
 * ARI Control
 */
#define	PCMCR_CZ_ARI_CTL_REG 0x00000156
/* sienaa0,hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_ARI_FN_GRP_LBN 4
#define	PCMCRF_CZ_ARI_FN_GRP_WIDTH 3
#define	PCMCRF_CZ_ARI_ACS_FNGRP_EN_LBN 1
#define	PCMCRF_CZ_ARI_ACS_FNGRP_EN_WIDTH 1
#define	PCMCRF_CZ_ARI_MFVC_FNGRP_EN_LBN 0
#define	PCMCRF_CZ_ARI_MFVC_FNGRP_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_SEC_PCIE_CAP_REG(32bit):
 * Secondary PCIE Capability Register
 */
#define	PCMCR_DZ_SEC_PCIE_CAP_REG 0x00000160
/* hunta0=pci_f0_config_mgmt */
#define	PCMCR_DZ_SEC_PCIE_CAP_REG_RESET 0x18010019


#define	PCMCRF_DZ_SEC_NXT_PTR_LBN 20
#define	PCMCRF_DZ_SEC_NXT_PTR_WIDTH 12
#define	PCMCRF_DZ_SEC_VERSION_LBN 16
#define	PCMCRF_DZ_SEC_VERSION_WIDTH 4
#define	PCMCRF_DZ_SEC_EXT_CAP_ID_LBN 0
#define	PCMCRF_DZ_SEC_EXT_CAP_ID_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_CAP_HDR_REG(32bit):
 * SRIOV capability header register
 */
#define	PCMCR_CC_SRIOV_CAP_HDR_REG 0x00000160
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_CAP_HDR_REG(32bit):
 * SRIOV capability header register
 */
#define	PCMCR_DZ_SRIOV_CAP_HDR_REG 0x00000180
/* hunta0=pci_f0_config_mgmt */
#define	PCMCR_CC_SRIOV_CAP_HDR_REG_RESET 0x10010
#define	PCMCR_DZ_SRIOV_CAP_HDR_REG_RESET 0x1c010010


#define	PCMCRF_CZ_SRIOVCAPHDR_NXT_PTR_LBN 20
#define	PCMCRF_CZ_SRIOVCAPHDR_NXT_PTR_WIDTH 12
#define	PCMCRF_CZ_SRIOVCAPHDR_VER_LBN 16
#define	PCMCRF_CZ_SRIOVCAPHDR_VER_WIDTH 4
#define	PCMCRF_CZ_SRIOVCAPHDR_ID_LBN 0
#define	PCMCRF_CZ_SRIOVCAPHDR_ID_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_CAP_REG(32bit):
 * SRIOV Capabilities
 */
#define	PCMCR_CC_SRIOV_CAP_REG 0x00000164
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_CAP_REG(32bit):
 * SRIOV Capabilities
 */
#define	PCMCR_DZ_SRIOV_CAP_REG 0x00000184
/* hunta0=pci_f0_config_mgmt */
#define	PCMCR_CC_SRIOV_CAP_REG_RESET 0x0
#define	PCMCR_DZ_SRIOV_CAP_REG_RESET 0x2


#define	PCMCRF_CZ_VF_MIGR_INT_MSG_NUM_LBN 21
#define	PCMCRF_CZ_VF_MIGR_INT_MSG_NUM_WIDTH 11
#define	PCMCRF_DZ_VF_ARI_CAP_PRESV_LBN 1
#define	PCMCRF_DZ_VF_ARI_CAP_PRESV_WIDTH 1
#define	PCMCRF_CZ_VF_MIGR_CAP_LBN 0
#define	PCMCRF_CZ_VF_MIGR_CAP_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_LINK_CONTROL3_REG(32bit):
 * Link Control 3.
 */
#define	PCMCR_DZ_LINK_CONTROL3_REG 0x00000164
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_DZ_LINK_EQ_INT_EN_LBN 1
#define	PCMCRF_DZ_LINK_EQ_INT_EN_WIDTH 1
#define	PCMCRF_DZ_PERFORM_EQL_LBN 0
#define	PCMCRF_DZ_PERFORM_EQL_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_CTL_REG(16bit):
 * SRIOV Control
 */
#define	PCMCR_CC_SRIOV_CTL_REG 0x00000168
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_CTL_REG(16bit):
 * SRIOV Control
 */
#define	PCMCR_DZ_SRIOV_CTL_REG 0x00000188
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_VF_ARI_CAP_HRCHY_LBN 4
#define	PCMCRF_CZ_VF_ARI_CAP_HRCHY_WIDTH 1
#define	PCMCRF_CZ_VF_MSE_LBN 3
#define	PCMCRF_CZ_VF_MSE_WIDTH 1
#define	PCMCRF_CZ_VF_MIGR_INT_EN_LBN 2
#define	PCMCRF_CZ_VF_MIGR_INT_EN_WIDTH 1
#define	PCMCRF_CZ_VF_MIGR_EN_LBN 1
#define	PCMCRF_CZ_VF_MIGR_EN_WIDTH 1
#define	PCMCRF_CZ_VF_EN_LBN 0
#define	PCMCRF_CZ_VF_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_LANE_ERROR_STAT_REG(32bit):
 * Lane Error Status Register.
 */
#define	PCMCR_DZ_LANE_ERROR_STAT_REG 0x00000168
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_DZ_LANE_STATUS_LBN 0
#define	PCMCRF_DZ_LANE_STATUS_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_STAT_REG(16bit):
 * SRIOV Status
 */
#define	PCMCR_CC_SRIOV_STAT_REG 0x0000016a
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_STAT_REG(16bit):
 * SRIOV Status
 */
#define	PCMCR_DZ_SRIOV_STAT_REG 0x0000018a
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_VF_MIGR_STAT_LBN 0
#define	PCMCRF_CZ_VF_MIGR_STAT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_LANE01_EQU_CONTROL_REG(32bit):
 * Lanes 0,1 Equalization Control Register.
 */
#define	PCMCR_DZ_LANE01_EQU_CONTROL_REG 0x0000016c
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_DZ_LANE1_EQ_CTRL_LBN 16
#define	PCMCRF_DZ_LANE1_EQ_CTRL_WIDTH 16
#define	PCMCRF_DZ_LANE0_EQ_CTRL_LBN 0
#define	PCMCRF_DZ_LANE0_EQ_CTRL_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_INITIALVFS_REG(16bit):
 * SRIOV Initial VFs
 */
#define	PCMCR_CC_SRIOV_INITIALVFS_REG 0x0000016c
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_INITIALVFS_REG(16bit):
 * SRIOV Initial VFs
 */
#define	PCMCR_DZ_SRIOV_INITIALVFS_REG 0x0000018c
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_VF_INITIALVFS_LBN 0
#define	PCMCRF_CZ_VF_INITIALVFS_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_TOTALVFS_REG(10bit):
 * SRIOV Total VFs
 */
#define	PCMCR_CC_SRIOV_TOTALVFS_REG 0x0000016e
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_TOTALVFS_REG(10bit):
 * SRIOV Total VFs
 */
#define	PCMCR_DZ_SRIOV_TOTALVFS_REG 0x0000018e
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_VF_TOTALVFS_LBN 0
#define	PCMCRF_CZ_VF_TOTALVFS_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_LANE23_EQU_CONTROL_REG(32bit):
 * Lanes 2,3 Equalization Control Register.
 */
#define	PCMCR_DZ_LANE23_EQU_CONTROL_REG 0x00000170
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_DZ_LANE3_EQ_CTRL_LBN 16
#define	PCMCRF_DZ_LANE3_EQ_CTRL_WIDTH 16
#define	PCMCRF_DZ_LANE2_EQ_CTRL_LBN 0
#define	PCMCRF_DZ_LANE2_EQ_CTRL_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_NUMVFS_REG(16bit):
 * SRIOV Number of VFs
 */
#define	PCMCR_CC_SRIOV_NUMVFS_REG 0x00000170
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_NUMVFS_REG(16bit):
 * SRIOV Number of VFs
 */
#define	PCMCR_DZ_SRIOV_NUMVFS_REG 0x00000190
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_VF_NUMVFS_LBN 0
#define	PCMCRF_CZ_VF_NUMVFS_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_FN_DPND_LNK_REG(16bit):
 * SRIOV Function dependency link
 */
#define	PCMCR_CC_SRIOV_FN_DPND_LNK_REG 0x00000172
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_FN_DPND_LNK_REG(16bit):
 * SRIOV Function dependency link
 */
#define	PCMCR_DZ_SRIOV_FN_DPND_LNK_REG 0x00000192
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_SRIOV_FN_DPND_LNK_LBN 0
#define	PCMCRF_CZ_SRIOV_FN_DPND_LNK_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_LANE45_EQU_CONTROL_REG(32bit):
 * Lanes 4,5 Equalization Control Register.
 */
#define	PCMCR_DZ_LANE45_EQU_CONTROL_REG 0x00000174
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_DZ_LANE5_EQ_CTRL_LBN 16
#define	PCMCRF_DZ_LANE5_EQ_CTRL_WIDTH 16
#define	PCMCRF_DZ_LANE4_EQ_CTRL_LBN 0
#define	PCMCRF_DZ_LANE4_EQ_CTRL_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_1STVF_OFFSET_REG(16bit):
 * SRIOV First VF Offset
 */
#define	PCMCR_CC_SRIOV_1STVF_OFFSET_REG 0x00000174
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_1STVF_OFFSET_REG(16bit):
 * SRIOV First VF Offset
 */
#define	PCMCR_DZ_SRIOV_1STVF_OFFSET_REG 0x00000194
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_VF_1STVF_OFFSET_LBN 0
#define	PCMCRF_CZ_VF_1STVF_OFFSET_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_VFSTRIDE_REG(16bit):
 * SRIOV VF Stride
 */
#define	PCMCR_CC_SRIOV_VFSTRIDE_REG 0x00000176
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_VFSTRIDE_REG(16bit):
 * SRIOV VF Stride
 */
#define	PCMCR_DZ_SRIOV_VFSTRIDE_REG 0x00000196
/* hunta0=pci_f0_config_mgmt */
#define	PCMCR_CC_SRIOV_VFSTRIDE_REG_RESET 0x0
#define	PCMCR_DZ_SRIOV_VFSTRIDE_REG_RESET 0x1


#define	PCMCRF_CZ_VF_VFSTRIDE_LBN 0
#define	PCMCRF_CZ_VF_VFSTRIDE_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_LANE67_EQU_CONTROL_REG(32bit):
 * Lanes 6,7 Equalization Control Register.
 */
#define	PCMCR_DZ_LANE67_EQU_CONTROL_REG 0x00000178
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_DZ_LANE7_EQ_CTRL_LBN 16
#define	PCMCRF_DZ_LANE7_EQ_CTRL_WIDTH 16
#define	PCMCRF_DZ_LANE6_EQ_CTRL_LBN 0
#define	PCMCRF_DZ_LANE6_EQ_CTRL_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_DEVID_REG(16bit):
 * SRIOV VF Device ID
 */
#define	PCMCR_CC_SRIOV_DEVID_REG 0x0000017a
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_DEVID_REG(16bit):
 * SRIOV VF Device ID
 */
#define	PCMCR_DZ_SRIOV_DEVID_REG 0x0000019a
/* hunta0=pci_f0_config_mgmt */
#define	PCMCR_CC_SRIOV_DEVID_REG_RESET 0x0
#define	PCMCR_DZ_SRIOV_DEVID_REG_RESET 0x1903


#define	PCMCRF_CZ_VF_DEVID_LBN 0
#define	PCMCRF_CZ_VF_DEVID_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_SUP_PAGESZ_REG(16bit):
 * SRIOV Supported Page Sizes
 */
#define	PCMCR_CC_SRIOV_SUP_PAGESZ_REG 0x0000017c
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_SUP_PAGESZ_REG(16bit):
 * SRIOV Supported Page Sizes
 */
#define	PCMCR_DZ_SRIOV_SUP_PAGESZ_REG 0x0000019c
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_VF_SUP_PAGESZ_LBN 0
#define	PCMCRF_CZ_VF_SUP_PAGESZ_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_SYS_PAGESZ_REG(32bit):
 * SRIOV System Page Size
 */
#define	PCMCR_CC_SRIOV_SYS_PAGESZ_REG 0x00000180
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_SYS_PAGESZ_REG(32bit):
 * SRIOV System Page Size
 */
#define	PCMCR_DZ_SRIOV_SYS_PAGESZ_REG 0x000001a0
/* hunta0=pci_f0_config_mgmt */
#define	PCMCR_CZ_SRIOV_SYS_PAGESZ_REG_RESET 0x1


#define	PCMCRF_CZ_VF_SYS_PAGESZ_LBN 0
#define	PCMCRF_CZ_VF_SYS_PAGESZ_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_BAR0_REG(32bit):
 * SRIOV VF Bar0
 */
#define	PCMCR_CC_SRIOV_BAR0_REG 0x00000184
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_BAR0_REG(32bit):
 * SRIOV VF Bar0
 */
#define	PCMCR_DZ_SRIOV_BAR0_REG 0x000001a4
/* hunta0=pci_f0_config_mgmt */
#define	PCMCR_CC_SRIOV_BAR0_REG_RESET 0x0
#define	PCMCR_DZ_SRIOV_BAR0_REG_RESET 0x4


#define	PCMCRF_CC_VF_BAR_ADDRESS_LBN 0
#define	PCMCRF_CC_VF_BAR_ADDRESS_WIDTH 32
#define	PCMCRF_DZ_VF_BAR0_ADDRESS_LBN 4
#define	PCMCRF_DZ_VF_BAR0_ADDRESS_WIDTH 28
#define	PCMCRF_DZ_VF_BAR0_PREF_LBN 3
#define	PCMCRF_DZ_VF_BAR0_PREF_WIDTH 1
#define	PCMCRF_DZ_VF_BAR0_TYPE_LBN 1
#define	PCMCRF_DZ_VF_BAR0_TYPE_WIDTH 2
#define	PCMCRF_DZ_VF_BAR0_IOM_LBN 0
#define	PCMCRF_DZ_VF_BAR0_IOM_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_BAR_N_MASK_REG(32bit):
 * SRIOV BAR n mask registers
 */
#define	PCMCR_CC_SRIOV_BAR_N_MASK_REG 0x00000184
/* sienaa0=pci_f0_config_mgmt */
#define	PCMCR_CZ_SRIOV_BAR_N_MASK_REG_STEP 4
#define	PCMCR_CZ_SRIOV_BAR_N_MASK_REG_ROWS 6
/*
 * PCMCR_DZ_SRIOV_BAR_N_MASK_REG(32bit):
 * SRIOV BAR n mask registers
 */
#define	PCMCR_DZ_SRIOV_BAR_N_MASK_REG 0x000001a4
/* hunta0=pci_f0_config_mgmt */
/* PCMCR_CZ_SRIOV_BAR_N_MASK_REG_STEP 4 */
/* PCMCR_CZ_SRIOV_BAR_N_MASK_REG_ROWS 6 */

/* defined as PCMCRF_CZ_BAR_N_MASK_LO_BITS_N_LBN 1; access=wo reset=0x0 */
/* defined as PCMCRF_CZ_BAR_N_MASK_LO_BITS_N_WIDTH 31 */
/* defined as PCMCRF_CZ_BAR_N_MASK_HI_BITS_N_LBN 0; access=wo reset=0x0 */
/* defined as PCMCRF_CZ_BAR_N_MASK_HI_BITS_N_WIDTH 32 */
/* defined as PCMCRF_CZ_BAR_N_ENABLED_N_LBN 0; access=wo reset=0 */
/* defined as PCMCRF_CZ_BAR_N_ENABLED_N_WIDTH 1 */


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_BAR1_REG(32bit):
 * SRIOV Bar1
 */
#define	PCMCR_CC_SRIOV_BAR1_REG 0x00000188
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_BAR1_REG(32bit):
 * SRIOV Bar1
 */
#define	PCMCR_DZ_SRIOV_BAR1_REG 0x000001a8
/* hunta0=pci_f0_config_mgmt */

/* defined as PCMCRF_CC_VF_BAR_ADDRESS_LBN 0; access=rw reset=0x0 */
/* defined as PCMCRF_CC_VF_BAR_ADDRESS_WIDTH 32 */
#define	PCMCRF_DZ_VF_BAR1_ADDRESS_LBN 0
#define	PCMCRF_DZ_VF_BAR1_ADDRESS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_BAR2_REG(32bit):
 * SRIOV Bar2
 */
#define	PCMCR_CC_SRIOV_BAR2_REG 0x0000018c
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_BAR2_REG(32bit):
 * SRIOV Bar2
 */
#define	PCMCR_DZ_SRIOV_BAR2_REG 0x000001ac
/* hunta0=pci_f0_config_mgmt */
#define	PCMCR_CC_SRIOV_BAR2_REG_RESET 0x0
#define	PCMCR_DZ_SRIOV_BAR2_REG_RESET 0x4


/* defined as PCMCRF_CC_VF_BAR_ADDRESS_LBN 0; access=rw reset=0x0 */
/* defined as PCMCRF_CC_VF_BAR_ADDRESS_WIDTH 32 */
#define	PCMCRF_DZ_VF_BAR2_ADDRESS_LBN 4
#define	PCMCRF_DZ_VF_BAR2_ADDRESS_WIDTH 28
#define	PCMCRF_DZ_VF_BAR2_PREF_LBN 3
#define	PCMCRF_DZ_VF_BAR2_PREF_WIDTH 1
#define	PCMCRF_DZ_VF_BAR2_TYPE_LBN 1
#define	PCMCRF_DZ_VF_BAR2_TYPE_WIDTH 2
#define	PCMCRF_DZ_VF_BAR2_IOM_LBN 0
#define	PCMCRF_DZ_VF_BAR2_IOM_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_BAR3_REG(32bit):
 * SRIOV Bar3
 */
#define	PCMCR_CC_SRIOV_BAR3_REG 0x00000190
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_BAR3_REG(32bit):
 * SRIOV Bar3
 */
#define	PCMCR_DZ_SRIOV_BAR3_REG 0x000001b0
/* hunta0=pci_f0_config_mgmt */

/* defined as PCMCRF_CC_VF_BAR_ADDRESS_LBN 0; access=rw reset=0x0 */
/* defined as PCMCRF_CC_VF_BAR_ADDRESS_WIDTH 32 */
#define	PCMCRF_DZ_VF_BAR3_ADDRESS_LBN 0
#define	PCMCRF_DZ_VF_BAR3_ADDRESS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_BAR4_REG(32bit):
 * SRIOV Bar4
 */
#define	PCMCR_CC_SRIOV_BAR4_REG 0x00000194
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_BAR4_REG(32bit):
 * SRIOV Bar4
 */
#define	PCMCR_DZ_SRIOV_BAR4_REG 0x000001b4
/* hunta0=pci_f0_config_mgmt */

/* defined as PCMCRF_CC_VF_BAR_ADDRESS_LBN 0; access=rw reset=0x0 */
/* defined as PCMCRF_CC_VF_BAR_ADDRESS_WIDTH 32 */
#define	PCMCRF_DZ_VF_BAR4_ADDRESS_LBN 0
#define	PCMCRF_DZ_VF_BAR4_ADDRESS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_SRIOV_RSVD_REG(16bit):
 * Reserved register
 */
#define	PCMCR_DZ_SRIOV_RSVD_REG 0x00000198
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_DZ_VF_RSVD_LBN 0
#define	PCMCRF_DZ_VF_RSVD_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_BAR5_REG(32bit):
 * SRIOV Bar5
 */
#define	PCMCR_CC_SRIOV_BAR5_REG 0x00000198
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_BAR5_REG(32bit):
 * SRIOV Bar5
 */
#define	PCMCR_DZ_SRIOV_BAR5_REG 0x000001b8
/* hunta0=pci_f0_config_mgmt */

/* defined as PCMCRF_CC_VF_BAR_ADDRESS_LBN 0; access=rw reset=0x0 */
/* defined as PCMCRF_CC_VF_BAR_ADDRESS_WIDTH 32 */
#define	PCMCRF_DZ_VF_BAR5_ADDRESS_LBN 0
#define	PCMCRF_DZ_VF_BAR5_ADDRESS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SRIOV_MIBR_SARRAY_OFFSET_REG(32bit):
 * SRIOV VF Migration State Array Offset
 */
#define	PCMCR_CC_SRIOV_MIBR_SARRAY_OFFSET_REG 0x0000019c
/* sienaa0=pci_f0_config_mgmt */
/*
 * PCMCR_DZ_SRIOV_MIBR_SARRAY_OFFSET_REG(32bit):
 * SRIOV VF Migration State Array Offset
 */
#define	PCMCR_DZ_SRIOV_MIBR_SARRAY_OFFSET_REG 0x000001bc
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_CZ_VF_MIGR_OFFSET_LBN 3
#define	PCMCRF_CZ_VF_MIGR_OFFSET_WIDTH 29
#define	PCMCRF_CZ_VF_MIGR_BIR_LBN 0
#define	PCMCRF_CZ_VF_MIGR_BIR_WIDTH 3


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_TPH_CAP_HDR_REG(32bit):
 * TPH Capability Header Register
 */
#define	PCMCR_DZ_TPH_CAP_HDR_REG 0x000001c0
/* hunta0=pci_f0_config_mgmt */
#define	PCMCR_DZ_TPH_CAP_HDR_REG_RESET 0x29010017


#define	PCMCRF_DZ_TPH_NXT_PTR_LBN 20
#define	PCMCRF_DZ_TPH_NXT_PTR_WIDTH 12
#define	PCMCRF_DZ_TPH_VERSION_LBN 16
#define	PCMCRF_DZ_TPH_VERSION_WIDTH 4
#define	PCMCRF_DZ_TPH_EXT_CAP_ID_LBN 0
#define	PCMCRF_DZ_TPH_EXT_CAP_ID_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_TPH_REQ_CAP_REG(32bit):
 * TPH Requester Capability Register
 */
#define	PCMCR_DZ_TPH_REQ_CAP_REG 0x000001c4
/* hunta0=pci_f0_config_mgmt */
#define	PCMCR_DZ_TPH_REQ_CAP_REG_RESET 0x7


#define	PCMCRF_DZ_ST_TBLE_SIZE_LBN 16
#define	PCMCRF_DZ_ST_TBLE_SIZE_WIDTH 11
#define	PCMCRF_DZ_ST_TBLE_LOC_LBN 9
#define	PCMCRF_DZ_ST_TBLE_LOC_WIDTH 2
#define	PCMCRF_DZ_EXT_TPH_MODE_SUP_LBN 8
#define	PCMCRF_DZ_EXT_TPH_MODE_SUP_WIDTH 1
#define	PCMCRF_DZ_TPH_DEV_MODE_SUP_LBN 2
#define	PCMCRF_DZ_TPH_DEV_MODE_SUP_WIDTH 1
#define	PCMCRF_DZ_TPH_INT_MODE_SUP_LBN 1
#define	PCMCRF_DZ_TPH_INT_MODE_SUP_WIDTH 1
#define	PCMCRF_DZ_TPH_NOST_MODE_SUP_LBN 0
#define	PCMCRF_DZ_TPH_NOST_MODE_SUP_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_TPH_REQ_CTL_REG(32bit):
 * TPH Requester Control Register
 */
#define	PCMCR_DZ_TPH_REQ_CTL_REG 0x000001c8
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_DZ_TPH_REQ_ENABLE_LBN 8
#define	PCMCRF_DZ_TPH_REQ_ENABLE_WIDTH 2
#define	PCMCRF_DZ_TPH_ST_MODE_LBN 0
#define	PCMCRF_DZ_TPH_ST_MODE_WIDTH 3


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_LTR_CAP_HDR_REG(32bit):
 * Latency Tolerance Reporting Cap Header Reg
 */
#define	PCMCR_DZ_LTR_CAP_HDR_REG 0x00000290
/* hunta0=pci_f0_config_mgmt */
#define	PCMCR_DZ_LTR_CAP_HDR_REG_RESET 0x10018


#define	PCMCRF_DZ_LTR_NXT_PTR_LBN 20
#define	PCMCRF_DZ_LTR_NXT_PTR_WIDTH 12
#define	PCMCRF_DZ_LTR_VERSION_LBN 16
#define	PCMCRF_DZ_LTR_VERSION_WIDTH 4
#define	PCMCRF_DZ_LTR_EXT_CAP_ID_LBN 0
#define	PCMCRF_DZ_LTR_EXT_CAP_ID_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_LTR_MAX_SNOOP_REG(32bit):
 * LTR Maximum Snoop/No Snoop Register
 */
#define	PCMCR_DZ_LTR_MAX_SNOOP_REG 0x00000294
/* hunta0=pci_f0_config_mgmt */

#define	PCMCRF_DZ_LTR_MAX_NOSNOOP_SCALE_LBN 26
#define	PCMCRF_DZ_LTR_MAX_NOSNOOP_SCALE_WIDTH 3
#define	PCMCRF_DZ_LTR_MAX_NOSNOOP_LAT_LBN 16
#define	PCMCRF_DZ_LTR_MAX_NOSNOOP_LAT_WIDTH 10
#define	PCMCRF_DZ_LTR_MAX_SNOOP_SCALE_LBN 10
#define	PCMCRF_DZ_LTR_MAX_SNOOP_SCALE_WIDTH 3
#define	PCMCRF_DZ_LTR_MAX_SNOOP_LAT_LBN 0
#define	PCMCRF_DZ_LTR_MAX_SNOOP_LAT_WIDTH 10


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_ACK_LAT_TMR_REG(32bit):
 * ACK latency timer & replay timer register
 */
#define	PCMCR_CC_ACK_LAT_TMR_REG 0x00000700
/* sienaa0=pci_f0_config_mgmt */
#define	PCMCR_CC_ACK_LAT_TMR_REG_RESET 0x640021
#define	PCMCR_AB_ACK_LAT_TMR_REG_RESET 0x18460817


#define	PCMCRF_CC_RT_LBN 16
#define	PCMCRF_CC_RT_WIDTH 16
#define	PCMCRF_CC_ALT_LBN 0
#define	PCMCRF_CC_ALT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_OTHER_MSG_REG(32bit):
 * Other message register
 */
#define	PCMCR_CC_OTHER_MSG_REG 0x00000704
/* sienaa0=pci_f0_config_mgmt */
#define	PCMCR_AC_OTHER_MSG_REG_RESET 0xffffffff


#define	PCMCRF_CC_OM_CRPT3_LBN 24
#define	PCMCRF_CC_OM_CRPT3_WIDTH 8
#define	PCMCRF_CC_OM_CRPT2_LBN 16
#define	PCMCRF_CC_OM_CRPT2_WIDTH 8
#define	PCMCRF_CC_OM_CRPT1_LBN 8
#define	PCMCRF_CC_OM_CRPT1_WIDTH 8
#define	PCMCRF_CC_OM_CRPT0_LBN 0
#define	PCMCRF_CC_OM_CRPT0_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_FORCE_LNK_REG(24bit):
 * Port force link register
 */
#define	PCMCR_CC_FORCE_LNK_REG 0x00000708
/* sienaa0=pci_f0_config_mgmt */
#define	PCMCR_AC_FORCE_LNK_REG_RESET 0x4


#define	PCMCRF_CC_LFS_LBN 16
#define	PCMCRF_CC_LFS_WIDTH 6
#define	PCMCRF_CC_FL_LBN 15
#define	PCMCRF_CC_FL_WIDTH 1
#define	PCMCRF_CC_LN_LBN 0
#define	PCMCRF_CC_LN_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_ACK_FREQ_REG(32bit):
 * ACK frequency register
 */
#define	PCMCR_CC_ACK_FREQ_REG 0x0000070c
/* sienaa0=pci_f0_config_mgmt */
#define	PCMCR_AC_ACK_FREQ_REG_RESET 0x13000f01


#define	PCMCRF_CC_ALLOW_L1_WITHOUT_L0S_LBN 30
#define	PCMCRF_CC_ALLOW_L1_WITHOUT_L0S_WIDTH 1
#define	PCMCRF_CC_L1_ENTR_LAT_LBN 27
#define	PCMCRF_CC_L1_ENTR_LAT_WIDTH 3
#define	PCMCRF_CC_L0_ENTR_LAT_LBN 24
#define	PCMCRF_CC_L0_ENTR_LAT_WIDTH 3
#define	PCMCRF_CC_COMM_NFTS_LBN 16
#define	PCMCRF_CC_COMM_NFTS_WIDTH 8
#define	PCMCRF_CC_MAX_FTS_LBN 8
#define	PCMCRF_CC_MAX_FTS_WIDTH 8
#define	PCMCRF_CC_ACK_FREQ_LBN 0
#define	PCMCRF_CC_ACK_FREQ_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_PORT_LNK_CTL_REG(32bit):
 * Port link control register
 */
#define	PCMCR_CC_PORT_LNK_CTL_REG 0x00000710
/* sienaa0=pci_f0_config_mgmt */
#define	PCMCR_AC_PORT_LNK_CTL_REG_RESET 0xf0120


#define	PCMCRF_CC_LC_LBN 16
#define	PCMCRF_CC_LC_WIDTH 6
#define	PCMCRF_CC_LDR_LBN 8
#define	PCMCRF_CC_LDR_WIDTH 4
#define	PCMCRF_CC_FLM_LBN 7
#define	PCMCRF_CC_FLM_WIDTH 1
#define	PCMCRF_CC_LKD_LBN 6
#define	PCMCRF_CC_LKD_WIDTH 1
#define	PCMCRF_CC_DLE_LBN 5
#define	PCMCRF_CC_DLE_WIDTH 1
#define	PCMCRF_CC_RA_LBN 3
#define	PCMCRF_CC_RA_WIDTH 1
#define	PCMCRF_CC_LE_LBN 2
#define	PCMCRF_CC_LE_WIDTH 1
#define	PCMCRF_CC_SD_LBN 1
#define	PCMCRF_CC_SD_WIDTH 1
#define	PCMCRF_CC_OMR_LBN 0
#define	PCMCRF_CC_OMR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_LN_SKEW_REG(32bit):
 * Lane skew register
 */
#define	PCMCR_CC_LN_SKEW_REG 0x00000714
/* sienaa0=pci_f0_config_mgmt */

#define	PCMCRF_CC_DIS_LBN 31
#define	PCMCRF_CC_DIS_WIDTH 1
#define	PCMCRF_CC_AD_LBN 25
#define	PCMCRF_CC_AD_WIDTH 1
#define	PCMCRF_CC_FCD_LBN 24
#define	PCMCRF_CC_FCD_WIDTH 1
#define	PCMCRF_CC_LS2_LBN 16
#define	PCMCRF_CC_LS2_WIDTH 8
#define	PCMCRF_CC_LS1_LBN 8
#define	PCMCRF_CC_LS1_WIDTH 8
#define	PCMCRF_CC_LS0_LBN 0
#define	PCMCRF_CC_LS0_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SYM_NUM_REG(16bit):
 * Symbol number register
 */
#define	PCMCR_CC_SYM_NUM_REG 0x00000718
/* sienaa0=pci_f0_config_mgmt */
#define	PCMCR_AB_SYM_NUM_REG_RESET 0x10aa
#define	PCMCR_CC_SYM_NUM_REG_RESET 0xa


#define	PCMCRF_CC_MAX_FUNCTIONS_LBN 29
#define	PCMCRF_CC_MAX_FUNCTIONS_WIDTH 3
#define	PCMCRF_CC_FC_WATCHDOG_TMR_LBN 24
#define	PCMCRF_CC_FC_WATCHDOG_TMR_WIDTH 5
#define	PCMCRF_CC_ACK_NAK_TMR_MOD_LBN 19
#define	PCMCRF_CC_ACK_NAK_TMR_MOD_WIDTH 5
#define	PCMCRF_CC_REPLAY_TMR_MOD_LBN 14
#define	PCMCRF_CC_REPLAY_TMR_MOD_WIDTH 5
#define	PCMCRF_CC_NUM_SKP_SYMS_LBN 8
#define	PCMCRF_CC_NUM_SKP_SYMS_WIDTH 3
#define	PCMCRF_CC_TS1_LBN 0
#define	PCMCRF_CC_TS1_WIDTH 4


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_SYM_TMR_FLT_MSK_REG(16bit):
 * Symbol timer and Filter Mask Register
 */
#define	PCMCR_CC_SYM_TMR_FLT_MSK_REG 0x0000071c
/* sienaa0=pci_f0_config_mgmt */
#define	PCMCR_CC_SYM_TMR_FLT_MSK_REG_RESET 0x500


#define	PCMCRF_CC_DEFAULT_FLT_MSK1_LBN 16
#define	PCMCRF_CC_DEFAULT_FLT_MSK1_WIDTH 16
#define	PCMCRF_CC_FC_WDOG_TMR_DIS_LBN 15
#define	PCMCRF_CC_FC_WDOG_TMR_DIS_WIDTH 1
#define	PCMCRF_CC_SI1_LBN 8
#define	PCMCRF_CC_SI1_WIDTH 3
#define	PCMCRF_CC_SKIP_INT_VAL_LBN 0
#define	PCMCRF_CC_SKIP_INT_VAL_WIDTH 11
#define	PCMCRF_CC_SI0_LBN 0
#define	PCMCRF_CC_SI0_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_FLT_MSK_REG(32bit):
 * Filter Mask Register 2
 */
#define	PCMCR_CC_FLT_MSK_REG 0x00000720
/* sienaa0=pci_f0_config_mgmt */

#define	PCMCRF_CC_DEFAULT_FLT_MSK2_LBN 0
#define	PCMCRF_CC_DEFAULT_FLT_MSK2_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_DEBUG0_REG(32bit):
 * Debug register 0
 */
#define	PCMCR_CC_DEBUG0_REG 0x00000728
/* sienaa0=pci_f0_config_mgmt */

#define	PCMCRF_CC_CDI03_LBN 24
#define	PCMCRF_CC_CDI03_WIDTH 8
#define	PCMCRF_CC_CDI0_LBN 0
#define	PCMCRF_CC_CDI0_WIDTH 32
#define	PCMCRF_CC_CDI02_LBN 16
#define	PCMCRF_CC_CDI02_WIDTH 8
#define	PCMCRF_CC_CDI01_LBN 8
#define	PCMCRF_CC_CDI01_WIDTH 8
#define	PCMCRF_CC_CDI00_LBN 0
#define	PCMCRF_CC_CDI00_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_DEBUG1_REG(32bit):
 * Debug register 1
 */
#define	PCMCR_CC_DEBUG1_REG 0x0000072c
/* sienaa0=pci_f0_config_mgmt */

#define	PCMCRF_CC_CDI13_LBN 24
#define	PCMCRF_CC_CDI13_WIDTH 8
#define	PCMCRF_CC_CDI1_LBN 0
#define	PCMCRF_CC_CDI1_WIDTH 32
#define	PCMCRF_CC_CDI12_LBN 16
#define	PCMCRF_CC_CDI12_WIDTH 8
#define	PCMCRF_CC_CDI11_LBN 8
#define	PCMCRF_CC_CDI11_WIDTH 8
#define	PCMCRF_CC_CDI10_LBN 0
#define	PCMCRF_CC_CDI10_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_XPFCC_STAT_REG(24bit):
 * documentation to be written for sum_PC_XPFCC_STAT_REG
 */
#define	PCMCR_CC_XPFCC_STAT_REG 0x00000730
/* sienaa0=pci_f0_config_mgmt */

#define	PCMCRF_CC_XPDC_LBN 12
#define	PCMCRF_CC_XPDC_WIDTH 8
#define	PCMCRF_CC_XPHC_LBN 0
#define	PCMCRF_CC_XPHC_WIDTH 12


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_XNPFCC_STAT_REG(24bit):
 * documentation to be written for sum_PC_XNPFCC_STAT_REG
 */
#define	PCMCR_CC_XNPFCC_STAT_REG 0x00000734
/* sienaa0=pci_f0_config_mgmt */

#define	PCMCRF_CC_XNPDC_LBN 12
#define	PCMCRF_CC_XNPDC_WIDTH 8
#define	PCMCRF_CC_XNPHC_LBN 0
#define	PCMCRF_CC_XNPHC_WIDTH 12


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_XCFCC_STAT_REG(24bit):
 * documentation to be written for sum_PC_XCFCC_STAT_REG
 */
#define	PCMCR_CC_XCFCC_STAT_REG 0x00000738
/* sienaa0=pci_f0_config_mgmt */

#define	PCMCRF_CC_XCDC_LBN 12
#define	PCMCRF_CC_XCDC_WIDTH 8
#define	PCMCRF_CC_XCHC_LBN 0
#define	PCMCRF_CC_XCHC_WIDTH 12


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_Q_STAT_REG(8bit):
 * documentation to be written for sum_PC_Q_STAT_REG
 */
#define	PCMCR_CC_Q_STAT_REG 0x0000073c
/* sienaa0=pci_f0_config_mgmt */

#define	PCMCRF_CC_RQNE_LBN 2
#define	PCMCRF_CC_RQNE_WIDTH 1
#define	PCMCRF_CC_XRNE_LBN 1
#define	PCMCRF_CC_XRNE_WIDTH 1
#define	PCMCRF_CC_RCNR_LBN 0
#define	PCMCRF_CC_RCNR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_VC_XMIT_ARB1_REG(32bit):
 * VC Transmit Arbitration Register 1
 */
#define	PCMCR_CC_VC_XMIT_ARB1_REG 0x00000740
/* sienaa0=pci_f0_config_mgmt */



/*------------------------------------------------------------*/
/*
 * PCMCR_CC_VC_XMIT_ARB2_REG(32bit):
 * VC Transmit Arbitration Register 2
 */
#define	PCMCR_CC_VC_XMIT_ARB2_REG 0x00000744
/* sienaa0=pci_f0_config_mgmt */



/*------------------------------------------------------------*/
/*
 * PCMCR_CC_VC0_P_RQ_CTL_REG(32bit):
 * VC0 Posted Receive Queue Control
 */
#define	PCMCR_CC_VC0_P_RQ_CTL_REG 0x00000748
/* sienaa0=pci_f0_config_mgmt */



/*------------------------------------------------------------*/
/*
 * PCMCR_CC_VC0_NP_RQ_CTL_REG(32bit):
 * VC0 Non-Posted Receive Queue Control
 */
#define	PCMCR_CC_VC0_NP_RQ_CTL_REG 0x0000074c
/* sienaa0=pci_f0_config_mgmt */



/*------------------------------------------------------------*/
/*
 * PCMCR_CC_VC0_C_RQ_CTL_REG(32bit):
 * VC0 Completion Receive Queue Control
 */
#define	PCMCR_CC_VC0_C_RQ_CTL_REG 0x00000750
/* sienaa0=pci_f0_config_mgmt */



/*------------------------------------------------------------*/
/*
 * PCMCR_CC_GEN2_REG(32bit):
 * Gen2 Register
 */
#define	PCMCR_CC_GEN2_REG 0x0000080c
/* sienaa0=pci_f0_config_mgmt */

#define	PCMCRF_CC_SET_DE_EMPHASIS_LBN 20
#define	PCMCRF_CC_SET_DE_EMPHASIS_WIDTH 1
#define	PCMCRF_CC_CFG_TX_COMPLIANCE_LBN 19
#define	PCMCRF_CC_CFG_TX_COMPLIANCE_WIDTH 1
#define	PCMCRF_CC_CFG_TX_SWING_LBN 18
#define	PCMCRF_CC_CFG_TX_SWING_WIDTH 1
#define	PCMCRF_CC_DIR_SPEED_CHANGE_LBN 17
#define	PCMCRF_CC_DIR_SPEED_CHANGE_WIDTH 1
#define	PCMCRF_CC_LANE_ENABLE_LBN 8
#define	PCMCRF_CC_LANE_ENABLE_WIDTH 9
#define	PCMCRF_CC_NUM_FTS_LBN 0
#define	PCMCRF_CC_NUM_FTS_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_PHY_STAT_REG(32bit):
 * PHY status register
 */
#define	PCMCR_CC_PHY_STAT_REG 0x00000810
/* sienaa0=pci_f0_config_mgmt */

#define	PCMCRF_CC_SSL_LBN 3
#define	PCMCRF_CC_SSL_WIDTH 1
#define	PCMCRF_CC_SSR_LBN 2
#define	PCMCRF_CC_SSR_WIDTH 1
#define	PCMCRF_CC_SSCL_LBN 1
#define	PCMCRF_CC_SSCL_WIDTH 1
#define	PCMCRF_CC_SSCD_LBN 0
#define	PCMCRF_CC_SSCD_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_CC_PHY_CTL_REG(32bit):
 * PHY control register
 */
#define	PCMCR_CC_PHY_CTL_REG 0x00000814
/* sienaa0=pci_f0_config_mgmt */

#define	PCMCRF_CC_BD_LBN 31
#define	PCMCRF_CC_BD_WIDTH 1
#define	PCMCRF_CC_CDS_LBN 30
#define	PCMCRF_CC_CDS_WIDTH 1
#define	PCMCRF_CC_DWRAP_LB_LBN 29
#define	PCMCRF_CC_DWRAP_LB_WIDTH 1
#define	PCMCRF_CC_EBD_LBN 28
#define	PCMCRF_CC_EBD_WIDTH 1
#define	PCMCRF_CC_SNR_LBN 27
#define	PCMCRF_CC_SNR_WIDTH 1
#define	PCMCRF_CC_RX_NOT_DET_LBN 2
#define	PCMCRF_CC_RX_NOT_DET_WIDTH 1
#define	PCMCRF_CC_FORCE_LOS_VAL_LBN 1
#define	PCMCRF_CC_FORCE_LOS_VAL_WIDTH 1
#define	PCMCRF_CC_FORCE_LOS_EN_LBN 0
#define	PCMCRF_CC_FORCE_LOS_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_ACK_LAT_TIMER_REPLAY_TMR_REG(32bit):
 * 
 */
#define	PCMCR_DZ_ACK_LAT_TIMER_REPLAY_TMR_REG 0x00000700
/* hunta0=pcie_mgmt */
#define	PCMCR_DZ_ACK_LAT_TIMER_REPLAY_TMR_REG_RESET 0x6120206


#define	PCMCRF_DZ_REPLAY_TIME_LIMIT_LBN 16
#define	PCMCRF_DZ_REPLAY_TIME_LIMIT_WIDTH 16
#define	PCMCRF_DZ_ROUND_TRIP_LAT_LIMIT_LBN 0
#define	PCMCRF_DZ_ROUND_TRIP_LAT_LIMIT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_VENDOR_SPECIFIC_DLLP_REG(32bit):
 * 
 */
#define	PCMCR_DZ_VENDOR_SPECIFIC_DLLP_REG 0x00000704
/* hunta0=pcie_mgmt */



/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_PORT_FORCE_LINK_REG(32bit):
 * 
 */
#define	PCMCR_DZ_PORT_FORCE_LINK_REG 0x00000708
/* hunta0=pcie_mgmt */
#define	PCMCR_DZ_PORT_FORCE_LINK_REG_RESET 0x7000000


#define	PCMCRF_DZ_LOW_POWER_ENTRANCE_COUNT_LBN 24
#define	PCMCRF_DZ_LOW_POWER_ENTRANCE_COUNT_WIDTH 8
#define	PCMCRF_DZ_LINK_STATE_LBN 16
#define	PCMCRF_DZ_LINK_STATE_WIDTH 6
#define	PCMCRF_DZ_FORCE_LINK_LBN 15
#define	PCMCRF_DZ_FORCE_LINK_WIDTH 1
#define	PCMCRF_DZ_DEFAULT_LINK_NUM_LBN 0
#define	PCMCRF_DZ_DEFAULT_LINK_NUM_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_ACK_FREQ_AND_L0L1_ASPM_REG(32bit):
 * 
 */
#define	PCMCR_DZ_ACK_FREQ_AND_L0L1_ASPM_REG 0x0000070c
/* hunta0=pcie_mgmt */
#define	PCMCR_DZ_ACK_FREQ_AND_L0L1_ASPM_REG_RESET 0xf0f01


#define	PCMCRF_DZ_ENTER_ASPM_L1_LBN 30
#define	PCMCRF_DZ_ENTER_ASPM_L1_WIDTH 1
#define	PCMCRF_DZ_DEFAULT_L1S_ENTR_LATENCY_LBN 27
#define	PCMCRF_DZ_DEFAULT_L1S_ENTR_LATENCY_WIDTH 3
#define	PCMCRF_DZ_DEFAULT_L0S_ENTR_LATENCY_LBN 24
#define	PCMCRF_DZ_DEFAULT_L0S_ENTR_LATENCY_WIDTH 3
#define	PCMCRF_DZ_CX_COMM_NFTS_LBN 16
#define	PCMCRF_DZ_CX_COMM_NFTS_WIDTH 8
#define	PCMCRF_DZ_CX_NFTS_LBN 8
#define	PCMCRF_DZ_CX_NFTS_WIDTH 8
#define	PCMCRF_DZ_DEFAULT_ACK_FREQUENCY_LBN 0
#define	PCMCRF_DZ_DEFAULT_ACK_FREQUENCY_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_PORT_LINK_CONTROL_REG(32bit):
 * 
 */
#define	PCMCR_DZ_PORT_LINK_CONTROL_REG 0x00000710
/* hunta0=pcie_mgmt */
#define	PCMCR_DZ_PORT_LINK_CONTROL_REG_RESET 0x80020


#define	PCMCRF_DZ_CROSSLINK_ENABLE_LBN 22
#define	PCMCRF_DZ_CROSSLINK_ENABLE_WIDTH 1
#define	PCMCRF_DZ_LINK_MODE_ENABLE_LBN 16
#define	PCMCRF_DZ_LINK_MODE_ENABLE_WIDTH 6
#define	PCMCRF_DZ_FAST_LINK_MODE_LBN 7
#define	PCMCRF_DZ_FAST_LINK_MODE_WIDTH 1
#define	PCMCRF_DZ_DLL_LINK_ENABLE_LBN 5
#define	PCMCRF_DZ_DLL_LINK_ENABLE_WIDTH 1
#define	PCMCRF_DZ_RESET_ASSERT_LBN 3
#define	PCMCRF_DZ_RESET_ASSERT_WIDTH 1
#define	PCMCRF_DZ_LOOPBACK_ENABLE_LBN 2
#define	PCMCRF_DZ_LOOPBACK_ENABLE_WIDTH 1
#define	PCMCRF_DZ_SCRAMBLE_DISABLE_LBN 1
#define	PCMCRF_DZ_SCRAMBLE_DISABLE_WIDTH 1
#define	PCMCRF_DZ_VENDOR_SPEC_DLLP_REQ_LBN 0
#define	PCMCRF_DZ_VENDOR_SPEC_DLLP_REQ_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_LANE_SKEW_REG(32bit):
 * 
 */
#define	PCMCR_DZ_LANE_SKEW_REG 0x00000714
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_DISABLE_LANE_TO_LANE_SKEW_LBN 31
#define	PCMCRF_DZ_DISABLE_LANE_TO_LANE_SKEW_WIDTH 1
#define	PCMCRF_DZ_ACK_NAK_DISABLE_LBN 25
#define	PCMCRF_DZ_ACK_NAK_DISABLE_WIDTH 1
#define	PCMCRF_DZ_FLOW_CONTROL_DISABLE_LBN 24
#define	PCMCRF_DZ_FLOW_CONTROL_DISABLE_WIDTH 1
#define	PCMCRF_DZ_INSERT_LANE_SKEW_TX_LBN 0
#define	PCMCRF_DZ_INSERT_LANE_SKEW_TX_WIDTH 24


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_TIMER_CTRL_MAX_FUNC_NUM_REG(32bit):
 * 
 */
#define	PCMCR_DZ_TIMER_CTRL_MAX_FUNC_NUM_REG 0x00000718
/* hunta0=pcie_mgmt */
#define	PCMCR_DZ_TIMER_CTRL_MAX_FUNC_NUM_REG_RESET 0x60000003


#define	PCMCRF_DZ_CFG_REQ_LIMIT_FOR_UR_LBN 29
#define	PCMCRF_DZ_CFG_REQ_LIMIT_FOR_UR_WIDTH 3
#define	PCMCRF_DZ_FC_WATCHDOG_TIMER_MODIFIER_LBN 24
#define	PCMCRF_DZ_FC_WATCHDOG_TIMER_MODIFIER_WIDTH 5
#define	PCMCRF_DZ_ACK_NAK_TIMER_MODIFIER_LBN 19
#define	PCMCRF_DZ_ACK_NAK_TIMER_MODIFIER_WIDTH 5
#define	PCMCRF_DZ_DEFAULT_GEN3_REPLAY_ADJ_LBN 14
#define	PCMCRF_DZ_DEFAULT_GEN3_REPLAY_ADJ_WIDTH 5
#define	PCMCRF_DZ_CX_NFUNC_MINUS_ONE_LBN 0
#define	PCMCRF_DZ_CX_NFUNC_MINUS_ONE_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_SYMBOL_TMR_AND_FILTER_MSK_REG(32bit):
 * 
 */
#define	PCMCR_DZ_SYMBOL_TMR_AND_FILTER_MSK_REG 0x0000071c
/* hunta0=pcie_mgmt */
#define	PCMCR_DZ_SYMBOL_TMR_AND_FILTER_MSK_REG_RESET 0x80280


#define	PCMCRF_DZ_FLT_MASK_MSG_DROP_LBN 29
#define	PCMCRF_DZ_FLT_MASK_MSG_DROP_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_CPL_ECRC_DISCARD_LBN 28
#define	PCMCRF_DZ_FLT_MASK_CPL_ECRC_DISCARD_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_ECRC_DISCARD_LBN 27
#define	PCMCRF_DZ_FLT_MASK_ECRC_DISCARD_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_CPL_LEN_MATCH_LBN 26
#define	PCMCRF_DZ_FLT_MASK_CPL_LEN_MATCH_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_CPL_ATTR_MATCH_LBN 25
#define	PCMCRF_DZ_FLT_MASK_CPL_ATTR_MATCH_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_CPL_TC_MATCH_LBN 24
#define	PCMCRF_DZ_FLT_MASK_CPL_TC_MATCH_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_CPL_FUN_MATCH_LBN 23
#define	PCMCRF_DZ_FLT_MASK_CPL_FUN_MATCH_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_CPL_REQID_MATCH_LBN 22
#define	PCMCRF_DZ_FLT_MASK_CPL_REQID_MATCH_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_CPL_TAGERR_MATCH_LBN 21
#define	PCMCRF_DZ_FLT_MASK_CPL_TAGERR_MATCH_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_LOCKED_RD_AS_UR_LBN 20
#define	PCMCRF_DZ_FLT_MASK_LOCKED_RD_AS_UR_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_UR_CFG_TYPE1_RE_AS_UR_LBN 19
#define	PCMCRF_DZ_FLT_MASK_UR_CFG_TYPE1_RE_AS_UR_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_UR_OUTSIDE_BAR_LBN 18
#define	PCMCRF_DZ_FLT_MASK_UR_OUTSIDE_BAR_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_UR_POIS_LBN 17
#define	PCMCRF_DZ_FLT_MASK_UR_POIS_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_UR_FUNC_MISMATCH_LBN 16
#define	PCMCRF_DZ_FLT_MASK_UR_FUNC_MISMATCH_WIDTH 1
#define	PCMCRF_DZ_DISABLE_FC_WATCHDOG_TIMER_LBN 15
#define	PCMCRF_DZ_DISABLE_FC_WATCHDOG_TIMER_WIDTH 1
#define	PCMCRF_DZ_SKIP_INTERVAL_VALUE_LBN 0
#define	PCMCRF_DZ_SKIP_INTERVAL_VALUE_WIDTH 11


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_FILTER_MASK2_REG(32bit):
 * 
 */
#define	PCMCR_DZ_FILTER_MASK2_REG 0x00000720
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_FLT_MASK_HANDLE_FLUSH_LBN 3
#define	PCMCRF_DZ_FLT_MASK_HANDLE_FLUSH_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_DABORT_4UCPL_LBN 2
#define	PCMCRF_DZ_FLT_MASK_DABORT_4UCPL_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_VENMSG1_DROP_LBN 1
#define	PCMCRF_DZ_FLT_MASK_VENMSG1_DROP_WIDTH 1
#define	PCMCRF_DZ_FLT_MASK_VENMSG0_DROP_LBN 0
#define	PCMCRF_DZ_FLT_MASK_VENMSG0_DROP_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_DEBUG_0_REG(32bit):
 * 
 */
#define	PCMCR_DZ_DEBUG_0_REG 0x00000728
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_CXPL_DEBUG_INFO_LOW_LBN 0
#define	PCMCRF_DZ_CXPL_DEBUG_INFO_LOW_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_DEBUG_1_REG(32bit):
 * 
 */
#define	PCMCR_DZ_DEBUG_1_REG 0x0000072c
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_CXPL_DEBUG_INFO_HI_LBN 0
#define	PCMCRF_DZ_CXPL_DEBUG_INFO_HI_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_TX_POSTED_CREDITS_STATUS_REG(32bit):
 * 
 */
#define	PCMCR_DZ_TX_POSTED_CREDITS_STATUS_REG 0x00000730
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_TX_POSTED_HEADER_FC_CREDITS_LBN 12
#define	PCMCRF_DZ_TX_POSTED_HEADER_FC_CREDITS_WIDTH 8
#define	PCMCRF_DZ_TX_POSTED_DATA_FC_CREDITS_LBN 0
#define	PCMCRF_DZ_TX_POSTED_DATA_FC_CREDITS_WIDTH 12


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_TX_NPOSTED_CREDITS_STATUS_REG(32bit):
 * 
 */
#define	PCMCR_DZ_TX_NPOSTED_CREDITS_STATUS_REG 0x00000734
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_TX_NPOSTED_HEADER_FC_CREDITS_LBN 12
#define	PCMCRF_DZ_TX_NPOSTED_HEADER_FC_CREDITS_WIDTH 8
#define	PCMCRF_DZ_TX_NPOSTED_DATA_FC_CREDITS_LBN 0
#define	PCMCRF_DZ_TX_NPOSTED_DATA_FC_CREDITS_WIDTH 12


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_TX_COMPLETIONS_CREDITS_STATUS_REG(32bit):
 * 
 */
#define	PCMCR_DZ_TX_COMPLETIONS_CREDITS_STATUS_REG 0x00000738
/* hunta0=pcie_mgmt */
#define	PCMCR_DZ_TX_COMPLETIONS_CREDITS_STATUS_REG_RESET 0xfffff


#define	PCMCRF_DZ_TX_COMPLETION_HEADER_FC_CREDITS_LBN 12
#define	PCMCRF_DZ_TX_COMPLETION_HEADER_FC_CREDITS_WIDTH 8
#define	PCMCRF_DZ_TX_COMPLETION_DATA_FC_CREDITS_LBN 0
#define	PCMCRF_DZ_TX_COMPLETION_DATA_FC_CREDITS_WIDTH 12


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_GEN2_CONTROL_REG(32bit):
 * 
 */
#define	PCMCR_DZ_GEN2_CONTROL_REG 0x0000080c
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_SEL_DE_EMPHASIS_LBN 20
#define	PCMCRF_DZ_SEL_DE_EMPHASIS_WIDTH 1
#define	PCMCRF_DZ_CONFIG_TX_COMPLIANCE_RCVD_BIT_LBN 19
#define	PCMCRF_DZ_CONFIG_TX_COMPLIANCE_RCVD_BIT_WIDTH 1
#define	PCMCRF_DZ_DEFAULT_GEN2_TXSWING_LBN 18
#define	PCMCRF_DZ_DEFAULT_GEN2_TXSWING_WIDTH 1
#define	PCMCRF_DZ_DIRECT_GEN2_SPEED_CHANGE_LBN 17
#define	PCMCRF_DZ_DIRECT_GEN2_SPEED_CHANGE_WIDTH 1
#define	PCMCRF_DZ_PREDETERMINED_NO_OF_LANES_LBN 8
#define	PCMCRF_DZ_PREDETERMINED_NO_OF_LANES_WIDTH 9
#define	PCMCRF_DZ_DEFAULT_GEN2_N_FTS_LBN 0
#define	PCMCRF_DZ_DEFAULT_GEN2_N_FTS_WIDTH 8


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_PHY_STATUS_REG(32bit):
 * 
 */
#define	PCMCR_DZ_PHY_STATUS_REG 0x00000810
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_RCVD_PHY_CFG_STATUS_LBN 0
#define	PCMCRF_DZ_RCVD_PHY_CFG_STATUS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_PHY_CONTROL_REG(32bit):
 * 
 */
#define	PCMCR_DZ_PHY_CONTROL_REG 0x00000814
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_CFG_PHY_CONTROL_BUS_LBN 0
#define	PCMCRF_DZ_CFG_PHY_CONTROL_BUS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_GEN3_CONTROL_REG(32bit):
 * 
 */
#define	PCMCR_DZ_GEN3_CONTROL_REG 0x00000890
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_DC_BALANCE_DISABLE_LBN 18
#define	PCMCRF_DZ_DC_BALANCE_DISABLE_WIDTH 1
#define	PCMCRF_DZ_DLLP_TX_DELAY_DISABLE_LBN 17
#define	PCMCRF_DZ_DLLP_TX_DELAY_DISABLE_WIDTH 1
#define	PCMCRF_DZ_EQUALIZATION_DISABLE_LBN 16
#define	PCMCRF_DZ_EQUALIZATION_DISABLE_WIDTH 1
#define	PCMCRF_DZ_EQUALIZATION_EIEOS_DISABLE_LBN 10
#define	PCMCRF_DZ_EQUALIZATION_EIEOS_DISABLE_WIDTH 1
#define	PCMCRF_DZ_EQUALIZATION_PHSE2_PHSE3_DISABLE_LBN 9
#define	PCMCRF_DZ_EQUALIZATION_PHSE2_PHSE3_DISABLE_WIDTH 1
#define	PCMCRF_DZ_DISABLE_SCRAMBLER_FOR_GEN3_LBN 8
#define	PCMCRF_DZ_DISABLE_SCRAMBLER_FOR_GEN3_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_PF_HIDE_CONTROL_REG(32bit):
 * 
 */
#define	PCMCR_DZ_PF_HIDE_CONTROL_REG 0x000008a0
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_HIDE_PF15_LBN 30
#define	PCMCRF_DZ_HIDE_PF15_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF14_LBN 28
#define	PCMCRF_DZ_HIDE_PF14_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF13_LBN 26
#define	PCMCRF_DZ_HIDE_PF13_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF12_LBN 24
#define	PCMCRF_DZ_HIDE_PF12_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF11_LBN 22
#define	PCMCRF_DZ_HIDE_PF11_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF10_LBN 20
#define	PCMCRF_DZ_HIDE_PF10_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF9_LBN 18
#define	PCMCRF_DZ_HIDE_PF9_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF8_LBN 16
#define	PCMCRF_DZ_HIDE_PF8_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF7_LBN 14
#define	PCMCRF_DZ_HIDE_PF7_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF6_LBN 12
#define	PCMCRF_DZ_HIDE_PF6_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF5_LBN 10
#define	PCMCRF_DZ_HIDE_PF5_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF4_LBN 8
#define	PCMCRF_DZ_HIDE_PF4_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF3_LBN 6
#define	PCMCRF_DZ_HIDE_PF3_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF2_LBN 4
#define	PCMCRF_DZ_HIDE_PF2_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF1_LBN 2
#define	PCMCRF_DZ_HIDE_PF1_WIDTH 2
#define	PCMCRF_DZ_HIDE_PF0_LBN 0
#define	PCMCRF_DZ_HIDE_PF0_WIDTH 2
#define	PCMCFE_DZ_PFHIDDEN_FS 3
#define	PCMCFE_DZ_PFHIDDEN_UR 2
#define	PCMCFE_DZ_PFVISIBLE 0


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_GEN3_EQ_CONTROL_REG(32bit):
 * 
 */
#define	PCMCR_DZ_GEN3_EQ_CONTROL_REG 0x000008a8
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_INCLUDE_INIT_FOM_LBN 24
#define	PCMCRF_DZ_INCLUDE_INIT_FOM_WIDTH 1
#define	PCMCRF_DZ_PRESET_REQ_VECTOR_LBN 8
#define	PCMCRF_DZ_PRESET_REQ_VECTOR_WIDTH 16
#define	PCMCRF_DZ_PHASE23_2MS_TIMEOUT_DISABLE_LBN 5
#define	PCMCRF_DZ_PHASE23_2MS_TIMEOUT_DISABLE_WIDTH 1
#define	PCMCRF_DZ_BEHV_AFTER_24MS_TIMEOUT_LBN 4
#define	PCMCRF_DZ_BEHV_AFTER_24MS_TIMEOUT_WIDTH 1
#define	PCMCRF_DZ_FEEDBACK_MODE_LBN 0
#define	PCMCRF_DZ_FEEDBACK_MODE_WIDTH 4


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_PIPE_LOOPBACK_CONTROL_REG(32bit):
 * 
 */
#define	PCMCR_DZ_PIPE_LOOPBACK_CONTROL_REG 0x000008b8
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_PIPE_LOOPBACK_ENABLE_LBN 31
#define	PCMCRF_DZ_PIPE_LOOPBACK_ENABLE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * PCMCR_DZ_LTR_LATENCY_REG(32bit):
 * 
 */
#define	PCMCR_DZ_LTR_LATENCY_REG 0x00000b30
/* hunta0=pcie_mgmt */

#define	PCMCRF_DZ_NO_SNOOP_LATENCY_REQUIREMENT_LBN 31
#define	PCMCRF_DZ_NO_SNOOP_LATENCY_REQUIREMENT_WIDTH 1
#define	PCMCRF_DZ_NO_SNOOP_LATENCY_SCALE_LBN 26
#define	PCMCRF_DZ_NO_SNOOP_LATENCY_SCALE_WIDTH 3
#define	PCMCRF_DZ_NO_SNOOP_LATENCY_VALUE_LBN 16
#define	PCMCRF_DZ_NO_SNOOP_LATENCY_VALUE_WIDTH 10
#define	PCMCRF_DZ_SNOOP_LATENCY_REQUIREMENT_LBN 15
#define	PCMCRF_DZ_SNOOP_LATENCY_REQUIREMENT_WIDTH 1
#define	PCMCRF_DZ_SNOOP_LATENCY_SCALE_LBN 10
#define	PCMCRF_DZ_SNOOP_LATENCY_SCALE_WIDTH 3
#define	PCMCRF_DZ_SNOOP_LATENCY_VALUE_LBN 0
#define	PCMCRF_DZ_SNOOP_LATENCY_VALUE_WIDTH 10


#endif /* MCPUPCI_PROGMODEL_DEFS_H */
