// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_9s_18s_18_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<144> > x_V;
    sc_out< sc_lv<9> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<9> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<9> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<9> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<9> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_mul_mul_9s_18s_18_1_1<1,1,9,18,18>* myproject_mul_mul_9s_18s_18_1_1_U1;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<144> > x_V_preg;
    sc_signal< sc_lv<144> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<9> > tmp_fu_167_p4;
    sc_signal< sc_lv<9> > tmp_reg_720;
    sc_signal< sc_lv<9> > tmp_1_reg_729;
    sc_signal< sc_lv<9> > p_Val2_4_fu_187_p4;
    sc_signal< sc_lv<9> > p_Val2_4_reg_735;
    sc_signal< sc_lv<9> > tmp_3_reg_745;
    sc_signal< sc_lv<18> > mul_ln1192_2_fu_714_p2;
    sc_signal< sc_lv<18> > mul_ln1192_2_reg_750;
    sc_signal< sc_lv<15> > trunc_ln1192_fu_221_p1;
    sc_signal< sc_lv<15> > trunc_ln1192_reg_755;
    sc_signal< sc_lv<9> > tmp_4_reg_760;
    sc_signal< sc_lv<8> > tmp_s_reg_767;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<9> > r_V_5_fu_215_p0;
    sc_signal< sc_lv<18> > sext_ln1118_1_fu_197_p1;
    sc_signal< sc_lv<9> > r_V_5_fu_215_p1;
    sc_signal< sc_lv<18> > r_V_5_fu_215_p2;
    sc_signal< sc_lv<10> > r_V_fu_248_p3;
    sc_signal< sc_lv<9> > mul_ln1192_fu_259_p0;
    sc_signal< sc_lv<15> > sext_ln1192_fu_245_p1;
    sc_signal< sc_lv<10> > mul_ln1192_fu_259_p1;
    sc_signal< sc_lv<15> > mul_ln1192_fu_259_p2;
    sc_signal< sc_lv<17> > rhs_V_fu_273_p3;
    sc_signal< sc_lv<18> > sext_ln1192_2_fu_280_p1;
    sc_signal< sc_lv<18> > shl_ln_fu_265_p3;
    sc_signal< sc_lv<9> > mul_ln1192_1_fu_290_p0;
    sc_signal< sc_lv<9> > mul_ln1192_1_fu_290_p1;
    sc_signal< sc_lv<15> > mul_ln1192_1_fu_290_p2;
    sc_signal< sc_lv<18> > sub_ln1192_fu_284_p2;
    sc_signal< sc_lv<18> > shl_ln1192_1_fu_296_p3;
    sc_signal< sc_lv<17> > rhs_V_1_fu_310_p3;
    sc_signal< sc_lv<18> > add_ln1192_fu_304_p2;
    sc_signal< sc_lv<18> > sext_ln1192_3_fu_317_p1;
    sc_signal< sc_lv<18> > sub_ln1192_1_fu_321_p2;
    sc_signal< sc_lv<18> > ret_V_fu_327_p2;
    sc_signal< sc_lv<21> > shl_ln1192_3_fu_354_p3;
    sc_signal< sc_lv<21> > shl_ln1192_2_fu_347_p3;
    sc_signal< sc_lv<10> > r_V_2_fu_370_p3;
    sc_signal< sc_lv<9> > mul_ln1192_3_fu_381_p0;
    sc_signal< sc_lv<10> > mul_ln1192_3_fu_381_p1;
    sc_signal< sc_lv<15> > sext_ln1192_6_fu_377_p1;
    sc_signal< sc_lv<15> > mul_ln1192_3_fu_381_p2;
    sc_signal< sc_lv<21> > sub_ln1192_2_fu_361_p2;
    sc_signal< sc_lv<21> > shl_ln1192_4_fu_387_p3;
    sc_signal< sc_lv<9> > mul_ln1192_4_fu_407_p0;
    sc_signal< sc_lv<9> > mul_ln1192_4_fu_407_p1;
    sc_signal< sc_lv<15> > sext_ln1118_2_fu_401_p1;
    sc_signal< sc_lv<15> > mul_ln1192_4_fu_407_p2;
    sc_signal< sc_lv<21> > add_ln1192_2_fu_395_p2;
    sc_signal< sc_lv<21> > shl_ln1192_5_fu_413_p3;
    sc_signal< sc_lv<11> > shl_ln1_fu_427_p3;
    sc_signal< sc_lv<12> > sext_ln1118_4_fu_434_p1;
    sc_signal< sc_lv<12> > sext_ln1118_fu_344_p1;
    sc_signal< sc_lv<12> > r_V_6_fu_438_p2;
    sc_signal< sc_lv<21> > sub_ln1192_3_fu_421_p2;
    sc_signal< sc_lv<21> > rhs_V_2_fu_444_p3;
    sc_signal< sc_lv<21> > sub_ln1192_4_fu_452_p2;
    sc_signal< sc_lv<21> > ret_V_1_fu_458_p2;
    sc_signal< sc_lv<18> > rhs_V_8_fu_478_p3;
    sc_signal< sc_lv<10> > r_V_7_fu_491_p3;
    sc_signal< sc_lv<9> > mul_ln1192_5_fu_506_p0;
    sc_signal< sc_lv<15> > sext_ln1192_7_fu_475_p1;
    sc_signal< sc_lv<10> > mul_ln1192_5_fu_506_p1;
    sc_signal< sc_lv<15> > mul_ln1192_5_fu_506_p2;
    sc_signal< sc_lv<18> > sub_ln1192_5_fu_485_p2;
    sc_signal< sc_lv<18> > shl_ln1192_6_fu_512_p3;
    sc_signal< sc_lv<12> > shl_ln1192_7_fu_526_p3;
    sc_signal< sc_lv<12> > sext_ln1192_8_fu_498_p1;
    sc_signal< sc_lv<12> > sub_ln1192_7_fu_533_p2;
    sc_signal< sc_lv<18> > sub_ln1192_6_fu_520_p2;
    sc_signal< sc_lv<18> > shl_ln1192_8_fu_539_p3;
    sc_signal< sc_lv<18> > add_ln1192_4_fu_547_p2;
    sc_signal< sc_lv<18> > ret_V_2_fu_553_p2;
    sc_signal< sc_lv<9> > mul_ln1192_6_fu_570_p0;
    sc_signal< sc_lv<10> > mul_ln1192_6_fu_570_p1;
    sc_signal< sc_lv<15> > mul_ln1192_6_fu_570_p2;
    sc_signal< sc_lv<15> > rhs_V_9_fu_584_p3;
    sc_signal< sc_lv<18> > sext_ln1192_10_fu_591_p1;
    sc_signal< sc_lv<18> > shl_ln1192_9_fu_576_p3;
    sc_signal< sc_lv<16> > rhs_V_5_fu_601_p3;
    sc_signal< sc_lv<18> > sub_ln1192_8_fu_595_p2;
    sc_signal< sc_lv<18> > sext_ln1192_11_fu_608_p1;
    sc_signal< sc_lv<16> > rhs_V_6_fu_618_p3;
    sc_signal< sc_lv<18> > sub_ln1192_9_fu_612_p2;
    sc_signal< sc_lv<18> > sext_ln1192_12_fu_625_p1;
    sc_signal< sc_lv<18> > sub_ln1192_10_fu_629_p2;
    sc_signal< sc_lv<18> > ret_V_3_fu_635_p2;
    sc_signal< sc_lv<18> > rhs_V_7_fu_656_p3;
    sc_signal< sc_lv<19> > sext_ln703_fu_652_p1;
    sc_signal< sc_lv<19> > sext_ln728_fu_663_p1;
    sc_signal< sc_lv<19> > ret_V_4_fu_667_p2;
    sc_signal< sc_lv<9> > mul_ln1192_7_fu_677_p0;
    sc_signal< sc_lv<9> > mul_ln1192_7_fu_677_p1;
    sc_signal< sc_lv<15> > mul_ln1192_7_fu_677_p2;
    sc_signal< sc_lv<21> > sext_ln1192_13_fu_673_p1;
    sc_signal< sc_lv<21> > shl_ln1192_s_fu_683_p3;
    sc_signal< sc_lv<21> > sub_ln1192_11_fu_691_p2;
    sc_signal< sc_lv<21> > ret_V_5_fu_697_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<144> ap_const_lv144_lc_1;
    static const sc_lv<32> ap_const_lv32_87;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_7E;
    static const sc_lv<32> ap_const_lv32_86;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<18> ap_const_lv18_3F400;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<21> ap_const_lv21_1F9000;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<18> ap_const_lv18_3FA00;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<18> ap_const_lv18_3F800;
    static const sc_lv<21> ap_const_lv21_1FC000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_2_fu_395_p2();
    void thread_add_ln1192_4_fu_547_p2();
    void thread_add_ln1192_fu_304_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_mul_ln1192_1_fu_290_p0();
    void thread_mul_ln1192_1_fu_290_p1();
    void thread_mul_ln1192_1_fu_290_p2();
    void thread_mul_ln1192_3_fu_381_p0();
    void thread_mul_ln1192_3_fu_381_p1();
    void thread_mul_ln1192_3_fu_381_p2();
    void thread_mul_ln1192_4_fu_407_p0();
    void thread_mul_ln1192_4_fu_407_p1();
    void thread_mul_ln1192_4_fu_407_p2();
    void thread_mul_ln1192_5_fu_506_p0();
    void thread_mul_ln1192_5_fu_506_p1();
    void thread_mul_ln1192_5_fu_506_p2();
    void thread_mul_ln1192_6_fu_570_p0();
    void thread_mul_ln1192_6_fu_570_p1();
    void thread_mul_ln1192_6_fu_570_p2();
    void thread_mul_ln1192_7_fu_677_p0();
    void thread_mul_ln1192_7_fu_677_p1();
    void thread_mul_ln1192_7_fu_677_p2();
    void thread_mul_ln1192_fu_259_p0();
    void thread_mul_ln1192_fu_259_p1();
    void thread_mul_ln1192_fu_259_p2();
    void thread_p_Val2_4_fu_187_p4();
    void thread_r_V_2_fu_370_p3();
    void thread_r_V_5_fu_215_p0();
    void thread_r_V_5_fu_215_p1();
    void thread_r_V_5_fu_215_p2();
    void thread_r_V_6_fu_438_p2();
    void thread_r_V_7_fu_491_p3();
    void thread_r_V_fu_248_p3();
    void thread_ret_V_1_fu_458_p2();
    void thread_ret_V_2_fu_553_p2();
    void thread_ret_V_3_fu_635_p2();
    void thread_ret_V_4_fu_667_p2();
    void thread_ret_V_5_fu_697_p2();
    void thread_ret_V_fu_327_p2();
    void thread_rhs_V_1_fu_310_p3();
    void thread_rhs_V_2_fu_444_p3();
    void thread_rhs_V_5_fu_601_p3();
    void thread_rhs_V_6_fu_618_p3();
    void thread_rhs_V_7_fu_656_p3();
    void thread_rhs_V_8_fu_478_p3();
    void thread_rhs_V_9_fu_584_p3();
    void thread_rhs_V_fu_273_p3();
    void thread_sext_ln1118_1_fu_197_p1();
    void thread_sext_ln1118_2_fu_401_p1();
    void thread_sext_ln1118_4_fu_434_p1();
    void thread_sext_ln1118_fu_344_p1();
    void thread_sext_ln1192_10_fu_591_p1();
    void thread_sext_ln1192_11_fu_608_p1();
    void thread_sext_ln1192_12_fu_625_p1();
    void thread_sext_ln1192_13_fu_673_p1();
    void thread_sext_ln1192_2_fu_280_p1();
    void thread_sext_ln1192_3_fu_317_p1();
    void thread_sext_ln1192_6_fu_377_p1();
    void thread_sext_ln1192_7_fu_475_p1();
    void thread_sext_ln1192_8_fu_498_p1();
    void thread_sext_ln1192_fu_245_p1();
    void thread_sext_ln703_fu_652_p1();
    void thread_sext_ln728_fu_663_p1();
    void thread_shl_ln1192_1_fu_296_p3();
    void thread_shl_ln1192_2_fu_347_p3();
    void thread_shl_ln1192_3_fu_354_p3();
    void thread_shl_ln1192_4_fu_387_p3();
    void thread_shl_ln1192_5_fu_413_p3();
    void thread_shl_ln1192_6_fu_512_p3();
    void thread_shl_ln1192_7_fu_526_p3();
    void thread_shl_ln1192_8_fu_539_p3();
    void thread_shl_ln1192_9_fu_576_p3();
    void thread_shl_ln1192_s_fu_683_p3();
    void thread_shl_ln1_fu_427_p3();
    void thread_shl_ln_fu_265_p3();
    void thread_sub_ln1192_10_fu_629_p2();
    void thread_sub_ln1192_11_fu_691_p2();
    void thread_sub_ln1192_1_fu_321_p2();
    void thread_sub_ln1192_2_fu_361_p2();
    void thread_sub_ln1192_3_fu_421_p2();
    void thread_sub_ln1192_4_fu_452_p2();
    void thread_sub_ln1192_5_fu_485_p2();
    void thread_sub_ln1192_6_fu_520_p2();
    void thread_sub_ln1192_7_fu_533_p2();
    void thread_sub_ln1192_8_fu_595_p2();
    void thread_sub_ln1192_9_fu_612_p2();
    void thread_sub_ln1192_fu_284_p2();
    void thread_tmp_fu_167_p4();
    void thread_trunc_ln1192_fu_221_p1();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
