{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666264626238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666264626238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 19:17:06 2022 " "Processing started: Thu Oct 20 19:17:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666264626238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666264626238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666264626238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666264626544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/top.v 1 1 " "Found 1 design units, including 1 entities, in source file code/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666264626576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666264626576 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_ctrl.v(26) " "Verilog HDL information at display_ctrl.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1666264626578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/display_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file code/display_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_ctrl " "Found entity 1: display_ctrl" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666264626578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666264626578 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "time_control.v(296) " "Verilog HDL information at time_control.v(296): always construct contains both blocking and non-blocking assignments" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 296 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1666264626580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/time_control.v 1 1 " "Found 1 design units, including 1 entities, in source file code/time_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_control " "Found entity 1: time_control" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666264626581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666264626581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666264626601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_control time_control:time_control_inst " "Elaborating entity \"time_control\" for hierarchy \"time_control:time_control_inst\"" {  } { { "Code/TOP.v" "time_control_inst" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666264626603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_1s time_control.v(70) " "Verilog HDL or VHDL warning at time_control.v(70): object \"flag_1s\" assigned a value but never read" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666264626603 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_hour_shi time_control.v(206) " "Verilog HDL or VHDL warning at time_control.v(206): object \"flag_hour_shi\" assigned a value but never read" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666264626603 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 time_control.v(64) " "Verilog HDL assignment warning at time_control.v(64): truncated value with size 32 to match size of target (16)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264626604 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 time_control.v(82) " "Verilog HDL assignment warning at time_control.v(82): truncated value with size 32 to match size of target (12)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264626604 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(113) " "Verilog HDL assignment warning at time_control.v(113): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264626605 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 time_control.v(128) " "Verilog HDL assignment warning at time_control.v(128): truncated value with size 4 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264626605 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_control.v(137) " "Verilog HDL assignment warning at time_control.v(137): truncated value with size 32 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264626605 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(168) " "Verilog HDL assignment warning at time_control.v(168): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264626605 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 time_control.v(183) " "Verilog HDL assignment warning at time_control.v(183): truncated value with size 4 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264626605 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_control.v(192) " "Verilog HDL assignment warning at time_control.v(192): truncated value with size 32 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264626605 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(227) " "Verilog HDL assignment warning at time_control.v(227): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264626606 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 time_control.v(242) " "Verilog HDL assignment warning at time_control.v(242): truncated value with size 4 to match size of target (2)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264626606 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 time_control.v(251) " "Verilog HDL assignment warning at time_control.v(251): truncated value with size 32 to match size of target (2)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264626606 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(308) " "Verilog HDL assignment warning at time_control.v(308): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264626606 "|TOP|time_control:time_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_ctrl display_ctrl:display_ctrl_inst " "Elaborating entity \"display_ctrl\" for hierarchy \"display_ctrl:display_ctrl_inst\"" {  } { { "Code/TOP.v" "display_ctrl_inst" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666264626618 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sec_shi_r\[3\] GND " "Pin \"sec_shi_r\[3\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666264626963 "|TOP|sec_shi_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_shi_r\[3\] GND " "Pin \"min_shi_r\[3\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666264626963 "|TOP|min_shi_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_shi_r\[2\] GND " "Pin \"hour_shi_r\[2\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666264626963 "|TOP|hour_shi_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_shi_r\[3\] GND " "Pin \"hour_shi_r\[3\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666264626963 "|TOP|hour_shi_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_hour_shi_seg\[1\] GND " "Pin \"out_hour_shi_seg\[1\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666264626963 "|TOP|out_hour_shi_seg[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666264626963 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1666264627026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/Digital_Clock/output_files/Digital_Clock.map.smsg " "Generated suppressed messages file E:/FPGA/Digital_Clock/output_files/Digital_Clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666264627050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666264627134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666264627134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666264627169 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666264627169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666264627169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666264627169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666264627182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 19:17:07 2022 " "Processing ended: Thu Oct 20 19:17:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666264627182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666264627182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666264627182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666264627182 ""}
