module Yreg(input [7:0]Yreg,input clk,rst,ldy,inity,output [7:0]y);
always@(posedge clk,rst) begin
if(rst) y <=8'b0; else 
if (ldy) y <=Yreg;
end
endmodule
