{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581239514429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581239514435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 04:11:54 2020 " "Processing started: Sun Feb 09 04:11:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581239514435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581239514435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581239514435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581239515071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581239515072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 lab2.v(44) " "Verilog HDL Expression warning at lab2.v(44): truncated literal to match 1 bits" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/2lab/lab2.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1581239525803 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 lab2.v(45) " "Verilog HDL Expression warning at lab2.v(45): truncated literal to match 1 bits" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/2lab/lab2.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1581239525803 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 lab2.v(47) " "Verilog HDL Expression warning at lab2.v(47): truncated literal to match 1 bits" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/2lab/lab2.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1581239525803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/2lab/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581239525805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581239525805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581239525833 ""}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "lab2.v(47) " "Verilog HDL warning at lab2.v(47): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/2lab/lab2.v" 47 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "Analysis & Synthesis" 0 -1 1581239525835 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable lab2.v(15) " "Verilog HDL Always Construct warning at lab2.v(15): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/2lab/lab2.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581239525836 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rnd_ready lab2.v(15) " "Verilog HDL Always Construct warning at lab2.v(15): inferring latch(es) for variable \"rnd_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/2lab/lab2.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581239525836 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd_ready lab2.v(24) " "Inferred latch for \"rnd_ready\" at lab2.v(24)" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/2lab/lab2.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581239525837 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable lab2.v(24) " "Inferred latch for \"enable\" at lab2.v(24)" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/2lab/lab2.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581239525837 "|lab2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rnd_ready GND " "Pin \"rnd_ready\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/2lab/lab2.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581239526272 "|lab2|rnd_ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581239526272 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581239526344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581239526653 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581239526653 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581239526719 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581239526719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581239526719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581239526719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581239526752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 04:12:06 2020 " "Processing ended: Sun Feb 09 04:12:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581239526752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581239526752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581239526752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581239526752 ""}
