  % Handle batch mode
  % to overcome problems with too many open files
  \let\mypdfximage\pdfximage\def\pdfximage{\immediate\mypdfximage}
  % Set document class depending on configuration
  \documentclass[twoside]{book}
  %% moved from doxygen.sty due to workaround for LaTex 2019 version and unmaintained tabu package
  \usepackage{ifthen}
  \ifx\requestedLaTeXdate\undefined
    \usepackage{array}
  \else
    \usepackage{array}[=2016-10-06]
  \fi
  %%
  % Packages required by doxygen
  \usepackage{fixltx2e} % for \textsubscript
  \usepackage{doxygen}
  \usepackage{graphicx}
  \usepackage[utf8]{inputenc}
  \usepackage{makeidx}
  \PassOptionsToPackage{warn}{textcomp}
  \usepackage{textcomp}
  \usepackage[nointegrals]{wasysym}
  \usepackage{ifxetex}
  % NLS support packages
  % Define default fonts
  % Font selection
  \usepackage[T1]{fontenc}
  % set main and monospaced font
  \usepackage[scaled=.90]{helvet}
\usepackage{courier}
\renewcommand{\familydefault}{\sfdefault}
  \usepackage{sectsty}
  \allsectionsfont{%
    \fontseries{bc}\selectfont%
    \color{darkgray}%
  }
  \renewcommand{\DoxyLabelFont}{%
    \fontseries{bc}\selectfont%
    \color{darkgray}%
  }
  \newcommand{\+}{\discretionary{\mbox{\scriptsize$\hookleftarrow$}}{}{}}
   % Arguments of doxygenemoji:
   % 1) ':<text>:' form of the emoji, already LaTeX-escaped
   % 2) file with the name of the emoji without the .png extension
   % in case image exist use this otherwise use the ':<text>:' form
   \newcommand{\doxygenemoji}[2]{%
     \IfFileExists{./#2.png}{\raisebox{-0.1em}{\includegraphics[height=0.9em]{./#2.png}}}{#1}%
   }
  % Page & text layout
  \usepackage{geometry}
  \geometry{%
    a4paper,%
    top=2.5cm,%
    bottom=2.5cm,%
    left=2.5cm,%
    right=2.5cm%
  }
  % Allow a bit of overflow to go unnoticed by other means
  \tolerance=750
  \hfuzz=15pt
  \hbadness=750
  \setlength{\emergencystretch}{15pt}
  \setlength{\parindent}{0cm}
  \newcommand{\doxynormalparskip}{\setlength{\parskip}{3ex plus 2ex minus 2ex}}
  \newcommand{\doxytocparskip}{\setlength{\parskip}{1ex plus 0ex minus 0ex}}
  \doxynormalparskip
  % Redefine paragraph/subparagraph environments, using sectsty fonts
  \makeatletter
  \renewcommand{\paragraph}{%
    \@startsection{paragraph}{4}{0ex}{-1.0ex}{1.0ex}{%
      \normalfont\normalsize\bfseries\SS@parafont%
    }%
  }
  \renewcommand{\subparagraph}{%
    \@startsection{subparagraph}{5}{0ex}{-1.0ex}{1.0ex}{%
      \normalfont\normalsize\bfseries\SS@subparafont%
    }%
  }
  \makeatother
  \makeatletter
  \newcommand\hrulefilll{\leavevmode\leaders\hrule\hskip 0pt plus 1filll\kern\z@}
  \makeatother
  % Headers & footers
  \usepackage{fancyhdr}
  \pagestyle{fancyplain}
  \renewcommand{\footrulewidth}{0.4pt}
  \fancypagestyle{fancyplain}{
    \fancyhf{}
    \fancyhead[LE, RO]{\bfseries\thepage}
    \fancyhead[LO]{\bfseries\rightmark}
    \fancyhead[RE]{\bfseries\leftmark}
    \fancyfoot[LO, RE]{\bfseries\scriptsize Generated by Doxygen }
  }
  \fancypagestyle{plain}{
    \fancyhf{}
    \fancyfoot[LO, RE]{\bfseries\scriptsize Generated by Doxygen }
    \renewcommand{\headrulewidth}{0pt}
  }
  \pagestyle{fancyplain}
  \renewcommand{\chaptermark}[1]{%
    \markboth{#1}{}%
  }
  \renewcommand{\sectionmark}[1]{%
    \markright{\thesection\ #1}%
  }
  % ToC, LoF, LoT, bibliography, and index
  % Indices & bibliography
  \usepackage{natbib}
  \usepackage[titles]{tocloft}
  \setcounter{tocdepth}{3}
  \setcounter{secnumdepth}{5}
  % creating indexes
  \makeindex
  \usepackage{newunicodechar}
  \newunicodechar{⁻}{${}^{-}$}% Superscript minus
  \newunicodechar{²}{${}^{2}$}% Superscript two
  \newunicodechar{³}{${}^{3}$}% Superscript three
  % Hyperlinks
    % Hyperlinks (required, but should be loaded last)
    \ifpdf
      \usepackage[pdftex,pagebackref=true]{hyperref}
    \else
      \ifxetex
        \usepackage[pagebackref=true]{hyperref}
      \else
        \usepackage[ps2pdf,pagebackref=true]{hyperref}
      \fi
    \fi
    \hypersetup{%
      colorlinks=true,%
      linkcolor=blue,%
      citecolor=blue,%
      unicode,%
      pdftitle={sqrt\+\_\+approx},%
      pdfsubject={}%
    }
  % Custom commands used by the header
  % Custom commands
  \newcommand{\clearemptydoublepage}{%
    \newpage{\pagestyle{empty}\cleardoublepage}%
  }
  % caption style definition
  \usepackage{caption}
  \captionsetup{labelsep=space,justification=centering,font={bf},singlelinecheck=off,skip=4pt,position=top}
  % in page table of contents
  \usepackage{etoc}
  \etocsettocstyle{\doxytocparskip}{\doxynormalparskip}
  % prevent numbers overlap the titles in toc
  \renewcommand{\numberline}[1]{#1~}
% End of preamble, now comes the document contents
%===== C O N T E N T S =====
\begin{document}
  \raggedbottom
  % Titlepage & ToC
    % To avoid duplicate page anchors due to reuse of same numbers for
    % the index (be it as roman numbers)
    \hypersetup{pageanchor=false,
                bookmarksnumbered=true,
                pdfencoding=unicode
               }
  \pagenumbering{alph}
  \begin{titlepage}
  \vspace*{7cm}
  \begin{center}%
  {\Large sqrt\+\_\+approx}\\
  \vspace*{1cm}
  {\large Generated by Doxygen 1.9.4}\\
  \end{center}
  \end{titlepage}
  \clearemptydoublepage
  \pagenumbering{roman}
  \tableofcontents
  \clearemptydoublepage
  \pagenumbering{arabic}
  % re-enable anchors again
  \hypersetup{pageanchor=true}
%--- Begin generated contents ---
\chapter{MISRA-\/C\+:2004 Compliance Exceptions}
\label{_c_m_s_i_s__m_i_s_r_a__exceptions}
\Hypertarget{_c_m_s_i_s__m_i_s_r_a__exceptions}
\input{_c_m_s_i_s__m_i_s_r_a__exceptions}
\chapter{Module Index}
\input{modules}
\chapter{Namespace Index}
\input{namespaces}
\chapter{Hierarchical Index}
\input{hierarchy}
\chapter{Data Structure Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Module Documentation}
\input{group___c_m_s_i_s__glob__defs}
\input{group___c_m_s_i_s__core__register}
\input{group___c_m_s_i_s___c_o_r_e}
\input{group___c_m_s_i_s___n_v_i_c}
\input{group___c_m_s_i_s___s_c_b}
\input{group___c_m_s_i_s___sys_tick}
\input{group___c_m_s_i_s___core_debug}
\input{group___c_m_s_i_s__core__base}
\input{group___c_m_s_i_s___core___function_interface}
\input{group___c_m_s_i_s___core___n_v_i_c_functions}
\input{group___c_m_s_i_s___core___sys_tick_functions}
\input{group___c_m_s_i_s___s_cn_s_c_b}
\input{group___c_m_s_i_s___i_t_m}
\input{group___c_m_s_i_s___d_w_t}
\input{group___c_m_s_i_s___t_p_i}
\input{group___c_m_s_i_s__core___debug_functions}
\input{group___c_m_s_i_s___s_i_m_d__intrinsics}
\input{group___c_m_s_i_s___core___reg_acc_functions}
\input{group___c_m_s_i_s___core___instruction_interface}
\input{group___a_d_c___exported___constants}
\input{group___a_d_c___error___code}
\input{group___a_d_c___clock_prescaler}
\input{group___a_d_c___resolution}
\input{group___a_d_c___external__trigger__edge___regular}
\input{group___a_d_c___external__trigger___source___regular}
\input{group___a_d_c__data__align}
\input{group___a_d_c__channels}
\input{group___a_d_c__sampling__times}
\input{group___a_d_c___e_o_c_selection}
\input{group___a_d_c___event__type}
\input{group___a_d_c__analog__watchdog__selection}
\input{group___a_d_c__interrupts__definition}
\input{group___a_d_c__flags__definition}
\input{group___a_d_c__channels__type}
\input{group___a_d_c__thresholds}
\input{group___a_d_c__regular__length}
\input{group___a_d_c__regular__rank}
\input{group___a_d_c__regular__discontinuous__mode__number}
\input{group___a_d_c__range__verification}
\input{group___a_d_c_ex___exported___constants}
\input{group___a_d_c_ex___common__mode}
\input{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}
\input{group___a_d_c_ex__delay__between__2__sampling__phases}
\input{group___a_d_c_ex___external__trigger__edge___injected}
\input{group___a_d_c_ex___external__trigger___source___injected}
\input{group___a_d_c_ex__injected__channel__selection}
\input{group___a_d_c_ex__injected__length}
\input{group___a_d_c_ex__injected__rank}
\input{group___c_o_r_t_e_x___exported___constants}
\input{group___c_o_r_t_e_x___preemption___priority___group}
\input{group___c_o_r_t_e_x___sys_tick__clock__source}
\input{group___d_m_a___exported___constants}
\input{group___d_m_a___error___code}
\input{group___d_m_a___channel__selection}
\input{group___d_m_a___data__transfer__direction}
\input{group___d_m_a___data__buffer__size}
\input{group___d_m_a___peripheral__incremented__mode}
\input{group___d_m_a___memory__incremented__mode}
\input{group___d_m_a___peripheral__data__size}
\input{group___d_m_a___memory__data__size}
\input{group___d_m_a__mode}
\input{group___d_m_a___priority__level}
\input{group___d_m_a___f_i_f_o__direct__mode}
\input{group___d_m_a___f_i_f_o__threshold__level}
\input{group___d_m_a___memory__burst}
\input{group___d_m_a___peripheral__burst}
\input{group___d_m_a__interrupt__enable__definitions}
\input{group___d_m_a__flag__definitions}
\input{group___f_l_a_s_h___exported___constants}
\input{group___f_l_a_s_h___type___program}
\input{group___f_l_a_s_h___flag__definition}
\input{group___f_l_a_s_h___interrupt__definition}
\input{group___f_l_a_s_h___program___parallelism}
\input{group___f_l_a_s_h___keys}
\input{group___f_l_a_s_h_ex___type___erase}
\input{group___f_l_a_s_h_ex___voltage___range}
\input{group___f_l_a_s_h_ex___w_r_p___state}
\input{group___f_l_a_s_h_ex___option___type}
\input{group___f_l_a_s_h_ex___option___bytes___read___protection}
\input{group___f_l_a_s_h_ex___option___bytes___i_watchdog}
\input{group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p}
\input{group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y}
\input{group___f_l_a_s_h_ex___b_o_r___reset___level}
\input{group___f_l_a_s_h_ex___p_c_r_o_p___state}
\input{group___f_l_a_s_h_ex___advanced___option___type}
\input{group___f_l_a_s_h___latency}
\input{group___f_l_a_s_h_ex___banks}
\input{group___f_l_a_s_h_ex___mass_erase__bit}
\input{group___f_l_a_s_h_ex___sectors}
\input{group___f_l_a_s_h_ex___option___bytes___write___protection}
\input{group___f_l_a_s_h_ex___option___bytes___p_c___read_write___protection}
\input{group___f_l_a_s_h_ex___dual___boot}
\input{group___f_l_a_s_h_ex___selection___protection___mode}
\input{group___g_p_i_o___exported___constants}
\input{group___g_p_i_o__pins__define}
\input{group___g_p_i_o__mode__define}
\input{group___g_p_i_o__speed__define}
\input{group___g_p_i_o__pull__define}
\input{group___g_p_i_o___alternat__function__selection}
\input{group___h_c_d___exported___constants}
\input{group___h_c_d___instance__definition}
\input{group___h_c_d___speed}
\input{group___h_c_d___p_h_y___module}
\input{group___h_c_d___interrupt___clock}
\input{group___i2_c___exported___constants}
\input{group___i2_c__duty__cycle__in__fast__mode}
\input{group___i2_c__addressing__mode}
\input{group___i2_c__dual__addressing__mode}
\input{group___i2_c__general__call__addressing__mode}
\input{group___i2_c__nostretch__mode}
\input{group___i2_c___memory___address___size}
\input{group___i2_c___interrupt__configuration__definition}
\input{group___i2_c___flag__definition}
\input{group___i2_s___exported___constants}
\input{group___i2_s___clock___source}
\input{group___i2_s___mode}
\input{group___i2_s___standard}
\input{group___i2_s___legacy}
\input{group___i2_s___data___format}
\input{group___i2_s___m_c_l_k___output}
\input{group___i2_s___audio___frequency}
\input{group___i2_s___full_duplex___mode}
\input{group___i2_s___clock___polarity}
\input{group___i2_s___interrupt__configuration__definition}
\input{group___i2_s___flag__definition}
\input{group___i_r_d_a___exported___constants}
\input{group___i_r_d_a___word___length}
\input{group___i_r_d_a___parity}
\input{group___i_r_d_a___mode}
\input{group___ir_d_a___low___power}
\input{group___i_r_d_a___flags}
\input{group___i_r_d_a___interrupt__definition}
\input{group___i_w_d_g___exported___constants}
\input{group___i_w_d_g___registers___bit_mask}
\input{group___i_w_d_g___flag__definition}
\input{group___i_w_d_g___prescaler}
\input{group___i_w_d_g___reload___value}
\input{group___p_c_d___exported___constants}
\input{group___p_c_d___speed}
\input{group___p_c_d___p_h_y___module}
\input{group___p_c_d___instance__definition}
\input{group___p_c_d___interrupt___clock}
\input{group___p_w_r___exported___constants}
\input{group___p_w_r___wake_up___pins}
\input{group___p_w_r___p_v_d__detection__level}
\input{group___p_w_r___p_v_d___mode}
\input{group___p_w_r___regulator__state__in___s_t_o_p__mode}
\input{group___p_w_r___s_l_e_e_p__mode__entry}
\input{group___p_w_r___s_t_o_p__mode__entry}
\input{group___p_w_r___regulator___voltage___scale}
\input{group___p_w_r___flag}
\input{group___r_c_c___exported___constants}
\input{group___r_c_c___bit_address___alias_region}
\input{group___r_c_c___oscillator___type}
\input{group___r_c_c___h_s_e___config}
\input{group___r_c_c___l_s_e___config}
\input{group___r_c_c___h_s_i___config}
\input{group___r_c_c___l_s_i___config}
\input{group___r_c_c___p_l_l___config}
\input{group___r_c_c___p_l_l_p___clock___divider}
\input{group___r_c_c___p_l_l___clock___source}
\input{group___r_c_c___system___clock___type}
\input{group___r_c_c___system___clock___source}
\input{group___r_c_c___a_h_b___clock___source}
\input{group___r_c_c___a_p_b1___a_p_b2___clock___source}
\input{group___r_c_c___r_t_c___clock___source}
\input{group___r_c_c___i2_s___clock___source}
\input{group___r_c_c___m_c_o___index}
\input{group___r_c_c___m_c_o1___clock___source}
\input{group___r_c_c___m_c_o2___clock___source}
\input{group___r_c_c___m_c_ox___clock___prescaler}
\input{group___r_c_c___interrupt}
\input{group___r_c_c___flag}
\input{group___r_c_c_ex___exported___constants}
\input{group___r_c_c_ex___periph___clock___selection}
\input{group___r_c_c_ex___bit_address___alias_region}
\input{group___r_n_g___exported___constants}
\input{group___r_n_g___interrupt__definition}
\input{group___r_n_g___flag__definition}
\input{group___r_t_c___exported___constants}
\input{group___r_t_c___hour___formats}
\input{group___r_t_c___output__selection___definitions}
\input{group___r_t_c___output___polarity___definitions}
\input{group___r_t_c___output___type___a_l_a_r_m___o_u_t}
\input{group___r_t_c___asynchronous___predivider}
\input{group___r_t_c___synchronous___predivider}
\input{group___r_t_c___time___definitions}
\input{group___r_t_c___a_m___p_m___definitions}
\input{group___r_t_c___day_light_saving___definitions}
\input{group___r_t_c___store_operation___definitions}
\input{group___r_t_c___input__parameter__format__definitions}
\input{group___r_t_c___year___date___definitions}
\input{group___r_t_c___month___date___definitions}
\input{group___r_t_c___week_day___definitions}
\input{group___r_t_c___alarm___definitions}
\input{group___r_t_c___alarm_date_week_day___definitions}
\input{group___r_t_c___alarm_mask___definitions}
\input{group___r_t_c___alarms___definitions}
\input{group___r_t_c___alarm___sub___seconds___value}
\input{group___r_t_c___alarm___sub___seconds___masks___definitions}
\input{group___r_t_c___interrupts___definitions}
\input{group___r_t_c___flags___definitions}
\input{group___r_t_c_ex___exported___constants}
\input{group___r_t_c_ex___backup___registers___definitions}
\input{group___r_t_c_ex___time___stamp___edges__definitions}
\input{group___r_t_c_ex___tamper___pins___definitions}
\input{group___r_t_c_ex___tamper___pins___selection}
\input{group___r_t_c_ex___time_stamp___pin___selection}
\input{group___r_t_c_ex___tamper___trigger___definitions}
\input{group___r_t_c_ex___tamper___filter___definitions}
\input{group___r_t_c_ex___tamper___sampling___frequencies___definitions}
\input{group___r_t_c_ex___tamper___pin___precharge___duration___definitions}
\input{group___r_t_c_ex___tamper___time_stamp_on_tamper_detection___definitions}
\input{group___r_t_c_ex___tamper___pull___u_p___definitions}
\input{group___r_t_c_ex___wakeup___timer___definitions}
\input{group___r_t_c_ex___digital___calibration___definitions}
\input{group___r_t_c_ex___smooth__calib__period___definitions}
\input{group___r_t_c_ex___smooth__calib___plus__pulses___definitions}
\input{group___r_t_c_ex___smooth__calib___minus__pulses___definitions}
\input{group___r_t_c_ex___add__1___second___parameter___definitions}
\input{group___r_t_c_ex___substract___fraction___of___second___value}
\input{group___r_t_c_ex___calib___output__selection___definitions}
\input{group___s_d___exported___constants}
\input{group___s_d___interrupt___clock}
\input{group___s_m_a_r_t_c_a_r_d___exported___constants}
\input{group___s_m_a_r_t_c_a_r_d___word___length}
\input{group___s_m_a_r_t_c_a_r_d___stop___bits}
\input{group___s_m_a_r_t_c_a_r_d___parity}
\input{group___s_m_a_r_t_c_a_r_d___mode}
\input{group___s_m_a_r_t_c_a_r_d___clock___polarity}
\input{group___s_m_a_r_t_c_a_r_d___clock___phase}
\input{group___s_m_a_r_t_c_a_r_d___last___bit}
\input{group___smart_card___n_a_c_k___state}
\input{group___smart_card___d_m_a___requests}
\input{group___smart_card___flags}
\input{group___smart_card___interrupt__definition}
\input{group___s_p_i___exported___constants}
\input{group___s_p_i__mode}
\input{group___s_p_i___direction__mode}
\input{group___s_p_i__data__size}
\input{group___s_p_i___clock___polarity}
\input{group___s_p_i___clock___phase}
\input{group___s_p_i___slave___select__management}
\input{group___s_p_i___baud_rate___prescaler}
\input{group___s_p_i___m_s_b___l_s_b__transmission}
\input{group___s_p_i___t_i__mode}
\input{group___s_p_i___c_r_c___calculation}
\input{group___s_p_i___interrupt__configuration__definition}
\input{group___s_p_i___flag__definition}
\input{group___t_i_m___exported___constants}
\input{group___t_i_m___input___channel___polarity}
\input{group___t_i_m___e_t_r___polarity}
\input{group___t_i_m___e_t_r___prescaler}
\input{group___t_i_m___counter___mode}
\input{group___t_i_m___clock_division}
\input{group___t_i_m___output___compare__and___p_w_m__modes}
\input{group___t_i_m___output___compare___state}
\input{group___t_i_m___output___fast___state}
\input{group___t_i_m___output___compare___n___state}
\input{group___t_i_m___output___compare___polarity}
\input{group___t_i_m___output___compare___n___polarity}
\input{group___t_i_m___output___compare___idle___state}
\input{group___t_i_m___output___compare___n___idle___state}
\input{group___t_i_m___channel}
\input{group___t_i_m___input___capture___polarity}
\input{group___t_i_m___input___capture___selection}
\input{group___t_i_m___input___capture___prescaler}
\input{group___t_i_m___one___pulse___mode}
\input{group___t_i_m___encoder___mode}
\input{group___t_i_m___interrupt__definition}
\input{group___t_i_m___d_m_a__sources}
\input{group___t_i_m___event___source}
\input{group___t_i_m___flag__definition}
\input{group___t_i_m___clock___source}
\input{group___t_i_m___clock___polarity}
\input{group___t_i_m___clock___prescaler}
\input{group___t_i_m___clock___filter}
\input{group___t_i_m___clear_input___source}
\input{group___t_i_m___clear_input___polarity}
\input{group___t_i_m___clear_input___prescaler}
\input{group___t_i_m___clear_input___filter}
\input{group___t_i_m___slave___mode}
\input{group___t_i_m___trigger___selection}
\input{group___t_i_m___trigger___polarity}
\input{group___t_i_m___trigger___prescaler}
\input{group___t_i_m___trigger___filter}
\input{group___t_i_m___t_i1___selection}
\input{group___t_i_m___d_m_a___base__address}
\input{group___t_i_m___d_m_a___burst___length}
\input{group___t_i_m___input___capture___filer___value}
\input{group___d_m_a___handle__index}
\input{group___channel___c_c___state}
\input{group___t_i_m_ex___exported___constants}
\input{group___t_i_m_ex___o_s_s_r___off___state___selection__for___run__mode__state}
\input{group___t_i_m_ex___o_s_s_i___off___state___selection__for___idle__mode__state}
\input{group___t_i_m_ex___lock__level}
\input{group___t_i_m_ex___break___input__enable__disable}
\input{group___t_i_m_ex___break___polarity}
\input{group___t_i_m_ex___a_o_e___bit___set___reset}
\input{group___t_i_m_ex___master___mode___selection}
\input{group___t_i_m_ex___master___slave___mode}
\input{group___t_i_m_ex___commutation___mode}
\input{group___t_i_m_ex___remap}
\input{group___u_a_r_t___exported___constants}
\input{group___u_a_r_t___word___length}
\input{group___u_a_r_t___stop___bits}
\input{group___u_a_r_t___parity}
\input{group___u_a_r_t___hardware___flow___control}
\input{group___u_a_r_t___mode}
\input{group___u_a_r_t___state}
\input{group___u_a_r_t___over___sampling}
\input{group___u_a_r_t___l_i_n___break___detection___length}
\input{group___u_a_r_t___wake_up__functions}
\input{group___u_a_r_t___flags}
\input{group___u_a_r_t___interrupt__definition}
\input{group___u_s_a_r_t___exported___constants}
\input{group___u_s_a_r_t___word___length}
\input{group___u_s_a_r_t___stop___bits}
\input{group___u_s_a_r_t___parity}
\input{group___u_s_a_r_t___mode}
\input{group___u_s_a_r_t___clock}
\input{group___u_s_a_r_t___clock___polarity}
\input{group___u_s_a_r_t___clock___phase}
\input{group___u_s_a_r_t___last___bit}
\input{group___u_s_a_r_t___n_a_c_k___state}
\input{group___u_s_a_r_t___flags}
\input{group___u_s_a_r_t___interrupt__definition}
\input{group___w_w_d_g___bit_address___alias_region}
\input{group___w_w_d_g___interrupt__definition}
\input{group___w_w_d_g___flag__definition}
\input{group___w_w_d_g___prescaler}
\input{group___w_w_d_g___window}
\input{group___w_w_d_g___counter}
\input{group___s_d_i_o___exported___constants}
\input{group___s_d_i_o___clock___edge}
\input{group___s_d_i_o___clock___bypass}
\input{group___s_d_i_o___clock___power___save}
\input{group___s_d_i_o___bus___wide}
\input{group___s_d_i_o___hardware___flow___control}
\input{group___s_d_i_o___clock___division}
\input{group___s_d_i_o___command___index}
\input{group___s_d_i_o___response___type}
\input{group___s_d_i_o___wait___interrupt___state}
\input{group___s_d_i_o___c_p_s_m___state}
\input{group___s_d_i_o___response___registers}
\input{group___s_d_i_o___data___length}
\input{group___s_d_i_o___data___block___size}
\input{group___s_d_i_o___transfer___direction}
\input{group___s_d_i_o___transfer___type}
\input{group___s_d_i_o___d_p_s_m___state}
\input{group___s_d_i_o___read___wait___mode}
\input{group___s_d_i_o___interrupt__sources}
\input{group___s_d_i_o___flags}
\input{group___s_d_i_o___instance__definition}
\input{group___s_d_i_o___interrupt___clock}
\input{group___u_s_b___core___mode__}
\input{group___u_s_b___core___speed__}
\input{group___u_s_b___core___p_h_y__}
\input{group___u_s_b___core___m_p_s__}
\input{group___u_s_b___core___phy___frequency__}
\input{group___u_s_b___c_o_r_e___frame___interval__}
\input{group___u_s_b___e_p0___m_p_s__}
\input{group___u_s_b___e_p___speed__}
\input{group___u_s_b___e_p___type__}
\input{group___u_s_b___s_t_s___defines__}
\input{group___h_c_f_g___s_p_e_e_d___defines__}
\input{group___h_p_r_t0___p_r_t_s_p_d___s_p_e_e_d___defines__}
\input{group___c_m_s_i_s}
\input{group__stm32f401xe}
\input{group___configuration__section__for___c_m_s_i_s}
\input{group___peripheral__interrupt__number__definition}
\input{group___peripheral__registers__structures}
\input{group___peripheral__declaration}
\input{group___exported__constants}
\input{group___peripheral___registers___bits___definition}
\input{group___exported__macros}
\input{group__stm32f4xx}
\input{group___library__configuration__section}
\input{group___device___included}
\input{group___exported__types}
\input{group___exported__macro}
\input{group___s_t_m32_f4xx___h_a_l___driver}
\input{group___h_a_l}
\input{group___a_d_c}
\input{group___a_d_c_ex}
\input{group___c_o_r_t_e_x}
\input{group___c_r_c}
\input{group___d_m_a}
\input{group___d_m_a_ex}
\input{group___f_l_a_s_h}
\input{group___f_l_a_s_h_ex}
\input{group___g_p_i_o}
\input{group___h_c_d}
\input{group___i2_c}
\input{group___i2_s}
\input{group___i2_s_ex}
\input{group___i_r_d_a}
\input{group___i_w_d_g}
\input{group___n_a_n_d}
\input{group___n_o_r}
\input{group___p_c_c_a_r_d}
\input{group___p_c_d}
\input{group___p_w_r}
\input{group___p_w_r_ex}
\input{group___r_c_c}
\input{group___r_c_c_ex}
\input{group___r_n_g}
\input{group___r_t_c}
\input{group___r_t_c_ex}
\input{group___s_d}
\input{group___s_m_a_r_t_c_a_r_d}
\input{group___s_p_i}
\input{group___s_r_a_m}
\input{group___s_t_m32_f4xx___h_a_l}
\input{group___t_i_m}
\input{group___t_i_m_ex}
\input{group___u_a_r_t}
\input{group___u_s_a_r_t}
\input{group___w_w_d_g}
\input{group___s_t_m32_f4xx___driver}
\input{group___s_d_m_m_c}
\input{group___u_s_b___core}
\input{group__stm32f4xx__system}
\input{group___s_t_m32_f4xx___system___includes}
\input{group___s_t_m32_f4xx___system___exported__types}
\input{group___s_t_m32_f4xx___system___exported___constants}
\input{group___s_t_m32_f4xx___system___exported___macros}
\input{group___s_t_m32_f4xx___system___exported___functions}
\chapter{Namespace Documentation}
\input{namespacembed}
\chapter{Data Structure Documentation}
\input{struct_____d_m_a___handle_type_def}
\input{struct_____s_p_i___handle_type_def}
\input{struct_a_d_c___analog_w_d_g_conf_type_def}
\input{struct_a_d_c___channel_conf_type_def}
\input{struct_a_d_c___common___type_def}
\input{struct_a_d_c___handle_type_def}
\input{struct_a_d_c___init_type_def}
\input{struct_a_d_c___injection_conf_type_def}
\input{struct_a_d_c___multi_mode_type_def}
\input{struct_a_d_c___type_def}
\input{structanalogin__s}
\input{union_a_p_s_r___type}
\input{classmbed_1_1_bus_in}
\input{classmbed_1_1_bus_in_out}
\input{classmbed_1_1_bus_out}
\input{classmbed_1_1_call_chain}
\input{union_c_o_n_t_r_o_l___type}
\input{struct_core_debug___type}
\input{struct_c_r_c___handle_type_def}
\input{struct_c_r_c___type_def}
\input{struct_d_b_g_m_c_u___type_def}
\input{classmbed_1_1_digital_in}
\input{classmbed_1_1_digital_in_out}
\input{classmbed_1_1_digital_out}
\input{structdirent}
\input{classmbed_1_1_dir_handle}
\input{struct_d_m_a___init_type_def}
\input{struct_d_m_a___stream___type_def}
\input{struct_d_m_a___type_def}
\input{struct_d_w_t___type}
\input{struct_e_x_t_i___type_def}
\input{classmbed_1_1_file_base}
\input{classmbed_1_1_file_handle}
\input{classmbed_1_1_file_like}
\input{classmbed_1_1_file_path}
\input{classmbed_1_1_file_system_like}
\input{struct_f_l_a_s_h___adv_o_b_program_init_type_def}
\input{struct_f_l_a_s_h___erase_init_type_def}
\input{struct_f_l_a_s_h___o_b_program_init_type_def}
\input{struct_f_l_a_s_h___process_type_def}
\input{struct_f_l_a_s_h___type_def}
\input{classmbed_1_1_function_pointer}
\input{struct_g_p_i_o___init_type_def}
\input{structgpio__irq__s}
\input{structgpio__t}
\input{struct_g_p_i_o___type_def}
\input{struct_h_a_l___s_d___card_info_typedef}
\input{struct_h_a_l___s_d___card_status_typedef}
\input{struct_h_a_l___s_d___c_i_d_typedef}
\input{struct_h_a_l___s_d___c_s_d_typedef}
\input{struct_h_c_d___handle_type_def}
\input{struct_i2_c___handle_type_def}
\input{struct_i2_c___init_type_def}
\input{structi2c__s}
\input{struct_i2_c___type_def}
\input{struct_i2_s___handle_type_def}
\input{struct_i2_s___init_type_def}
\input{classmbed_1_1_interrupt_manager}
\input{union_i_p_s_r___type}
\input{struct_i_r_d_a___handle_type_def}
\input{struct_i_r_d_a___init_type_def}
\input{struct_i_t_m___type}
\input{struct_i_w_d_g___handle_type_def}
\input{struct_i_w_d_g___init_type_def}
\input{struct_i_w_d_g___type_def}
\input{struct_n_v_i_c___type}
\input{struct_p_c_d___handle_type_def}
\input{struct_pin_map}
\input{structport__s}
\input{structpwmout__s}
\input{struct_p_w_r___p_v_d_type_def}
\input{struct_p_w_r___type_def}
\input{struct_r_c_c___clk_init_type_def}
\input{struct_r_c_c___osc_init_type_def}
\input{struct_r_c_c___periph_c_l_k_init_type_def}
\input{struct_r_c_c___p_l_l_i2_s_init_type_def}
\input{struct_r_c_c___p_l_l_init_type_def}
\input{struct_r_c_c___type_def}
\input{struct_r_n_g___handle_type_def}
\input{struct_r_t_c___alarm_type_def}
\input{struct_r_t_c___date_type_def}
\input{struct_r_t_c___handle_type_def}
\input{struct_r_t_c___init_type_def}
\input{struct_r_t_c___tamper_type_def}
\input{struct_r_t_c___time_type_def}
\input{struct_r_t_c___type_def}
\input{struct_s_c_b___type}
\input{struct_s_cn_s_c_b___type}
\input{struct_s_d___handle_type_def}
\input{struct_s_d_i_o___cmd_init_type_def}
\input{struct_s_d_i_o___data_init_type_def}
\input{struct_s_d_i_o___init_type_def}
\input{struct_s_d_i_o___type_def}
\input{structserial__s}
\input{struct_s_m_a_r_t_c_a_r_d___handle_type_def}
\input{struct_s_m_a_r_t_c_a_r_d___init_type_def}
\input{struct_s_p_i___init_type_def}
\input{structspi__s}
\input{struct_s_p_i___type_def}
\input{classmbed_1_1_stream}
\input{struct_s_y_s_c_f_g___type_def}
\input{struct_sys_tick___type}
\input{classmbed_1_1_ticker}
\input{structticker__event__s}
\input{struct_t_i_m___base___init_type_def}
\input{struct_t_i_m___break_dead_time_config_type_def}
\input{struct_t_i_m___clear_input_config_type_def}
\input{struct_t_i_m___clock_config_type_def}
\input{struct_t_i_m___encoder___init_type_def}
\input{struct_t_i_m___hall_sensor___init_type_def}
\input{struct_t_i_m___handle_type_def}
\input{struct_t_i_m___i_c___init_type_def}
\input{struct_t_i_m___master_config_type_def}
\input{struct_t_i_m___o_c___init_type_def}
\input{struct_t_i_m___one_pulse___init_type_def}
\input{struct_t_i_m___slave_config_type_def}
\input{struct_t_i_m___type_def}
\input{classmbed_1_1_timeout}
\input{classmbed_1_1_timer}
\input{classmbed_1_1_timer_event}
\input{struct_t_p_i___type}
\input{struct_u_a_r_t___handle_type_def}
\input{struct_u_a_r_t___init_type_def}
\input{struct_u_s_a_r_t___handle_type_def}
\input{struct_u_s_a_r_t___init_type_def}
\input{struct_u_s_a_r_t___type_def}
\input{struct_u_s_b___o_t_g___cfg_type_def}
\input{struct_u_s_b___o_t_g___device_type_def}
\input{struct_u_s_b___o_t_g___e_p_type_def}
\input{struct_u_s_b___o_t_g___global_type_def}
\input{struct_u_s_b___o_t_g___h_c_type_def}
\input{struct_u_s_b___o_t_g___host_channel_type_def}
\input{struct_u_s_b___o_t_g___host_type_def}
\input{struct_u_s_b___o_t_g___i_n_endpoint_type_def}
\input{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}
\input{struct_w_w_d_g___handle_type_def}
\input{struct_w_w_d_g___init_type_def}
\input{struct_w_w_d_g___type_def}
\input{unionx_p_s_r___type}
\chapter{File Documentation}
\input{main_8d}
\input{main_8d_source}
\input{main_8c}
\input{main_8c_source}
\input{_analog_in_8h}
\input{_analog_in_8h_source}
\input{analogin__api_8h}
\input{analogin__api_8h_source}
\input{_analog_out_8h}
\input{_analog_out_8h_source}
\input{analogout__api_8h}
\input{analogout__api_8h_source}
\input{_bus_in_8h}
\input{_bus_in_8h_source}
\input{_bus_in_out_8h}
\input{_bus_in_out_8h_source}
\input{_bus_out_8h}
\input{_bus_out_8h_source}
\input{_call_chain_8h}
\input{_call_chain_8h_source}
\input{_c_a_n_8h}
\input{_c_a_n_8h_source}
\input{can__api_8h}
\input{can__api_8h_source}
\input{can__helper_8h}
\input{can__helper_8h_source}
\input{_digital_in_8h}
\input{_digital_in_8h_source}
\input{_digital_in_out_8h}
\input{_digital_in_out_8h_source}
\input{_digital_out_8h}
\input{_digital_out_8h_source}
\input{_dir_handle_8h}
\input{_dir_handle_8h_source}
\input{error_8h}
\input{error_8h_source}
\input{_ethernet_8h}
\input{_ethernet_8h_source}
\input{ethernet__api_8h}
\input{ethernet__api_8h_source}
\input{_file_base_8h}
\input{_file_base_8h_source}
\input{_file_handle_8h}
\input{_file_handle_8h_source}
\input{_file_like_8h}
\input{_file_like_8h_source}
\input{_file_path_8h}
\input{_file_path_8h_source}
\input{_file_system_like_8h}
\input{_file_system_like_8h_source}
\input{_function_pointer_8h}
\input{_function_pointer_8h_source}
\input{gpio__api_8h}
\input{gpio__api_8h_source}
\input{gpio__irq__api_8h}
\input{gpio__irq__api_8h_source}
\input{_i2_c_8h}
\input{_i2_c_8h_source}
\input{i2c__api_8h}
\input{i2c__api_8h_source}
\input{_i2_c_slave_8h}
\input{_i2_c_slave_8h_source}
\input{_interrupt_in_8h}
\input{_interrupt_in_8h_source}
\input{_interrupt_manager_8h}
\input{_interrupt_manager_8h_source}
\input{_local_file_system_8h}
\input{_local_file_system_8h_source}
\input{mbed_8h}
\input{mbed_8h_source}
\input{mbed__assert_8h}
\input{mbed__assert_8h_source}
\input{mbed__debug_8h}
\input{mbed__debug_8h_source}
\input{mbed__interface_8h}
\input{mbed__interface_8h_source}
\input{pinmap_8h}
\input{pinmap_8h_source}
\input{platform_8h}
\input{platform_8h_source}
\input{port__api_8h}
\input{port__api_8h_source}
\input{_port_in_8h}
\input{_port_in_8h_source}
\input{_port_in_out_8h}
\input{_port_in_out_8h_source}
\input{_port_out_8h}
\input{_port_out_8h_source}
\input{_pwm_out_8h}
\input{_pwm_out_8h_source}
\input{pwmout__api_8h}
\input{pwmout__api_8h_source}
\input{_raw_serial_8h}
\input{_raw_serial_8h_source}
\input{rtc__api_8h}
\input{rtc__api_8h_source}
\input{rtc__time_8h}
\input{rtc__time_8h_source}
\input{semihost__api_8h}
\input{semihost__api_8h_source}
\input{_serial_8h}
\input{_serial_8h_source}
\input{serial__api_8h}
\input{serial__api_8h_source}
\input{_serial_base_8h}
\input{_serial_base_8h_source}
\input{sleep__api_8h}
\input{sleep__api_8h_source}
\input{_s_p_i_8h}
\input{_s_p_i_8h_source}
\input{spi__api_8h}
\input{spi__api_8h_source}
\input{_s_p_i_slave_8h}
\input{_s_p_i_slave_8h_source}
\input{_stream_8h}
\input{_stream_8h_source}
\input{cmsis_8h}
\input{cmsis_8h_source}
\input{cmsis__nvic_8h}
\input{cmsis__nvic_8h_source}
\input{core__cm0_8h}
\input{core__cm0_8h_source}
\input{core__cm0plus_8h}
\input{core__cm0plus_8h_source}
\input{core__cm3_8h}
\input{core__cm3_8h_source}
\input{core__cm4_8h}
\input{core__cm4_8h_source}
\input{core__cm4__simd_8h}
\input{core__cm4__simd_8h_source}
\input{core__cm_func_8h}
\input{core__cm_func_8h_source}
\input{core__cm_instr_8h}
\input{core__cm_instr_8h_source}
\input{hal__tick_8h}
\input{hal__tick_8h_source}
\input{stm32f401xe_8h}
\input{stm32f401xe_8h_source}
\input{stm32f4xx_8h}
\input{stm32f4xx_8h_source}
\input{stm32f4xx__hal_8h}
\input{stm32f4xx__hal_8h_source}
\input{stm32f4xx__hal__adc_8h}
\input{stm32f4xx__hal__adc_8h_source}
\input{stm32f4xx__hal__adc__ex_8h}
\input{stm32f4xx__hal__adc__ex_8h_source}
\input{stm32f4xx__hal__can_8h}
\input{stm32f4xx__hal__can_8h_source}
\input{stm32f4xx__hal__conf_8h}
\input{stm32f4xx__hal__conf_8h_source}
\input{stm32f4xx__hal__cortex_8h}
\input{stm32f4xx__hal__cortex_8h_source}
\input{stm32f4xx__hal__crc_8h}
\input{stm32f4xx__hal__crc_8h_source}
\input{stm32f4xx__hal__cryp_8h}
\input{stm32f4xx__hal__cryp_8h_source}
\input{stm32f4xx__hal__cryp__ex_8h}
\input{stm32f4xx__hal__cryp__ex_8h_source}
\input{stm32f4xx__hal__dac_8h}
\input{stm32f4xx__hal__dac_8h_source}
\input{stm32f4xx__hal__dac__ex_8h}
\input{stm32f4xx__hal__dac__ex_8h_source}
\input{stm32f4xx__hal__dcmi_8h}
\input{stm32f4xx__hal__dcmi_8h_source}
\input{stm32f4xx__hal__def_8h}
\input{stm32f4xx__hal__def_8h_source}
\input{stm32f4xx__hal__dma_8h}
\input{stm32f4xx__hal__dma_8h_source}
\input{stm32f4xx__hal__dma2d_8h}
\input{stm32f4xx__hal__dma2d_8h_source}
\input{stm32f4xx__hal__dma__ex_8h}
\input{stm32f4xx__hal__dma__ex_8h_source}
\input{stm32f4xx__hal__eth_8h}
\input{stm32f4xx__hal__eth_8h_source}
\input{stm32f4xx__hal__flash_8h}
\input{stm32f4xx__hal__flash_8h_source}
\input{stm32f4xx__hal__flash__ex_8h}
\input{stm32f4xx__hal__flash__ex_8h_source}
\input{stm32f4xx__hal__gpio_8h}
\input{stm32f4xx__hal__gpio_8h_source}
\input{stm32f4xx__hal__gpio__ex_8h}
\input{stm32f4xx__hal__gpio__ex_8h_source}
\input{stm32f4xx__hal__hash_8h}
\input{stm32f4xx__hal__hash_8h_source}
\input{stm32f4xx__hal__hash__ex_8h}
\input{stm32f4xx__hal__hash__ex_8h_source}
\input{stm32f4xx__hal__hcd_8h}
\input{stm32f4xx__hal__hcd_8h_source}
\input{stm32f4xx__hal__i2c_8h}
\input{stm32f4xx__hal__i2c_8h_source}
\input{stm32f4xx__hal__i2c__ex_8h}
\input{stm32f4xx__hal__i2c__ex_8h_source}
\input{stm32f4xx__hal__i2s_8h}
\input{stm32f4xx__hal__i2s_8h_source}
\input{stm32f4xx__hal__i2s__ex_8h}
\input{stm32f4xx__hal__i2s__ex_8h_source}
\input{stm32f4xx__hal__irda_8h}
\input{stm32f4xx__hal__irda_8h_source}
\input{stm32f4xx__hal__iwdg_8h}
\input{stm32f4xx__hal__iwdg_8h_source}
\input{stm32f4xx__hal__ltdc_8h}
\input{stm32f4xx__hal__ltdc_8h_source}
\input{stm32f4xx__hal__nand_8h}
\input{stm32f4xx__hal__nand_8h_source}
\input{stm32f4xx__hal__nor_8h}
\input{stm32f4xx__hal__nor_8h_source}
\input{stm32f4xx__hal__pccard_8h}
\input{stm32f4xx__hal__pccard_8h_source}
\input{stm32f4xx__hal__pcd_8h}
\input{stm32f4xx__hal__pcd_8h_source}
\input{stm32f4xx__hal__pwr_8h}
\input{stm32f4xx__hal__pwr_8h_source}
\input{stm32f4xx__hal__pwr__ex_8h}
\input{stm32f4xx__hal__pwr__ex_8h_source}
\input{stm32f4xx__hal__rcc_8h}
\input{stm32f4xx__hal__rcc_8h_source}
\input{stm32f4xx__hal__rcc__ex_8h}
\input{stm32f4xx__hal__rcc__ex_8h_source}
\input{stm32f4xx__hal__rng_8h}
\input{stm32f4xx__hal__rng_8h_source}
\input{stm32f4xx__hal__rtc_8h}
\input{stm32f4xx__hal__rtc_8h_source}
\input{stm32f4xx__hal__rtc__ex_8h}
\input{stm32f4xx__hal__rtc__ex_8h_source}
\input{stm32f4xx__hal__sai_8h}
\input{stm32f4xx__hal__sai_8h_source}
\input{stm32f4xx__hal__sd_8h}
\input{stm32f4xx__hal__sd_8h_source}
\input{stm32f4xx__hal__sdram_8h}
\input{stm32f4xx__hal__sdram_8h_source}
\input{stm32f4xx__hal__smartcard_8h}
\input{stm32f4xx__hal__smartcard_8h_source}
\input{stm32f4xx__hal__spi_8h}
\input{stm32f4xx__hal__spi_8h_source}
\input{stm32f4xx__hal__sram_8h}
\input{stm32f4xx__hal__sram_8h_source}
\input{stm32f4xx__hal__tim_8h}
\input{stm32f4xx__hal__tim_8h_source}
\input{stm32f4xx__hal__tim__ex_8h}
\input{stm32f4xx__hal__tim__ex_8h_source}
\input{stm32f4xx__hal__uart_8h}
\input{stm32f4xx__hal__uart_8h_source}
\input{stm32f4xx__hal__usart_8h}
\input{stm32f4xx__hal__usart_8h_source}
\input{stm32f4xx__hal__wwdg_8h}
\input{stm32f4xx__hal__wwdg_8h_source}
\input{stm32f4xx__ll__fmc_8h}
\input{stm32f4xx__ll__fmc_8h_source}
\input{stm32f4xx__ll__fsmc_8h}
\input{stm32f4xx__ll__fsmc_8h_source}
\input{stm32f4xx__ll__sdmmc_8h}
\input{stm32f4xx__ll__sdmmc_8h_source}
\input{stm32f4xx__ll__usb_8h}
\input{stm32f4xx__ll__usb_8h_source}
\input{system__stm32f4xx_8h}
\input{system__stm32f4xx_8h_source}
\input{device_8h}
\input{device_8h_source}
\input{gpio__object_8h}
\input{gpio__object_8h_source}
\input{objects_8h}
\input{objects_8h_source}
\input{_peripheral_names_8h}
\input{_peripheral_names_8h_source}
\input{_pin_names_8h}
\input{_pin_names_8h_source}
\input{_port_names_8h}
\input{_port_names_8h_source}
\input{_ticker_8h}
\input{_ticker_8h_source}
\input{_timeout_8h}
\input{_timeout_8h_source}
\input{_timer_8h}
\input{_timer_8h_source}
\input{_timer_event_8h}
\input{_timer_event_8h_source}
\input{toolchain_8h}
\input{toolchain_8h_source}
\input{us__ticker__api_8h}
\input{us__ticker__api_8h_source}
\input{wait__api_8h}
\input{wait__api_8h_source}
\input{pindef_8h}
\input{pindef_8h_source}
\input{_r_t_e___components_8h}
\input{_r_t_e___components_8h_source}
%--- End generated contents ---
% Index
  \backmatter
  \newpage
  \phantomsection
  \clearemptydoublepage
  \addcontentsline{toc}{chapter}{\indexname}
  \printindex
% Required for some languages (in combination with latexdocumentpre from the header)
\end{document}
