// File autogenerated by ./scripts/generate_tests_sm83.py
#include <test/include/acutest.h>

#include <cpu/include/instruction_ld.hpp>
#include <cpu/include/registers.hpp>
#include <memory/include/memory.hpp>

using namespace pgb::common;
using namespace pgb::memory;
using namespace pgb::cpu;

static auto registers = RegisterFile();
static auto mmap      = MemoryMap(registers, MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount);


#define WriteRegisterWord(register, value) do { auto result = mmap.WriteWord(register, value); TEST_ASSERT(result.IsSuccess()); } while(0)
#define WriteRegisterByte(register, value) do { auto result = mmap.WriteByte(register, value); TEST_ASSERT(result.IsSuccess()); } while(0)
#define WriteRegisterFlag(value) do { TEST_ASSERT(static_cast<const Byte>(mmap.WriteFlagByte(static_cast<const Byte&>(value))) == 0x00); } while(0)
#define WriteMemory(address, value) do { auto result = mmap.WriteByte(address, value); TEST_ASSERT(result.IsSuccess()); } while(0)

#define CheckRegisterWord(register, value) do { auto result = mmap.ReadWord(register); TEST_ASSERT(result.IsSuccess()); TEST_ASSERT(static_cast<const Word&>(result) == value); } while(0)
#define CheckRegisterByte(register, value) do { auto result = mmap.ReadByte(register); TEST_ASSERT(result.IsSuccess()); TEST_ASSERT(static_cast<const Byte&>(result) == value); } while(0)
#define CheckRegisterFlag(value) do { TEST_ASSERT(static_cast<const Byte>(mmap.ReadFlagByte()) == value); } while(0)
#define CheckMemory(address, value) do { auto result = mmap.ReadByte(address); TEST_ASSERT(result.IsSuccess()); TEST_ASSERT(static_cast<const Byte&>(result) == value); } while(0)

static_assert(instruction::InstructionRegistryNoPrefix::Callbacks[0x42] != nullptr);
static_assert(instruction::InstructionRegistryNoPrefix::Ticks[0x42] != 0);

const bool skip_test_42_0000 = false;
const bool skip_test_42_0001 = false;
const bool skip_test_42_0002 = false;
const bool skip_test_42_0003 = false;
const bool skip_test_42_0004 = false;
const bool skip_test_42_0005 = false;
const bool skip_test_42_0006 = false;
const bool skip_test_42_0007 = false;
const bool skip_test_42_0008 = false;
const bool skip_test_42_0009 = false;
const bool skip_test_42_000A = false;
const bool skip_test_42_000B = false;
const bool skip_test_42_000C = false;
const bool skip_test_42_000D = false;
const bool skip_test_42_000E = false;
const bool skip_test_42_000F = false;
const bool skip_test_42_0010 = false;
const bool skip_test_42_0011 = false;
const bool skip_test_42_0012 = false;
const bool skip_test_42_0013 = false;
const bool skip_test_42_0014 = false;
const bool skip_test_42_0015 = false;
const bool skip_test_42_0016 = false;
const bool skip_test_42_0017 = false;
const bool skip_test_42_0018 = false;
const bool skip_test_42_0019 = false;
const bool skip_test_42_001A = false;
const bool skip_test_42_001B = false;
const bool skip_test_42_001C = false;
const bool skip_test_42_001D = false;
const bool skip_test_42_001E = false;
const bool skip_test_42_001F = false;
const bool skip_test_42_0020 = false;
const bool skip_test_42_0021 = false;
const bool skip_test_42_0022 = false;
const bool skip_test_42_0023 = false;
const bool skip_test_42_0024 = false;
const bool skip_test_42_0025 = false;
const bool skip_test_42_0026 = false;
const bool skip_test_42_0027 = false;
const bool skip_test_42_0028 = false;
const bool skip_test_42_0029 = false;
const bool skip_test_42_002A = false;
const bool skip_test_42_002B = false;
const bool skip_test_42_002C = false;
const bool skip_test_42_002D = false;
const bool skip_test_42_002E = false;
const bool skip_test_42_002F = false;
const bool skip_test_42_0030 = false;
const bool skip_test_42_0031 = false;
const bool skip_test_42_0032 = false;
const bool skip_test_42_0033 = false;
const bool skip_test_42_0034 = false;
const bool skip_test_42_0035 = false;
const bool skip_test_42_0036 = false;
const bool skip_test_42_0037 = false;
const bool skip_test_42_0038 = false;
const bool skip_test_42_0039 = false;
const bool skip_test_42_003A = false;
const bool skip_test_42_003B = false;
const bool skip_test_42_003C = false;
const bool skip_test_42_003D = false;
const bool skip_test_42_003E = false;
const bool skip_test_42_003F = false;
const bool skip_test_42_0040 = false;
const bool skip_test_42_0041 = false;
const bool skip_test_42_0042 = false;
const bool skip_test_42_0043 = false;
const bool skip_test_42_0044 = false;
const bool skip_test_42_0045 = false;
const bool skip_test_42_0046 = false;
const bool skip_test_42_0047 = false;
const bool skip_test_42_0048 = false;
const bool skip_test_42_0049 = false;
const bool skip_test_42_004A = false;
const bool skip_test_42_004B = false;
const bool skip_test_42_004C = false;
const bool skip_test_42_004D = false;
const bool skip_test_42_004E = false;
const bool skip_test_42_004F = false;
const bool skip_test_42_0050 = false;
const bool skip_test_42_0051 = false;
const bool skip_test_42_0052 = false;
const bool skip_test_42_0053 = false;
const bool skip_test_42_0054 = false;
const bool skip_test_42_0055 = false;
const bool skip_test_42_0056 = false;
const bool skip_test_42_0057 = false;
const bool skip_test_42_0058 = false;
const bool skip_test_42_0059 = false;
const bool skip_test_42_005A = false;
const bool skip_test_42_005B = false;
const bool skip_test_42_005C = false;
const bool skip_test_42_005D = false;
const bool skip_test_42_005E = false;
const bool skip_test_42_005F = false;
const bool skip_test_42_0060 = false;
const bool skip_test_42_0061 = false;
const bool skip_test_42_0062 = false;
const bool skip_test_42_0063 = false;
const bool skip_test_42_0064 = false;
const bool skip_test_42_0065 = false;
const bool skip_test_42_0066 = false;
const bool skip_test_42_0067 = false;
const bool skip_test_42_0068 = false;
const bool skip_test_42_0069 = false;
const bool skip_test_42_006A = false;
const bool skip_test_42_006B = false;
const bool skip_test_42_006C = false;
const bool skip_test_42_006D = false;
const bool skip_test_42_006E = false;
const bool skip_test_42_006F = false;
const bool skip_test_42_0070 = false;
const bool skip_test_42_0071 = false;
const bool skip_test_42_0072 = false;
const bool skip_test_42_0073 = false;
const bool skip_test_42_0074 = false;
const bool skip_test_42_0075 = false;
const bool skip_test_42_0076 = false;
const bool skip_test_42_0077 = false;
const bool skip_test_42_0078 = false;
const bool skip_test_42_0079 = false;
const bool skip_test_42_007A = false;
const bool skip_test_42_007B = false;
const bool skip_test_42_007C = false;
const bool skip_test_42_007D = false;
const bool skip_test_42_007E = false;
const bool skip_test_42_007F = false;
const bool skip_test_42_0080 = false;
const bool skip_test_42_0081 = false;
const bool skip_test_42_0082 = false;
const bool skip_test_42_0083 = false;
const bool skip_test_42_0084 = false;
const bool skip_test_42_0085 = false;
const bool skip_test_42_0086 = false;
const bool skip_test_42_0087 = false;
const bool skip_test_42_0088 = false;
const bool skip_test_42_0089 = false;
const bool skip_test_42_008A = false;
const bool skip_test_42_008B = false;
const bool skip_test_42_008C = false;
const bool skip_test_42_008D = false;
const bool skip_test_42_008E = false;
const bool skip_test_42_008F = false;
const bool skip_test_42_0090 = false;
const bool skip_test_42_0091 = false;
const bool skip_test_42_0092 = false;
const bool skip_test_42_0093 = false;
const bool skip_test_42_0094 = false;
const bool skip_test_42_0095 = false;
const bool skip_test_42_0096 = false;
const bool skip_test_42_0097 = false;
const bool skip_test_42_0098 = false;
const bool skip_test_42_0099 = false;
const bool skip_test_42_009A = false;
const bool skip_test_42_009B = false;
const bool skip_test_42_009C = false;
const bool skip_test_42_009D = false;
const bool skip_test_42_009E = false;
const bool skip_test_42_009F = false;
const bool skip_test_42_00A0 = false;
const bool skip_test_42_00A1 = false;
const bool skip_test_42_00A2 = false;
const bool skip_test_42_00A3 = false;
const bool skip_test_42_00A4 = false;
const bool skip_test_42_00A5 = false;
const bool skip_test_42_00A6 = false;
const bool skip_test_42_00A7 = false;
const bool skip_test_42_00A8 = false;
const bool skip_test_42_00A9 = false;
const bool skip_test_42_00AA = false;
const bool skip_test_42_00AB = false;
const bool skip_test_42_00AC = false;
const bool skip_test_42_00AD = false;
const bool skip_test_42_00AE = false;
const bool skip_test_42_00AF = false;
const bool skip_test_42_00B0 = false;
const bool skip_test_42_00B1 = false;
const bool skip_test_42_00B2 = false;
const bool skip_test_42_00B3 = false;
const bool skip_test_42_00B4 = false;
const bool skip_test_42_00B5 = false;
const bool skip_test_42_00B6 = false;
const bool skip_test_42_00B7 = false;
const bool skip_test_42_00B8 = false;
const bool skip_test_42_00B9 = false;
const bool skip_test_42_00BA = false;
const bool skip_test_42_00BB = false;
const bool skip_test_42_00BC = false;
const bool skip_test_42_00BD = false;
const bool skip_test_42_00BE = false;
const bool skip_test_42_00BF = false;
const bool skip_test_42_00C0 = false;
const bool skip_test_42_00C1 = false;
const bool skip_test_42_00C2 = false;
const bool skip_test_42_00C3 = false;
const bool skip_test_42_00C4 = false;
const bool skip_test_42_00C5 = false;
const bool skip_test_42_00C6 = false;
const bool skip_test_42_00C7 = false;
const bool skip_test_42_00C8 = false;
const bool skip_test_42_00C9 = false;
const bool skip_test_42_00CA = false;
const bool skip_test_42_00CB = false;
const bool skip_test_42_00CC = false;
const bool skip_test_42_00CD = false;
const bool skip_test_42_00CE = false;
const bool skip_test_42_00CF = false;
const bool skip_test_42_00D0 = false;
const bool skip_test_42_00D1 = false;
const bool skip_test_42_00D2 = false;
const bool skip_test_42_00D3 = false;
const bool skip_test_42_00D4 = false;
const bool skip_test_42_00D5 = false;
const bool skip_test_42_00D6 = false;
const bool skip_test_42_00D7 = false;
const bool skip_test_42_00D8 = false;
const bool skip_test_42_00D9 = false;
const bool skip_test_42_00DA = false;
const bool skip_test_42_00DB = false;
const bool skip_test_42_00DC = false;
const bool skip_test_42_00DD = false;
const bool skip_test_42_00DE = false;
const bool skip_test_42_00DF = false;
const bool skip_test_42_00E0 = false;
const bool skip_test_42_00E1 = false;
const bool skip_test_42_00E2 = false;
const bool skip_test_42_00E3 = false;
const bool skip_test_42_00E4 = false;
const bool skip_test_42_00E5 = false;
const bool skip_test_42_00E6 = false;
const bool skip_test_42_00E7 = false;
const bool skip_test_42_00E8 = false;
const bool skip_test_42_00E9 = false;
const bool skip_test_42_00EA = false;
const bool skip_test_42_00EB = false;
const bool skip_test_42_00EC = false;
const bool skip_test_42_00ED = false;
const bool skip_test_42_00EE = false;
const bool skip_test_42_00EF = false;
const bool skip_test_42_00F0 = false;
const bool skip_test_42_00F1 = false;
const bool skip_test_42_00F2 = false;
const bool skip_test_42_00F3 = false;
const bool skip_test_42_00F4 = false;
const bool skip_test_42_00F5 = false;
const bool skip_test_42_00F6 = false;
const bool skip_test_42_00F7 = false;
const bool skip_test_42_00F8 = false;
const bool skip_test_42_00F9 = false;
const bool skip_test_42_00FA = false;
const bool skip_test_42_00FB = false;
const bool skip_test_42_00FC = false;
const bool skip_test_42_00FD = false;
const bool skip_test_42_00FE = false;
const bool skip_test_42_00FF = false;
const bool skip_test_42_0100 = false;
const bool skip_test_42_0101 = false;
const bool skip_test_42_0102 = false;
const bool skip_test_42_0103 = false;
const bool skip_test_42_0104 = false;
const bool skip_test_42_0105 = false;
const bool skip_test_42_0106 = false;
const bool skip_test_42_0107 = false;
const bool skip_test_42_0108 = false;
const bool skip_test_42_0109 = false;
const bool skip_test_42_010A = false;
const bool skip_test_42_010B = false;
const bool skip_test_42_010C = false;
const bool skip_test_42_010D = false;
const bool skip_test_42_010E = false;
const bool skip_test_42_010F = false;
const bool skip_test_42_0110 = false;
const bool skip_test_42_0111 = false;
const bool skip_test_42_0112 = false;
const bool skip_test_42_0113 = false;
const bool skip_test_42_0114 = false;
const bool skip_test_42_0115 = false;
const bool skip_test_42_0116 = false;
const bool skip_test_42_0117 = false;
const bool skip_test_42_0118 = false;
const bool skip_test_42_0119 = false;
const bool skip_test_42_011A = false;
const bool skip_test_42_011B = false;
const bool skip_test_42_011C = false;
const bool skip_test_42_011D = false;
const bool skip_test_42_011E = false;
const bool skip_test_42_011F = false;
const bool skip_test_42_0120 = false;
const bool skip_test_42_0121 = false;
const bool skip_test_42_0122 = false;
const bool skip_test_42_0123 = false;
const bool skip_test_42_0124 = false;
const bool skip_test_42_0125 = false;
const bool skip_test_42_0126 = false;
const bool skip_test_42_0127 = false;
const bool skip_test_42_0128 = false;
const bool skip_test_42_0129 = false;
const bool skip_test_42_012A = false;
const bool skip_test_42_012B = false;
const bool skip_test_42_012C = false;
const bool skip_test_42_012D = false;
const bool skip_test_42_012E = false;
const bool skip_test_42_012F = false;
const bool skip_test_42_0130 = false;
const bool skip_test_42_0131 = false;
const bool skip_test_42_0132 = false;
const bool skip_test_42_0133 = false;
const bool skip_test_42_0134 = false;
const bool skip_test_42_0135 = false;
const bool skip_test_42_0136 = false;
const bool skip_test_42_0137 = false;
const bool skip_test_42_0138 = false;
const bool skip_test_42_0139 = false;
const bool skip_test_42_013A = false;
const bool skip_test_42_013B = false;
const bool skip_test_42_013C = false;
const bool skip_test_42_013D = false;
const bool skip_test_42_013E = false;
const bool skip_test_42_013F = false;
const bool skip_test_42_0140 = false;
const bool skip_test_42_0141 = false;
const bool skip_test_42_0142 = false;
const bool skip_test_42_0143 = false;
const bool skip_test_42_0144 = false;
const bool skip_test_42_0145 = false;
const bool skip_test_42_0146 = false;
const bool skip_test_42_0147 = false;
const bool skip_test_42_0148 = false;
const bool skip_test_42_0149 = false;
const bool skip_test_42_014A = false;
const bool skip_test_42_014B = false;
const bool skip_test_42_014C = false;
const bool skip_test_42_014D = false;
const bool skip_test_42_014E = false;
const bool skip_test_42_014F = false;
const bool skip_test_42_0150 = false;
const bool skip_test_42_0151 = false;
const bool skip_test_42_0152 = false;
const bool skip_test_42_0153 = false;
const bool skip_test_42_0154 = false;
const bool skip_test_42_0155 = false;
const bool skip_test_42_0156 = false;
const bool skip_test_42_0157 = false;
const bool skip_test_42_0158 = false;
const bool skip_test_42_0159 = false;
const bool skip_test_42_015A = false;
const bool skip_test_42_015B = false;
const bool skip_test_42_015C = false;
const bool skip_test_42_015D = false;
const bool skip_test_42_015E = false;
const bool skip_test_42_015F = false;
const bool skip_test_42_0160 = false;
const bool skip_test_42_0161 = false;
const bool skip_test_42_0162 = false;
const bool skip_test_42_0163 = false;
const bool skip_test_42_0164 = false;
const bool skip_test_42_0165 = false;
const bool skip_test_42_0166 = false;
const bool skip_test_42_0167 = false;
const bool skip_test_42_0168 = false;
const bool skip_test_42_0169 = false;
const bool skip_test_42_016A = false;
const bool skip_test_42_016B = false;
const bool skip_test_42_016C = false;
const bool skip_test_42_016D = false;
const bool skip_test_42_016E = false;
const bool skip_test_42_016F = false;
const bool skip_test_42_0170 = false;
const bool skip_test_42_0171 = false;
const bool skip_test_42_0172 = false;
const bool skip_test_42_0173 = false;
const bool skip_test_42_0174 = false;
const bool skip_test_42_0175 = false;
const bool skip_test_42_0176 = false;
const bool skip_test_42_0177 = false;
const bool skip_test_42_0178 = false;
const bool skip_test_42_0179 = false;
const bool skip_test_42_017A = false;
const bool skip_test_42_017B = false;
const bool skip_test_42_017C = false;
const bool skip_test_42_017D = false;
const bool skip_test_42_017E = false;
const bool skip_test_42_017F = false;
const bool skip_test_42_0180 = false;
const bool skip_test_42_0181 = false;
const bool skip_test_42_0182 = false;
const bool skip_test_42_0183 = false;
const bool skip_test_42_0184 = false;
const bool skip_test_42_0185 = false;
const bool skip_test_42_0186 = false;
const bool skip_test_42_0187 = false;
const bool skip_test_42_0188 = false;
const bool skip_test_42_0189 = false;
const bool skip_test_42_018A = false;
const bool skip_test_42_018B = false;
const bool skip_test_42_018C = false;
const bool skip_test_42_018D = false;
const bool skip_test_42_018E = false;
const bool skip_test_42_018F = false;
const bool skip_test_42_0190 = false;
const bool skip_test_42_0191 = false;
const bool skip_test_42_0192 = false;
const bool skip_test_42_0193 = false;
const bool skip_test_42_0194 = false;
const bool skip_test_42_0195 = false;
const bool skip_test_42_0196 = false;
const bool skip_test_42_0197 = false;
const bool skip_test_42_0198 = false;
const bool skip_test_42_0199 = false;
const bool skip_test_42_019A = false;
const bool skip_test_42_019B = false;
const bool skip_test_42_019C = false;
const bool skip_test_42_019D = false;
const bool skip_test_42_019E = false;
const bool skip_test_42_019F = false;
const bool skip_test_42_01A0 = false;
const bool skip_test_42_01A1 = false;
const bool skip_test_42_01A2 = false;
const bool skip_test_42_01A3 = false;
const bool skip_test_42_01A4 = false;
const bool skip_test_42_01A5 = false;
const bool skip_test_42_01A6 = false;
const bool skip_test_42_01A7 = false;
const bool skip_test_42_01A8 = false;
const bool skip_test_42_01A9 = false;
const bool skip_test_42_01AA = false;
const bool skip_test_42_01AB = false;
const bool skip_test_42_01AC = false;
const bool skip_test_42_01AD = false;
const bool skip_test_42_01AE = false;
const bool skip_test_42_01AF = false;
const bool skip_test_42_01B0 = false;
const bool skip_test_42_01B1 = false;
const bool skip_test_42_01B2 = false;
const bool skip_test_42_01B3 = false;
const bool skip_test_42_01B4 = false;
const bool skip_test_42_01B5 = false;
const bool skip_test_42_01B6 = false;
const bool skip_test_42_01B7 = false;
const bool skip_test_42_01B8 = false;
const bool skip_test_42_01B9 = false;
const bool skip_test_42_01BA = false;
const bool skip_test_42_01BB = false;
const bool skip_test_42_01BC = false;
const bool skip_test_42_01BD = false;
const bool skip_test_42_01BE = false;
const bool skip_test_42_01BF = false;
const bool skip_test_42_01C0 = false;
const bool skip_test_42_01C1 = false;
const bool skip_test_42_01C2 = false;
const bool skip_test_42_01C3 = false;
const bool skip_test_42_01C4 = false;
const bool skip_test_42_01C5 = false;
const bool skip_test_42_01C6 = false;
const bool skip_test_42_01C7 = false;
const bool skip_test_42_01C8 = false;
const bool skip_test_42_01C9 = false;
const bool skip_test_42_01CA = false;
const bool skip_test_42_01CB = false;
const bool skip_test_42_01CC = false;
const bool skip_test_42_01CD = false;
const bool skip_test_42_01CE = false;
const bool skip_test_42_01CF = false;
const bool skip_test_42_01D0 = false;
const bool skip_test_42_01D1 = false;
const bool skip_test_42_01D2 = false;
const bool skip_test_42_01D3 = false;
const bool skip_test_42_01D4 = false;
const bool skip_test_42_01D5 = false;
const bool skip_test_42_01D6 = false;
const bool skip_test_42_01D7 = false;
const bool skip_test_42_01D8 = false;
const bool skip_test_42_01D9 = false;
const bool skip_test_42_01DA = false;
const bool skip_test_42_01DB = false;
const bool skip_test_42_01DC = false;
const bool skip_test_42_01DD = false;
const bool skip_test_42_01DE = false;
const bool skip_test_42_01DF = false;
const bool skip_test_42_01E0 = false;
const bool skip_test_42_01E1 = false;
const bool skip_test_42_01E2 = false;
const bool skip_test_42_01E3 = false;
const bool skip_test_42_01E4 = false;
const bool skip_test_42_01E5 = false;
const bool skip_test_42_01E6 = false;
const bool skip_test_42_01E7 = false;
const bool skip_test_42_01E8 = false;
const bool skip_test_42_01E9 = false;
const bool skip_test_42_01EA = false;
const bool skip_test_42_01EB = false;
const bool skip_test_42_01EC = false;
const bool skip_test_42_01ED = false;
const bool skip_test_42_01EE = false;
const bool skip_test_42_01EF = false;
const bool skip_test_42_01F0 = false;
const bool skip_test_42_01F1 = false;
const bool skip_test_42_01F2 = false;
const bool skip_test_42_01F3 = false;
const bool skip_test_42_01F4 = false;
const bool skip_test_42_01F5 = false;
const bool skip_test_42_01F6 = false;
const bool skip_test_42_01F7 = false;
const bool skip_test_42_01F8 = false;
const bool skip_test_42_01F9 = false;
const bool skip_test_42_01FA = false;
const bool skip_test_42_01FB = false;
const bool skip_test_42_01FC = false;
const bool skip_test_42_01FD = false;
const bool skip_test_42_01FE = false;
const bool skip_test_42_01FF = false;
const bool skip_test_42_0200 = false;
const bool skip_test_42_0201 = false;
const bool skip_test_42_0202 = false;
const bool skip_test_42_0203 = false;
const bool skip_test_42_0204 = false;
const bool skip_test_42_0205 = false;
const bool skip_test_42_0206 = false;
const bool skip_test_42_0207 = false;
const bool skip_test_42_0208 = false;
const bool skip_test_42_0209 = false;
const bool skip_test_42_020A = false;
const bool skip_test_42_020B = false;
const bool skip_test_42_020C = false;
const bool skip_test_42_020D = false;
const bool skip_test_42_020E = false;
const bool skip_test_42_020F = false;
const bool skip_test_42_0210 = false;
const bool skip_test_42_0211 = false;
const bool skip_test_42_0212 = false;
const bool skip_test_42_0213 = false;
const bool skip_test_42_0214 = false;
const bool skip_test_42_0215 = false;
const bool skip_test_42_0216 = false;
const bool skip_test_42_0217 = false;
const bool skip_test_42_0218 = false;
const bool skip_test_42_0219 = false;
const bool skip_test_42_021A = false;
const bool skip_test_42_021B = false;
const bool skip_test_42_021C = false;
const bool skip_test_42_021D = false;
const bool skip_test_42_021E = false;
const bool skip_test_42_021F = false;
const bool skip_test_42_0220 = false;
const bool skip_test_42_0221 = false;
const bool skip_test_42_0222 = false;
const bool skip_test_42_0223 = false;
const bool skip_test_42_0224 = false;
const bool skip_test_42_0225 = false;
const bool skip_test_42_0226 = false;
const bool skip_test_42_0227 = false;
const bool skip_test_42_0228 = false;
const bool skip_test_42_0229 = false;
const bool skip_test_42_022A = false;
const bool skip_test_42_022B = false;
const bool skip_test_42_022C = false;
const bool skip_test_42_022D = false;
const bool skip_test_42_022E = false;
const bool skip_test_42_022F = false;
const bool skip_test_42_0230 = false;
const bool skip_test_42_0231 = false;
const bool skip_test_42_0232 = false;
const bool skip_test_42_0233 = false;
const bool skip_test_42_0234 = false;
const bool skip_test_42_0235 = false;
const bool skip_test_42_0236 = false;
const bool skip_test_42_0237 = false;
const bool skip_test_42_0238 = false;
const bool skip_test_42_0239 = false;
const bool skip_test_42_023A = false;
const bool skip_test_42_023B = false;
const bool skip_test_42_023C = false;
const bool skip_test_42_023D = false;
const bool skip_test_42_023E = false;
const bool skip_test_42_023F = false;
const bool skip_test_42_0240 = false;
const bool skip_test_42_0241 = false;
const bool skip_test_42_0242 = false;
const bool skip_test_42_0243 = false;
const bool skip_test_42_0244 = false;
const bool skip_test_42_0245 = false;
const bool skip_test_42_0246 = false;
const bool skip_test_42_0247 = false;
const bool skip_test_42_0248 = false;
const bool skip_test_42_0249 = false;
const bool skip_test_42_024A = false;
const bool skip_test_42_024B = false;
const bool skip_test_42_024C = false;
const bool skip_test_42_024D = false;
const bool skip_test_42_024E = false;
const bool skip_test_42_024F = false;
const bool skip_test_42_0250 = false;
const bool skip_test_42_0251 = false;
const bool skip_test_42_0252 = false;
const bool skip_test_42_0253 = false;
const bool skip_test_42_0254 = false;
const bool skip_test_42_0255 = false;
const bool skip_test_42_0256 = false;
const bool skip_test_42_0257 = false;
const bool skip_test_42_0258 = false;
const bool skip_test_42_0259 = false;
const bool skip_test_42_025A = false;
const bool skip_test_42_025B = false;
const bool skip_test_42_025C = false;
const bool skip_test_42_025D = false;
const bool skip_test_42_025E = false;
const bool skip_test_42_025F = false;
const bool skip_test_42_0260 = false;
const bool skip_test_42_0261 = false;
const bool skip_test_42_0262 = false;
const bool skip_test_42_0263 = false;
const bool skip_test_42_0264 = false;
const bool skip_test_42_0265 = false;
const bool skip_test_42_0266 = false;
const bool skip_test_42_0267 = false;
const bool skip_test_42_0268 = false;
const bool skip_test_42_0269 = false;
const bool skip_test_42_026A = false;
const bool skip_test_42_026B = false;
const bool skip_test_42_026C = false;
const bool skip_test_42_026D = false;
const bool skip_test_42_026E = false;
const bool skip_test_42_026F = false;
const bool skip_test_42_0270 = false;
const bool skip_test_42_0271 = false;
const bool skip_test_42_0272 = false;
const bool skip_test_42_0273 = false;
const bool skip_test_42_0274 = false;
const bool skip_test_42_0275 = false;
const bool skip_test_42_0276 = false;
const bool skip_test_42_0277 = false;
const bool skip_test_42_0278 = false;
const bool skip_test_42_0279 = false;
const bool skip_test_42_027A = false;
const bool skip_test_42_027B = false;
const bool skip_test_42_027C = false;
const bool skip_test_42_027D = false;
const bool skip_test_42_027E = false;
const bool skip_test_42_027F = false;
const bool skip_test_42_0280 = false;
const bool skip_test_42_0281 = false;
const bool skip_test_42_0282 = false;
const bool skip_test_42_0283 = false;
const bool skip_test_42_0284 = false;
const bool skip_test_42_0285 = false;
const bool skip_test_42_0286 = false;
const bool skip_test_42_0287 = false;
const bool skip_test_42_0288 = false;
const bool skip_test_42_0289 = false;
const bool skip_test_42_028A = false;
const bool skip_test_42_028B = false;
const bool skip_test_42_028C = false;
const bool skip_test_42_028D = false;
const bool skip_test_42_028E = false;
const bool skip_test_42_028F = false;
const bool skip_test_42_0290 = false;
const bool skip_test_42_0291 = false;
const bool skip_test_42_0292 = false;
const bool skip_test_42_0293 = false;
const bool skip_test_42_0294 = false;
const bool skip_test_42_0295 = false;
const bool skip_test_42_0296 = false;
const bool skip_test_42_0297 = false;
const bool skip_test_42_0298 = false;
const bool skip_test_42_0299 = false;
const bool skip_test_42_029A = false;
const bool skip_test_42_029B = false;
const bool skip_test_42_029C = false;
const bool skip_test_42_029D = false;
const bool skip_test_42_029E = false;
const bool skip_test_42_029F = false;
const bool skip_test_42_02A0 = false;
const bool skip_test_42_02A1 = false;
const bool skip_test_42_02A2 = false;
const bool skip_test_42_02A3 = false;
const bool skip_test_42_02A4 = false;
const bool skip_test_42_02A5 = false;
const bool skip_test_42_02A6 = false;
const bool skip_test_42_02A7 = false;
const bool skip_test_42_02A8 = false;
const bool skip_test_42_02A9 = false;
const bool skip_test_42_02AA = false;
const bool skip_test_42_02AB = false;
const bool skip_test_42_02AC = false;
const bool skip_test_42_02AD = false;
const bool skip_test_42_02AE = false;
const bool skip_test_42_02AF = false;
const bool skip_test_42_02B0 = false;
const bool skip_test_42_02B1 = false;
const bool skip_test_42_02B2 = false;
const bool skip_test_42_02B3 = false;
const bool skip_test_42_02B4 = false;
const bool skip_test_42_02B5 = false;
const bool skip_test_42_02B6 = false;
const bool skip_test_42_02B7 = false;
const bool skip_test_42_02B8 = false;
const bool skip_test_42_02B9 = false;
const bool skip_test_42_02BA = false;
const bool skip_test_42_02BB = false;
const bool skip_test_42_02BC = false;
const bool skip_test_42_02BD = false;
const bool skip_test_42_02BE = false;
const bool skip_test_42_02BF = false;
const bool skip_test_42_02C0 = false;
const bool skip_test_42_02C1 = false;
const bool skip_test_42_02C2 = false;
const bool skip_test_42_02C3 = false;
const bool skip_test_42_02C4 = false;
const bool skip_test_42_02C5 = false;
const bool skip_test_42_02C6 = false;
const bool skip_test_42_02C7 = false;
const bool skip_test_42_02C8 = false;
const bool skip_test_42_02C9 = false;
const bool skip_test_42_02CA = false;
const bool skip_test_42_02CB = false;
const bool skip_test_42_02CC = false;
const bool skip_test_42_02CD = false;
const bool skip_test_42_02CE = false;
const bool skip_test_42_02CF = false;
const bool skip_test_42_02D0 = false;
const bool skip_test_42_02D1 = false;
const bool skip_test_42_02D2 = false;
const bool skip_test_42_02D3 = false;
const bool skip_test_42_02D4 = false;
const bool skip_test_42_02D5 = false;
const bool skip_test_42_02D6 = false;
const bool skip_test_42_02D7 = false;
const bool skip_test_42_02D8 = false;
const bool skip_test_42_02D9 = false;
const bool skip_test_42_02DA = false;
const bool skip_test_42_02DB = false;
const bool skip_test_42_02DC = false;
const bool skip_test_42_02DD = false;
const bool skip_test_42_02DE = false;
const bool skip_test_42_02DF = false;
const bool skip_test_42_02E0 = false;
const bool skip_test_42_02E1 = false;
const bool skip_test_42_02E2 = false;
const bool skip_test_42_02E3 = false;
const bool skip_test_42_02E4 = false;
const bool skip_test_42_02E5 = false;
const bool skip_test_42_02E6 = false;
const bool skip_test_42_02E7 = false;
const bool skip_test_42_02E8 = false;
const bool skip_test_42_02E9 = false;
const bool skip_test_42_02EA = false;
const bool skip_test_42_02EB = false;
const bool skip_test_42_02EC = false;
const bool skip_test_42_02ED = false;
const bool skip_test_42_02EE = false;
const bool skip_test_42_02EF = false;
const bool skip_test_42_02F0 = false;
const bool skip_test_42_02F1 = false;
const bool skip_test_42_02F2 = false;
const bool skip_test_42_02F3 = false;
const bool skip_test_42_02F4 = false;
const bool skip_test_42_02F5 = false;
const bool skip_test_42_02F6 = false;
const bool skip_test_42_02F7 = false;
const bool skip_test_42_02F8 = false;
const bool skip_test_42_02F9 = false;
const bool skip_test_42_02FA = false;
const bool skip_test_42_02FB = false;
const bool skip_test_42_02FC = false;
const bool skip_test_42_02FD = false;
const bool skip_test_42_02FE = false;
const bool skip_test_42_02FF = false;
const bool skip_test_42_0300 = false;
const bool skip_test_42_0301 = false;
const bool skip_test_42_0302 = false;
const bool skip_test_42_0303 = false;
const bool skip_test_42_0304 = false;
const bool skip_test_42_0305 = false;
const bool skip_test_42_0306 = false;
const bool skip_test_42_0307 = false;
const bool skip_test_42_0308 = false;
const bool skip_test_42_0309 = false;
const bool skip_test_42_030A = false;
const bool skip_test_42_030B = false;
const bool skip_test_42_030C = false;
const bool skip_test_42_030D = false;
const bool skip_test_42_030E = false;
const bool skip_test_42_030F = false;
const bool skip_test_42_0310 = false;
const bool skip_test_42_0311 = false;
const bool skip_test_42_0312 = false;
const bool skip_test_42_0313 = false;
const bool skip_test_42_0314 = false;
const bool skip_test_42_0315 = false;
const bool skip_test_42_0316 = false;
const bool skip_test_42_0317 = false;
const bool skip_test_42_0318 = false;
const bool skip_test_42_0319 = false;
const bool skip_test_42_031A = false;
const bool skip_test_42_031B = false;
const bool skip_test_42_031C = false;
const bool skip_test_42_031D = false;
const bool skip_test_42_031E = false;
const bool skip_test_42_031F = false;
const bool skip_test_42_0320 = false;
const bool skip_test_42_0321 = false;
const bool skip_test_42_0322 = false;
const bool skip_test_42_0323 = false;
const bool skip_test_42_0324 = false;
const bool skip_test_42_0325 = false;
const bool skip_test_42_0326 = false;
const bool skip_test_42_0327 = false;
const bool skip_test_42_0328 = false;
const bool skip_test_42_0329 = false;
const bool skip_test_42_032A = false;
const bool skip_test_42_032B = false;
const bool skip_test_42_032C = false;
const bool skip_test_42_032D = false;
const bool skip_test_42_032E = false;
const bool skip_test_42_032F = false;
const bool skip_test_42_0330 = false;
const bool skip_test_42_0331 = false;
const bool skip_test_42_0332 = false;
const bool skip_test_42_0333 = false;
const bool skip_test_42_0334 = false;
const bool skip_test_42_0335 = false;
const bool skip_test_42_0336 = false;
const bool skip_test_42_0337 = false;
const bool skip_test_42_0338 = false;
const bool skip_test_42_0339 = false;
const bool skip_test_42_033A = false;
const bool skip_test_42_033B = false;
const bool skip_test_42_033C = false;
const bool skip_test_42_033D = false;
const bool skip_test_42_033E = false;
const bool skip_test_42_033F = false;
const bool skip_test_42_0340 = false;
const bool skip_test_42_0341 = false;
const bool skip_test_42_0342 = false;
const bool skip_test_42_0343 = false;
const bool skip_test_42_0344 = false;
const bool skip_test_42_0345 = false;
const bool skip_test_42_0346 = false;
const bool skip_test_42_0347 = false;
const bool skip_test_42_0348 = false;
const bool skip_test_42_0349 = false;
const bool skip_test_42_034A = false;
const bool skip_test_42_034B = false;
const bool skip_test_42_034C = false;
const bool skip_test_42_034D = false;
const bool skip_test_42_034E = false;
const bool skip_test_42_034F = false;
const bool skip_test_42_0350 = false;
const bool skip_test_42_0351 = false;
const bool skip_test_42_0352 = false;
const bool skip_test_42_0353 = false;
const bool skip_test_42_0354 = false;
const bool skip_test_42_0355 = false;
const bool skip_test_42_0356 = false;
const bool skip_test_42_0357 = false;
const bool skip_test_42_0358 = false;
const bool skip_test_42_0359 = false;
const bool skip_test_42_035A = false;
const bool skip_test_42_035B = false;
const bool skip_test_42_035C = false;
const bool skip_test_42_035D = false;
const bool skip_test_42_035E = false;
const bool skip_test_42_035F = false;
const bool skip_test_42_0360 = false;
const bool skip_test_42_0361 = false;
const bool skip_test_42_0362 = false;
const bool skip_test_42_0363 = false;
const bool skip_test_42_0364 = false;
const bool skip_test_42_0365 = false;
const bool skip_test_42_0366 = false;
const bool skip_test_42_0367 = false;
const bool skip_test_42_0368 = false;
const bool skip_test_42_0369 = false;
const bool skip_test_42_036A = false;
const bool skip_test_42_036B = false;
const bool skip_test_42_036C = false;
const bool skip_test_42_036D = false;
const bool skip_test_42_036E = false;
const bool skip_test_42_036F = false;
const bool skip_test_42_0370 = false;
const bool skip_test_42_0371 = false;
const bool skip_test_42_0372 = false;
const bool skip_test_42_0373 = false;
const bool skip_test_42_0374 = false;
const bool skip_test_42_0375 = false;
const bool skip_test_42_0376 = false;
const bool skip_test_42_0377 = false;
const bool skip_test_42_0378 = false;
const bool skip_test_42_0379 = false;
const bool skip_test_42_037A = false;
const bool skip_test_42_037B = false;
const bool skip_test_42_037C = false;
const bool skip_test_42_037D = false;
const bool skip_test_42_037E = false;
const bool skip_test_42_037F = false;
const bool skip_test_42_0380 = false;
const bool skip_test_42_0381 = false;
const bool skip_test_42_0382 = false;
const bool skip_test_42_0383 = false;
const bool skip_test_42_0384 = false;
const bool skip_test_42_0385 = false;
const bool skip_test_42_0386 = false;
const bool skip_test_42_0387 = false;
const bool skip_test_42_0388 = false;
const bool skip_test_42_0389 = false;
const bool skip_test_42_038A = false;
const bool skip_test_42_038B = false;
const bool skip_test_42_038C = false;
const bool skip_test_42_038D = false;
const bool skip_test_42_038E = false;
const bool skip_test_42_038F = false;
const bool skip_test_42_0390 = false;
const bool skip_test_42_0391 = false;
const bool skip_test_42_0392 = false;
const bool skip_test_42_0393 = false;
const bool skip_test_42_0394 = false;
const bool skip_test_42_0395 = false;
const bool skip_test_42_0396 = false;
const bool skip_test_42_0397 = false;
const bool skip_test_42_0398 = false;
const bool skip_test_42_0399 = false;
const bool skip_test_42_039A = false;
const bool skip_test_42_039B = false;
const bool skip_test_42_039C = false;
const bool skip_test_42_039D = false;
const bool skip_test_42_039E = false;
const bool skip_test_42_039F = false;
const bool skip_test_42_03A0 = false;
const bool skip_test_42_03A1 = false;
const bool skip_test_42_03A2 = false;
const bool skip_test_42_03A3 = false;
const bool skip_test_42_03A4 = false;
const bool skip_test_42_03A5 = false;
const bool skip_test_42_03A6 = false;
const bool skip_test_42_03A7 = false;
const bool skip_test_42_03A8 = false;
const bool skip_test_42_03A9 = false;
const bool skip_test_42_03AA = false;
const bool skip_test_42_03AB = false;
const bool skip_test_42_03AC = false;
const bool skip_test_42_03AD = false;
const bool skip_test_42_03AE = false;
const bool skip_test_42_03AF = false;
const bool skip_test_42_03B0 = false;
const bool skip_test_42_03B1 = false;
const bool skip_test_42_03B2 = false;
const bool skip_test_42_03B3 = false;
const bool skip_test_42_03B4 = false;
const bool skip_test_42_03B5 = false;
const bool skip_test_42_03B6 = false;
const bool skip_test_42_03B7 = false;
const bool skip_test_42_03B8 = false;
const bool skip_test_42_03B9 = false;
const bool skip_test_42_03BA = false;
const bool skip_test_42_03BB = false;
const bool skip_test_42_03BC = false;
const bool skip_test_42_03BD = false;
const bool skip_test_42_03BE = false;
const bool skip_test_42_03BF = false;
const bool skip_test_42_03C0 = false;
const bool skip_test_42_03C1 = false;
const bool skip_test_42_03C2 = false;
const bool skip_test_42_03C3 = false;
const bool skip_test_42_03C4 = false;
const bool skip_test_42_03C5 = false;
const bool skip_test_42_03C6 = false;
const bool skip_test_42_03C7 = false;
const bool skip_test_42_03C8 = false;
const bool skip_test_42_03C9 = false;
const bool skip_test_42_03CA = false;
const bool skip_test_42_03CB = false;
const bool skip_test_42_03CC = false;
const bool skip_test_42_03CD = false;
const bool skip_test_42_03CE = false;
const bool skip_test_42_03CF = false;
const bool skip_test_42_03D0 = false;
const bool skip_test_42_03D1 = false;
const bool skip_test_42_03D2 = false;
const bool skip_test_42_03D3 = false;
const bool skip_test_42_03D4 = false;
const bool skip_test_42_03D5 = false;
const bool skip_test_42_03D6 = false;
const bool skip_test_42_03D7 = false;
const bool skip_test_42_03D8 = false;
const bool skip_test_42_03D9 = false;
const bool skip_test_42_03DA = false;
const bool skip_test_42_03DB = false;
const bool skip_test_42_03DC = false;
const bool skip_test_42_03DD = false;
const bool skip_test_42_03DE = false;
const bool skip_test_42_03DF = false;
const bool skip_test_42_03E0 = false;
const bool skip_test_42_03E1 = false;
const bool skip_test_42_03E2 = false;
const bool skip_test_42_03E3 = false;
const bool skip_test_42_03E4 = false;
const bool skip_test_42_03E5 = false;
const bool skip_test_42_03E6 = false;
const bool skip_test_42_03E7 = false;
void test_42_0000(void);
void test_42_0001(void);
void test_42_0002(void);
void test_42_0003(void);
void test_42_0004(void);
void test_42_0005(void);
void test_42_0006(void);
void test_42_0007(void);
void test_42_0008(void);
void test_42_0009(void);
void test_42_000A(void);
void test_42_000B(void);
void test_42_000C(void);
void test_42_000D(void);
void test_42_000E(void);
void test_42_000F(void);
void test_42_0010(void);
void test_42_0011(void);
void test_42_0012(void);
void test_42_0013(void);
void test_42_0014(void);
void test_42_0015(void);
void test_42_0016(void);
void test_42_0017(void);
void test_42_0018(void);
void test_42_0019(void);
void test_42_001A(void);
void test_42_001B(void);
void test_42_001C(void);
void test_42_001D(void);
void test_42_001E(void);
void test_42_001F(void);
void test_42_0020(void);
void test_42_0021(void);
void test_42_0022(void);
void test_42_0023(void);
void test_42_0024(void);
void test_42_0025(void);
void test_42_0026(void);
void test_42_0027(void);
void test_42_0028(void);
void test_42_0029(void);
void test_42_002A(void);
void test_42_002B(void);
void test_42_002C(void);
void test_42_002D(void);
void test_42_002E(void);
void test_42_002F(void);
void test_42_0030(void);
void test_42_0031(void);
void test_42_0032(void);
void test_42_0033(void);
void test_42_0034(void);
void test_42_0035(void);
void test_42_0036(void);
void test_42_0037(void);
void test_42_0038(void);
void test_42_0039(void);
void test_42_003A(void);
void test_42_003B(void);
void test_42_003C(void);
void test_42_003D(void);
void test_42_003E(void);
void test_42_003F(void);
void test_42_0040(void);
void test_42_0041(void);
void test_42_0042(void);
void test_42_0043(void);
void test_42_0044(void);
void test_42_0045(void);
void test_42_0046(void);
void test_42_0047(void);
void test_42_0048(void);
void test_42_0049(void);
void test_42_004A(void);
void test_42_004B(void);
void test_42_004C(void);
void test_42_004D(void);
void test_42_004E(void);
void test_42_004F(void);
void test_42_0050(void);
void test_42_0051(void);
void test_42_0052(void);
void test_42_0053(void);
void test_42_0054(void);
void test_42_0055(void);
void test_42_0056(void);
void test_42_0057(void);
void test_42_0058(void);
void test_42_0059(void);
void test_42_005A(void);
void test_42_005B(void);
void test_42_005C(void);
void test_42_005D(void);
void test_42_005E(void);
void test_42_005F(void);
void test_42_0060(void);
void test_42_0061(void);
void test_42_0062(void);
void test_42_0063(void);
void test_42_0064(void);
void test_42_0065(void);
void test_42_0066(void);
void test_42_0067(void);
void test_42_0068(void);
void test_42_0069(void);
void test_42_006A(void);
void test_42_006B(void);
void test_42_006C(void);
void test_42_006D(void);
void test_42_006E(void);
void test_42_006F(void);
void test_42_0070(void);
void test_42_0071(void);
void test_42_0072(void);
void test_42_0073(void);
void test_42_0074(void);
void test_42_0075(void);
void test_42_0076(void);
void test_42_0077(void);
void test_42_0078(void);
void test_42_0079(void);
void test_42_007A(void);
void test_42_007B(void);
void test_42_007C(void);
void test_42_007D(void);
void test_42_007E(void);
void test_42_007F(void);
void test_42_0080(void);
void test_42_0081(void);
void test_42_0082(void);
void test_42_0083(void);
void test_42_0084(void);
void test_42_0085(void);
void test_42_0086(void);
void test_42_0087(void);
void test_42_0088(void);
void test_42_0089(void);
void test_42_008A(void);
void test_42_008B(void);
void test_42_008C(void);
void test_42_008D(void);
void test_42_008E(void);
void test_42_008F(void);
void test_42_0090(void);
void test_42_0091(void);
void test_42_0092(void);
void test_42_0093(void);
void test_42_0094(void);
void test_42_0095(void);
void test_42_0096(void);
void test_42_0097(void);
void test_42_0098(void);
void test_42_0099(void);
void test_42_009A(void);
void test_42_009B(void);
void test_42_009C(void);
void test_42_009D(void);
void test_42_009E(void);
void test_42_009F(void);
void test_42_00A0(void);
void test_42_00A1(void);
void test_42_00A2(void);
void test_42_00A3(void);
void test_42_00A4(void);
void test_42_00A5(void);
void test_42_00A6(void);
void test_42_00A7(void);
void test_42_00A8(void);
void test_42_00A9(void);
void test_42_00AA(void);
void test_42_00AB(void);
void test_42_00AC(void);
void test_42_00AD(void);
void test_42_00AE(void);
void test_42_00AF(void);
void test_42_00B0(void);
void test_42_00B1(void);
void test_42_00B2(void);
void test_42_00B3(void);
void test_42_00B4(void);
void test_42_00B5(void);
void test_42_00B6(void);
void test_42_00B7(void);
void test_42_00B8(void);
void test_42_00B9(void);
void test_42_00BA(void);
void test_42_00BB(void);
void test_42_00BC(void);
void test_42_00BD(void);
void test_42_00BE(void);
void test_42_00BF(void);
void test_42_00C0(void);
void test_42_00C1(void);
void test_42_00C2(void);
void test_42_00C3(void);
void test_42_00C4(void);
void test_42_00C5(void);
void test_42_00C6(void);
void test_42_00C7(void);
void test_42_00C8(void);
void test_42_00C9(void);
void test_42_00CA(void);
void test_42_00CB(void);
void test_42_00CC(void);
void test_42_00CD(void);
void test_42_00CE(void);
void test_42_00CF(void);
void test_42_00D0(void);
void test_42_00D1(void);
void test_42_00D2(void);
void test_42_00D3(void);
void test_42_00D4(void);
void test_42_00D5(void);
void test_42_00D6(void);
void test_42_00D7(void);
void test_42_00D8(void);
void test_42_00D9(void);
void test_42_00DA(void);
void test_42_00DB(void);
void test_42_00DC(void);
void test_42_00DD(void);
void test_42_00DE(void);
void test_42_00DF(void);
void test_42_00E0(void);
void test_42_00E1(void);
void test_42_00E2(void);
void test_42_00E3(void);
void test_42_00E4(void);
void test_42_00E5(void);
void test_42_00E6(void);
void test_42_00E7(void);
void test_42_00E8(void);
void test_42_00E9(void);
void test_42_00EA(void);
void test_42_00EB(void);
void test_42_00EC(void);
void test_42_00ED(void);
void test_42_00EE(void);
void test_42_00EF(void);
void test_42_00F0(void);
void test_42_00F1(void);
void test_42_00F2(void);
void test_42_00F3(void);
void test_42_00F4(void);
void test_42_00F5(void);
void test_42_00F6(void);
void test_42_00F7(void);
void test_42_00F8(void);
void test_42_00F9(void);
void test_42_00FA(void);
void test_42_00FB(void);
void test_42_00FC(void);
void test_42_00FD(void);
void test_42_00FE(void);
void test_42_00FF(void);
void test_42_0100(void);
void test_42_0101(void);
void test_42_0102(void);
void test_42_0103(void);
void test_42_0104(void);
void test_42_0105(void);
void test_42_0106(void);
void test_42_0107(void);
void test_42_0108(void);
void test_42_0109(void);
void test_42_010A(void);
void test_42_010B(void);
void test_42_010C(void);
void test_42_010D(void);
void test_42_010E(void);
void test_42_010F(void);
void test_42_0110(void);
void test_42_0111(void);
void test_42_0112(void);
void test_42_0113(void);
void test_42_0114(void);
void test_42_0115(void);
void test_42_0116(void);
void test_42_0117(void);
void test_42_0118(void);
void test_42_0119(void);
void test_42_011A(void);
void test_42_011B(void);
void test_42_011C(void);
void test_42_011D(void);
void test_42_011E(void);
void test_42_011F(void);
void test_42_0120(void);
void test_42_0121(void);
void test_42_0122(void);
void test_42_0123(void);
void test_42_0124(void);
void test_42_0125(void);
void test_42_0126(void);
void test_42_0127(void);
void test_42_0128(void);
void test_42_0129(void);
void test_42_012A(void);
void test_42_012B(void);
void test_42_012C(void);
void test_42_012D(void);
void test_42_012E(void);
void test_42_012F(void);
void test_42_0130(void);
void test_42_0131(void);
void test_42_0132(void);
void test_42_0133(void);
void test_42_0134(void);
void test_42_0135(void);
void test_42_0136(void);
void test_42_0137(void);
void test_42_0138(void);
void test_42_0139(void);
void test_42_013A(void);
void test_42_013B(void);
void test_42_013C(void);
void test_42_013D(void);
void test_42_013E(void);
void test_42_013F(void);
void test_42_0140(void);
void test_42_0141(void);
void test_42_0142(void);
void test_42_0143(void);
void test_42_0144(void);
void test_42_0145(void);
void test_42_0146(void);
void test_42_0147(void);
void test_42_0148(void);
void test_42_0149(void);
void test_42_014A(void);
void test_42_014B(void);
void test_42_014C(void);
void test_42_014D(void);
void test_42_014E(void);
void test_42_014F(void);
void test_42_0150(void);
void test_42_0151(void);
void test_42_0152(void);
void test_42_0153(void);
void test_42_0154(void);
void test_42_0155(void);
void test_42_0156(void);
void test_42_0157(void);
void test_42_0158(void);
void test_42_0159(void);
void test_42_015A(void);
void test_42_015B(void);
void test_42_015C(void);
void test_42_015D(void);
void test_42_015E(void);
void test_42_015F(void);
void test_42_0160(void);
void test_42_0161(void);
void test_42_0162(void);
void test_42_0163(void);
void test_42_0164(void);
void test_42_0165(void);
void test_42_0166(void);
void test_42_0167(void);
void test_42_0168(void);
void test_42_0169(void);
void test_42_016A(void);
void test_42_016B(void);
void test_42_016C(void);
void test_42_016D(void);
void test_42_016E(void);
void test_42_016F(void);
void test_42_0170(void);
void test_42_0171(void);
void test_42_0172(void);
void test_42_0173(void);
void test_42_0174(void);
void test_42_0175(void);
void test_42_0176(void);
void test_42_0177(void);
void test_42_0178(void);
void test_42_0179(void);
void test_42_017A(void);
void test_42_017B(void);
void test_42_017C(void);
void test_42_017D(void);
void test_42_017E(void);
void test_42_017F(void);
void test_42_0180(void);
void test_42_0181(void);
void test_42_0182(void);
void test_42_0183(void);
void test_42_0184(void);
void test_42_0185(void);
void test_42_0186(void);
void test_42_0187(void);
void test_42_0188(void);
void test_42_0189(void);
void test_42_018A(void);
void test_42_018B(void);
void test_42_018C(void);
void test_42_018D(void);
void test_42_018E(void);
void test_42_018F(void);
void test_42_0190(void);
void test_42_0191(void);
void test_42_0192(void);
void test_42_0193(void);
void test_42_0194(void);
void test_42_0195(void);
void test_42_0196(void);
void test_42_0197(void);
void test_42_0198(void);
void test_42_0199(void);
void test_42_019A(void);
void test_42_019B(void);
void test_42_019C(void);
void test_42_019D(void);
void test_42_019E(void);
void test_42_019F(void);
void test_42_01A0(void);
void test_42_01A1(void);
void test_42_01A2(void);
void test_42_01A3(void);
void test_42_01A4(void);
void test_42_01A5(void);
void test_42_01A6(void);
void test_42_01A7(void);
void test_42_01A8(void);
void test_42_01A9(void);
void test_42_01AA(void);
void test_42_01AB(void);
void test_42_01AC(void);
void test_42_01AD(void);
void test_42_01AE(void);
void test_42_01AF(void);
void test_42_01B0(void);
void test_42_01B1(void);
void test_42_01B2(void);
void test_42_01B3(void);
void test_42_01B4(void);
void test_42_01B5(void);
void test_42_01B6(void);
void test_42_01B7(void);
void test_42_01B8(void);
void test_42_01B9(void);
void test_42_01BA(void);
void test_42_01BB(void);
void test_42_01BC(void);
void test_42_01BD(void);
void test_42_01BE(void);
void test_42_01BF(void);
void test_42_01C0(void);
void test_42_01C1(void);
void test_42_01C2(void);
void test_42_01C3(void);
void test_42_01C4(void);
void test_42_01C5(void);
void test_42_01C6(void);
void test_42_01C7(void);
void test_42_01C8(void);
void test_42_01C9(void);
void test_42_01CA(void);
void test_42_01CB(void);
void test_42_01CC(void);
void test_42_01CD(void);
void test_42_01CE(void);
void test_42_01CF(void);
void test_42_01D0(void);
void test_42_01D1(void);
void test_42_01D2(void);
void test_42_01D3(void);
void test_42_01D4(void);
void test_42_01D5(void);
void test_42_01D6(void);
void test_42_01D7(void);
void test_42_01D8(void);
void test_42_01D9(void);
void test_42_01DA(void);
void test_42_01DB(void);
void test_42_01DC(void);
void test_42_01DD(void);
void test_42_01DE(void);
void test_42_01DF(void);
void test_42_01E0(void);
void test_42_01E1(void);
void test_42_01E2(void);
void test_42_01E3(void);
void test_42_01E4(void);
void test_42_01E5(void);
void test_42_01E6(void);
void test_42_01E7(void);
void test_42_01E8(void);
void test_42_01E9(void);
void test_42_01EA(void);
void test_42_01EB(void);
void test_42_01EC(void);
void test_42_01ED(void);
void test_42_01EE(void);
void test_42_01EF(void);
void test_42_01F0(void);
void test_42_01F1(void);
void test_42_01F2(void);
void test_42_01F3(void);
void test_42_01F4(void);
void test_42_01F5(void);
void test_42_01F6(void);
void test_42_01F7(void);
void test_42_01F8(void);
void test_42_01F9(void);
void test_42_01FA(void);
void test_42_01FB(void);
void test_42_01FC(void);
void test_42_01FD(void);
void test_42_01FE(void);
void test_42_01FF(void);
void test_42_0200(void);
void test_42_0201(void);
void test_42_0202(void);
void test_42_0203(void);
void test_42_0204(void);
void test_42_0205(void);
void test_42_0206(void);
void test_42_0207(void);
void test_42_0208(void);
void test_42_0209(void);
void test_42_020A(void);
void test_42_020B(void);
void test_42_020C(void);
void test_42_020D(void);
void test_42_020E(void);
void test_42_020F(void);
void test_42_0210(void);
void test_42_0211(void);
void test_42_0212(void);
void test_42_0213(void);
void test_42_0214(void);
void test_42_0215(void);
void test_42_0216(void);
void test_42_0217(void);
void test_42_0218(void);
void test_42_0219(void);
void test_42_021A(void);
void test_42_021B(void);
void test_42_021C(void);
void test_42_021D(void);
void test_42_021E(void);
void test_42_021F(void);
void test_42_0220(void);
void test_42_0221(void);
void test_42_0222(void);
void test_42_0223(void);
void test_42_0224(void);
void test_42_0225(void);
void test_42_0226(void);
void test_42_0227(void);
void test_42_0228(void);
void test_42_0229(void);
void test_42_022A(void);
void test_42_022B(void);
void test_42_022C(void);
void test_42_022D(void);
void test_42_022E(void);
void test_42_022F(void);
void test_42_0230(void);
void test_42_0231(void);
void test_42_0232(void);
void test_42_0233(void);
void test_42_0234(void);
void test_42_0235(void);
void test_42_0236(void);
void test_42_0237(void);
void test_42_0238(void);
void test_42_0239(void);
void test_42_023A(void);
void test_42_023B(void);
void test_42_023C(void);
void test_42_023D(void);
void test_42_023E(void);
void test_42_023F(void);
void test_42_0240(void);
void test_42_0241(void);
void test_42_0242(void);
void test_42_0243(void);
void test_42_0244(void);
void test_42_0245(void);
void test_42_0246(void);
void test_42_0247(void);
void test_42_0248(void);
void test_42_0249(void);
void test_42_024A(void);
void test_42_024B(void);
void test_42_024C(void);
void test_42_024D(void);
void test_42_024E(void);
void test_42_024F(void);
void test_42_0250(void);
void test_42_0251(void);
void test_42_0252(void);
void test_42_0253(void);
void test_42_0254(void);
void test_42_0255(void);
void test_42_0256(void);
void test_42_0257(void);
void test_42_0258(void);
void test_42_0259(void);
void test_42_025A(void);
void test_42_025B(void);
void test_42_025C(void);
void test_42_025D(void);
void test_42_025E(void);
void test_42_025F(void);
void test_42_0260(void);
void test_42_0261(void);
void test_42_0262(void);
void test_42_0263(void);
void test_42_0264(void);
void test_42_0265(void);
void test_42_0266(void);
void test_42_0267(void);
void test_42_0268(void);
void test_42_0269(void);
void test_42_026A(void);
void test_42_026B(void);
void test_42_026C(void);
void test_42_026D(void);
void test_42_026E(void);
void test_42_026F(void);
void test_42_0270(void);
void test_42_0271(void);
void test_42_0272(void);
void test_42_0273(void);
void test_42_0274(void);
void test_42_0275(void);
void test_42_0276(void);
void test_42_0277(void);
void test_42_0278(void);
void test_42_0279(void);
void test_42_027A(void);
void test_42_027B(void);
void test_42_027C(void);
void test_42_027D(void);
void test_42_027E(void);
void test_42_027F(void);
void test_42_0280(void);
void test_42_0281(void);
void test_42_0282(void);
void test_42_0283(void);
void test_42_0284(void);
void test_42_0285(void);
void test_42_0286(void);
void test_42_0287(void);
void test_42_0288(void);
void test_42_0289(void);
void test_42_028A(void);
void test_42_028B(void);
void test_42_028C(void);
void test_42_028D(void);
void test_42_028E(void);
void test_42_028F(void);
void test_42_0290(void);
void test_42_0291(void);
void test_42_0292(void);
void test_42_0293(void);
void test_42_0294(void);
void test_42_0295(void);
void test_42_0296(void);
void test_42_0297(void);
void test_42_0298(void);
void test_42_0299(void);
void test_42_029A(void);
void test_42_029B(void);
void test_42_029C(void);
void test_42_029D(void);
void test_42_029E(void);
void test_42_029F(void);
void test_42_02A0(void);
void test_42_02A1(void);
void test_42_02A2(void);
void test_42_02A3(void);
void test_42_02A4(void);
void test_42_02A5(void);
void test_42_02A6(void);
void test_42_02A7(void);
void test_42_02A8(void);
void test_42_02A9(void);
void test_42_02AA(void);
void test_42_02AB(void);
void test_42_02AC(void);
void test_42_02AD(void);
void test_42_02AE(void);
void test_42_02AF(void);
void test_42_02B0(void);
void test_42_02B1(void);
void test_42_02B2(void);
void test_42_02B3(void);
void test_42_02B4(void);
void test_42_02B5(void);
void test_42_02B6(void);
void test_42_02B7(void);
void test_42_02B8(void);
void test_42_02B9(void);
void test_42_02BA(void);
void test_42_02BB(void);
void test_42_02BC(void);
void test_42_02BD(void);
void test_42_02BE(void);
void test_42_02BF(void);
void test_42_02C0(void);
void test_42_02C1(void);
void test_42_02C2(void);
void test_42_02C3(void);
void test_42_02C4(void);
void test_42_02C5(void);
void test_42_02C6(void);
void test_42_02C7(void);
void test_42_02C8(void);
void test_42_02C9(void);
void test_42_02CA(void);
void test_42_02CB(void);
void test_42_02CC(void);
void test_42_02CD(void);
void test_42_02CE(void);
void test_42_02CF(void);
void test_42_02D0(void);
void test_42_02D1(void);
void test_42_02D2(void);
void test_42_02D3(void);
void test_42_02D4(void);
void test_42_02D5(void);
void test_42_02D6(void);
void test_42_02D7(void);
void test_42_02D8(void);
void test_42_02D9(void);
void test_42_02DA(void);
void test_42_02DB(void);
void test_42_02DC(void);
void test_42_02DD(void);
void test_42_02DE(void);
void test_42_02DF(void);
void test_42_02E0(void);
void test_42_02E1(void);
void test_42_02E2(void);
void test_42_02E3(void);
void test_42_02E4(void);
void test_42_02E5(void);
void test_42_02E6(void);
void test_42_02E7(void);
void test_42_02E8(void);
void test_42_02E9(void);
void test_42_02EA(void);
void test_42_02EB(void);
void test_42_02EC(void);
void test_42_02ED(void);
void test_42_02EE(void);
void test_42_02EF(void);
void test_42_02F0(void);
void test_42_02F1(void);
void test_42_02F2(void);
void test_42_02F3(void);
void test_42_02F4(void);
void test_42_02F5(void);
void test_42_02F6(void);
void test_42_02F7(void);
void test_42_02F8(void);
void test_42_02F9(void);
void test_42_02FA(void);
void test_42_02FB(void);
void test_42_02FC(void);
void test_42_02FD(void);
void test_42_02FE(void);
void test_42_02FF(void);
void test_42_0300(void);
void test_42_0301(void);
void test_42_0302(void);
void test_42_0303(void);
void test_42_0304(void);
void test_42_0305(void);
void test_42_0306(void);
void test_42_0307(void);
void test_42_0308(void);
void test_42_0309(void);
void test_42_030A(void);
void test_42_030B(void);
void test_42_030C(void);
void test_42_030D(void);
void test_42_030E(void);
void test_42_030F(void);
void test_42_0310(void);
void test_42_0311(void);
void test_42_0312(void);
void test_42_0313(void);
void test_42_0314(void);
void test_42_0315(void);
void test_42_0316(void);
void test_42_0317(void);
void test_42_0318(void);
void test_42_0319(void);
void test_42_031A(void);
void test_42_031B(void);
void test_42_031C(void);
void test_42_031D(void);
void test_42_031E(void);
void test_42_031F(void);
void test_42_0320(void);
void test_42_0321(void);
void test_42_0322(void);
void test_42_0323(void);
void test_42_0324(void);
void test_42_0325(void);
void test_42_0326(void);
void test_42_0327(void);
void test_42_0328(void);
void test_42_0329(void);
void test_42_032A(void);
void test_42_032B(void);
void test_42_032C(void);
void test_42_032D(void);
void test_42_032E(void);
void test_42_032F(void);
void test_42_0330(void);
void test_42_0331(void);
void test_42_0332(void);
void test_42_0333(void);
void test_42_0334(void);
void test_42_0335(void);
void test_42_0336(void);
void test_42_0337(void);
void test_42_0338(void);
void test_42_0339(void);
void test_42_033A(void);
void test_42_033B(void);
void test_42_033C(void);
void test_42_033D(void);
void test_42_033E(void);
void test_42_033F(void);
void test_42_0340(void);
void test_42_0341(void);
void test_42_0342(void);
void test_42_0343(void);
void test_42_0344(void);
void test_42_0345(void);
void test_42_0346(void);
void test_42_0347(void);
void test_42_0348(void);
void test_42_0349(void);
void test_42_034A(void);
void test_42_034B(void);
void test_42_034C(void);
void test_42_034D(void);
void test_42_034E(void);
void test_42_034F(void);
void test_42_0350(void);
void test_42_0351(void);
void test_42_0352(void);
void test_42_0353(void);
void test_42_0354(void);
void test_42_0355(void);
void test_42_0356(void);
void test_42_0357(void);
void test_42_0358(void);
void test_42_0359(void);
void test_42_035A(void);
void test_42_035B(void);
void test_42_035C(void);
void test_42_035D(void);
void test_42_035E(void);
void test_42_035F(void);
void test_42_0360(void);
void test_42_0361(void);
void test_42_0362(void);
void test_42_0363(void);
void test_42_0364(void);
void test_42_0365(void);
void test_42_0366(void);
void test_42_0367(void);
void test_42_0368(void);
void test_42_0369(void);
void test_42_036A(void);
void test_42_036B(void);
void test_42_036C(void);
void test_42_036D(void);
void test_42_036E(void);
void test_42_036F(void);
void test_42_0370(void);
void test_42_0371(void);
void test_42_0372(void);
void test_42_0373(void);
void test_42_0374(void);
void test_42_0375(void);
void test_42_0376(void);
void test_42_0377(void);
void test_42_0378(void);
void test_42_0379(void);
void test_42_037A(void);
void test_42_037B(void);
void test_42_037C(void);
void test_42_037D(void);
void test_42_037E(void);
void test_42_037F(void);
void test_42_0380(void);
void test_42_0381(void);
void test_42_0382(void);
void test_42_0383(void);
void test_42_0384(void);
void test_42_0385(void);
void test_42_0386(void);
void test_42_0387(void);
void test_42_0388(void);
void test_42_0389(void);
void test_42_038A(void);
void test_42_038B(void);
void test_42_038C(void);
void test_42_038D(void);
void test_42_038E(void);
void test_42_038F(void);
void test_42_0390(void);
void test_42_0391(void);
void test_42_0392(void);
void test_42_0393(void);
void test_42_0394(void);
void test_42_0395(void);
void test_42_0396(void);
void test_42_0397(void);
void test_42_0398(void);
void test_42_0399(void);
void test_42_039A(void);
void test_42_039B(void);
void test_42_039C(void);
void test_42_039D(void);
void test_42_039E(void);
void test_42_039F(void);
void test_42_03A0(void);
void test_42_03A1(void);
void test_42_03A2(void);
void test_42_03A3(void);
void test_42_03A4(void);
void test_42_03A5(void);
void test_42_03A6(void);
void test_42_03A7(void);
void test_42_03A8(void);
void test_42_03A9(void);
void test_42_03AA(void);
void test_42_03AB(void);
void test_42_03AC(void);
void test_42_03AD(void);
void test_42_03AE(void);
void test_42_03AF(void);
void test_42_03B0(void);
void test_42_03B1(void);
void test_42_03B2(void);
void test_42_03B3(void);
void test_42_03B4(void);
void test_42_03B5(void);
void test_42_03B6(void);
void test_42_03B7(void);
void test_42_03B8(void);
void test_42_03B9(void);
void test_42_03BA(void);
void test_42_03BB(void);
void test_42_03BC(void);
void test_42_03BD(void);
void test_42_03BE(void);
void test_42_03BF(void);
void test_42_03C0(void);
void test_42_03C1(void);
void test_42_03C2(void);
void test_42_03C3(void);
void test_42_03C4(void);
void test_42_03C5(void);
void test_42_03C6(void);
void test_42_03C7(void);
void test_42_03C8(void);
void test_42_03C9(void);
void test_42_03CA(void);
void test_42_03CB(void);
void test_42_03CC(void);
void test_42_03CD(void);
void test_42_03CE(void);
void test_42_03CF(void);
void test_42_03D0(void);
void test_42_03D1(void);
void test_42_03D2(void);
void test_42_03D3(void);
void test_42_03D4(void);
void test_42_03D5(void);
void test_42_03D6(void);
void test_42_03D7(void);
void test_42_03D8(void);
void test_42_03D9(void);
void test_42_03DA(void);
void test_42_03DB(void);
void test_42_03DC(void);
void test_42_03DD(void);
void test_42_03DE(void);
void test_42_03DF(void);
void test_42_03E0(void);
void test_42_03E1(void);
void test_42_03E2(void);
void test_42_03E3(void);
void test_42_03E4(void);
void test_42_03E5(void);
void test_42_03E6(void);
void test_42_03E7(void);
TEST_LIST = {
    { "42_0000", test_42_0000 },
    { "42_0001", test_42_0001 },
    { "42_0002", test_42_0002 },
    { "42_0003", test_42_0003 },
    { "42_0004", test_42_0004 },
    { "42_0005", test_42_0005 },
    { "42_0006", test_42_0006 },
    { "42_0007", test_42_0007 },
    { "42_0008", test_42_0008 },
    { "42_0009", test_42_0009 },
    { "42_000A", test_42_000A },
    { "42_000B", test_42_000B },
    { "42_000C", test_42_000C },
    { "42_000D", test_42_000D },
    { "42_000E", test_42_000E },
    { "42_000F", test_42_000F },
    { "42_0010", test_42_0010 },
    { "42_0011", test_42_0011 },
    { "42_0012", test_42_0012 },
    { "42_0013", test_42_0013 },
    { "42_0014", test_42_0014 },
    { "42_0015", test_42_0015 },
    { "42_0016", test_42_0016 },
    { "42_0017", test_42_0017 },
    { "42_0018", test_42_0018 },
    { "42_0019", test_42_0019 },
    { "42_001A", test_42_001A },
    { "42_001B", test_42_001B },
    { "42_001C", test_42_001C },
    { "42_001D", test_42_001D },
    { "42_001E", test_42_001E },
    { "42_001F", test_42_001F },
    { "42_0020", test_42_0020 },
    { "42_0021", test_42_0021 },
    { "42_0022", test_42_0022 },
    { "42_0023", test_42_0023 },
    { "42_0024", test_42_0024 },
    { "42_0025", test_42_0025 },
    { "42_0026", test_42_0026 },
    { "42_0027", test_42_0027 },
    { "42_0028", test_42_0028 },
    { "42_0029", test_42_0029 },
    { "42_002A", test_42_002A },
    { "42_002B", test_42_002B },
    { "42_002C", test_42_002C },
    { "42_002D", test_42_002D },
    { "42_002E", test_42_002E },
    { "42_002F", test_42_002F },
    { "42_0030", test_42_0030 },
    { "42_0031", test_42_0031 },
    { "42_0032", test_42_0032 },
    { "42_0033", test_42_0033 },
    { "42_0034", test_42_0034 },
    { "42_0035", test_42_0035 },
    { "42_0036", test_42_0036 },
    { "42_0037", test_42_0037 },
    { "42_0038", test_42_0038 },
    { "42_0039", test_42_0039 },
    { "42_003A", test_42_003A },
    { "42_003B", test_42_003B },
    { "42_003C", test_42_003C },
    { "42_003D", test_42_003D },
    { "42_003E", test_42_003E },
    { "42_003F", test_42_003F },
    { "42_0040", test_42_0040 },
    { "42_0041", test_42_0041 },
    { "42_0042", test_42_0042 },
    { "42_0043", test_42_0043 },
    { "42_0044", test_42_0044 },
    { "42_0045", test_42_0045 },
    { "42_0046", test_42_0046 },
    { "42_0047", test_42_0047 },
    { "42_0048", test_42_0048 },
    { "42_0049", test_42_0049 },
    { "42_004A", test_42_004A },
    { "42_004B", test_42_004B },
    { "42_004C", test_42_004C },
    { "42_004D", test_42_004D },
    { "42_004E", test_42_004E },
    { "42_004F", test_42_004F },
    { "42_0050", test_42_0050 },
    { "42_0051", test_42_0051 },
    { "42_0052", test_42_0052 },
    { "42_0053", test_42_0053 },
    { "42_0054", test_42_0054 },
    { "42_0055", test_42_0055 },
    { "42_0056", test_42_0056 },
    { "42_0057", test_42_0057 },
    { "42_0058", test_42_0058 },
    { "42_0059", test_42_0059 },
    { "42_005A", test_42_005A },
    { "42_005B", test_42_005B },
    { "42_005C", test_42_005C },
    { "42_005D", test_42_005D },
    { "42_005E", test_42_005E },
    { "42_005F", test_42_005F },
    { "42_0060", test_42_0060 },
    { "42_0061", test_42_0061 },
    { "42_0062", test_42_0062 },
    { "42_0063", test_42_0063 },
    { "42_0064", test_42_0064 },
    { "42_0065", test_42_0065 },
    { "42_0066", test_42_0066 },
    { "42_0067", test_42_0067 },
    { "42_0068", test_42_0068 },
    { "42_0069", test_42_0069 },
    { "42_006A", test_42_006A },
    { "42_006B", test_42_006B },
    { "42_006C", test_42_006C },
    { "42_006D", test_42_006D },
    { "42_006E", test_42_006E },
    { "42_006F", test_42_006F },
    { "42_0070", test_42_0070 },
    { "42_0071", test_42_0071 },
    { "42_0072", test_42_0072 },
    { "42_0073", test_42_0073 },
    { "42_0074", test_42_0074 },
    { "42_0075", test_42_0075 },
    { "42_0076", test_42_0076 },
    { "42_0077", test_42_0077 },
    { "42_0078", test_42_0078 },
    { "42_0079", test_42_0079 },
    { "42_007A", test_42_007A },
    { "42_007B", test_42_007B },
    { "42_007C", test_42_007C },
    { "42_007D", test_42_007D },
    { "42_007E", test_42_007E },
    { "42_007F", test_42_007F },
    { "42_0080", test_42_0080 },
    { "42_0081", test_42_0081 },
    { "42_0082", test_42_0082 },
    { "42_0083", test_42_0083 },
    { "42_0084", test_42_0084 },
    { "42_0085", test_42_0085 },
    { "42_0086", test_42_0086 },
    { "42_0087", test_42_0087 },
    { "42_0088", test_42_0088 },
    { "42_0089", test_42_0089 },
    { "42_008A", test_42_008A },
    { "42_008B", test_42_008B },
    { "42_008C", test_42_008C },
    { "42_008D", test_42_008D },
    { "42_008E", test_42_008E },
    { "42_008F", test_42_008F },
    { "42_0090", test_42_0090 },
    { "42_0091", test_42_0091 },
    { "42_0092", test_42_0092 },
    { "42_0093", test_42_0093 },
    { "42_0094", test_42_0094 },
    { "42_0095", test_42_0095 },
    { "42_0096", test_42_0096 },
    { "42_0097", test_42_0097 },
    { "42_0098", test_42_0098 },
    { "42_0099", test_42_0099 },
    { "42_009A", test_42_009A },
    { "42_009B", test_42_009B },
    { "42_009C", test_42_009C },
    { "42_009D", test_42_009D },
    { "42_009E", test_42_009E },
    { "42_009F", test_42_009F },
    { "42_00A0", test_42_00A0 },
    { "42_00A1", test_42_00A1 },
    { "42_00A2", test_42_00A2 },
    { "42_00A3", test_42_00A3 },
    { "42_00A4", test_42_00A4 },
    { "42_00A5", test_42_00A5 },
    { "42_00A6", test_42_00A6 },
    { "42_00A7", test_42_00A7 },
    { "42_00A8", test_42_00A8 },
    { "42_00A9", test_42_00A9 },
    { "42_00AA", test_42_00AA },
    { "42_00AB", test_42_00AB },
    { "42_00AC", test_42_00AC },
    { "42_00AD", test_42_00AD },
    { "42_00AE", test_42_00AE },
    { "42_00AF", test_42_00AF },
    { "42_00B0", test_42_00B0 },
    { "42_00B1", test_42_00B1 },
    { "42_00B2", test_42_00B2 },
    { "42_00B3", test_42_00B3 },
    { "42_00B4", test_42_00B4 },
    { "42_00B5", test_42_00B5 },
    { "42_00B6", test_42_00B6 },
    { "42_00B7", test_42_00B7 },
    { "42_00B8", test_42_00B8 },
    { "42_00B9", test_42_00B9 },
    { "42_00BA", test_42_00BA },
    { "42_00BB", test_42_00BB },
    { "42_00BC", test_42_00BC },
    { "42_00BD", test_42_00BD },
    { "42_00BE", test_42_00BE },
    { "42_00BF", test_42_00BF },
    { "42_00C0", test_42_00C0 },
    { "42_00C1", test_42_00C1 },
    { "42_00C2", test_42_00C2 },
    { "42_00C3", test_42_00C3 },
    { "42_00C4", test_42_00C4 },
    { "42_00C5", test_42_00C5 },
    { "42_00C6", test_42_00C6 },
    { "42_00C7", test_42_00C7 },
    { "42_00C8", test_42_00C8 },
    { "42_00C9", test_42_00C9 },
    { "42_00CA", test_42_00CA },
    { "42_00CB", test_42_00CB },
    { "42_00CC", test_42_00CC },
    { "42_00CD", test_42_00CD },
    { "42_00CE", test_42_00CE },
    { "42_00CF", test_42_00CF },
    { "42_00D0", test_42_00D0 },
    { "42_00D1", test_42_00D1 },
    { "42_00D2", test_42_00D2 },
    { "42_00D3", test_42_00D3 },
    { "42_00D4", test_42_00D4 },
    { "42_00D5", test_42_00D5 },
    { "42_00D6", test_42_00D6 },
    { "42_00D7", test_42_00D7 },
    { "42_00D8", test_42_00D8 },
    { "42_00D9", test_42_00D9 },
    { "42_00DA", test_42_00DA },
    { "42_00DB", test_42_00DB },
    { "42_00DC", test_42_00DC },
    { "42_00DD", test_42_00DD },
    { "42_00DE", test_42_00DE },
    { "42_00DF", test_42_00DF },
    { "42_00E0", test_42_00E0 },
    { "42_00E1", test_42_00E1 },
    { "42_00E2", test_42_00E2 },
    { "42_00E3", test_42_00E3 },
    { "42_00E4", test_42_00E4 },
    { "42_00E5", test_42_00E5 },
    { "42_00E6", test_42_00E6 },
    { "42_00E7", test_42_00E7 },
    { "42_00E8", test_42_00E8 },
    { "42_00E9", test_42_00E9 },
    { "42_00EA", test_42_00EA },
    { "42_00EB", test_42_00EB },
    { "42_00EC", test_42_00EC },
    { "42_00ED", test_42_00ED },
    { "42_00EE", test_42_00EE },
    { "42_00EF", test_42_00EF },
    { "42_00F0", test_42_00F0 },
    { "42_00F1", test_42_00F1 },
    { "42_00F2", test_42_00F2 },
    { "42_00F3", test_42_00F3 },
    { "42_00F4", test_42_00F4 },
    { "42_00F5", test_42_00F5 },
    { "42_00F6", test_42_00F6 },
    { "42_00F7", test_42_00F7 },
    { "42_00F8", test_42_00F8 },
    { "42_00F9", test_42_00F9 },
    { "42_00FA", test_42_00FA },
    { "42_00FB", test_42_00FB },
    { "42_00FC", test_42_00FC },
    { "42_00FD", test_42_00FD },
    { "42_00FE", test_42_00FE },
    { "42_00FF", test_42_00FF },
    { "42_0100", test_42_0100 },
    { "42_0101", test_42_0101 },
    { "42_0102", test_42_0102 },
    { "42_0103", test_42_0103 },
    { "42_0104", test_42_0104 },
    { "42_0105", test_42_0105 },
    { "42_0106", test_42_0106 },
    { "42_0107", test_42_0107 },
    { "42_0108", test_42_0108 },
    { "42_0109", test_42_0109 },
    { "42_010A", test_42_010A },
    { "42_010B", test_42_010B },
    { "42_010C", test_42_010C },
    { "42_010D", test_42_010D },
    { "42_010E", test_42_010E },
    { "42_010F", test_42_010F },
    { "42_0110", test_42_0110 },
    { "42_0111", test_42_0111 },
    { "42_0112", test_42_0112 },
    { "42_0113", test_42_0113 },
    { "42_0114", test_42_0114 },
    { "42_0115", test_42_0115 },
    { "42_0116", test_42_0116 },
    { "42_0117", test_42_0117 },
    { "42_0118", test_42_0118 },
    { "42_0119", test_42_0119 },
    { "42_011A", test_42_011A },
    { "42_011B", test_42_011B },
    { "42_011C", test_42_011C },
    { "42_011D", test_42_011D },
    { "42_011E", test_42_011E },
    { "42_011F", test_42_011F },
    { "42_0120", test_42_0120 },
    { "42_0121", test_42_0121 },
    { "42_0122", test_42_0122 },
    { "42_0123", test_42_0123 },
    { "42_0124", test_42_0124 },
    { "42_0125", test_42_0125 },
    { "42_0126", test_42_0126 },
    { "42_0127", test_42_0127 },
    { "42_0128", test_42_0128 },
    { "42_0129", test_42_0129 },
    { "42_012A", test_42_012A },
    { "42_012B", test_42_012B },
    { "42_012C", test_42_012C },
    { "42_012D", test_42_012D },
    { "42_012E", test_42_012E },
    { "42_012F", test_42_012F },
    { "42_0130", test_42_0130 },
    { "42_0131", test_42_0131 },
    { "42_0132", test_42_0132 },
    { "42_0133", test_42_0133 },
    { "42_0134", test_42_0134 },
    { "42_0135", test_42_0135 },
    { "42_0136", test_42_0136 },
    { "42_0137", test_42_0137 },
    { "42_0138", test_42_0138 },
    { "42_0139", test_42_0139 },
    { "42_013A", test_42_013A },
    { "42_013B", test_42_013B },
    { "42_013C", test_42_013C },
    { "42_013D", test_42_013D },
    { "42_013E", test_42_013E },
    { "42_013F", test_42_013F },
    { "42_0140", test_42_0140 },
    { "42_0141", test_42_0141 },
    { "42_0142", test_42_0142 },
    { "42_0143", test_42_0143 },
    { "42_0144", test_42_0144 },
    { "42_0145", test_42_0145 },
    { "42_0146", test_42_0146 },
    { "42_0147", test_42_0147 },
    { "42_0148", test_42_0148 },
    { "42_0149", test_42_0149 },
    { "42_014A", test_42_014A },
    { "42_014B", test_42_014B },
    { "42_014C", test_42_014C },
    { "42_014D", test_42_014D },
    { "42_014E", test_42_014E },
    { "42_014F", test_42_014F },
    { "42_0150", test_42_0150 },
    { "42_0151", test_42_0151 },
    { "42_0152", test_42_0152 },
    { "42_0153", test_42_0153 },
    { "42_0154", test_42_0154 },
    { "42_0155", test_42_0155 },
    { "42_0156", test_42_0156 },
    { "42_0157", test_42_0157 },
    { "42_0158", test_42_0158 },
    { "42_0159", test_42_0159 },
    { "42_015A", test_42_015A },
    { "42_015B", test_42_015B },
    { "42_015C", test_42_015C },
    { "42_015D", test_42_015D },
    { "42_015E", test_42_015E },
    { "42_015F", test_42_015F },
    { "42_0160", test_42_0160 },
    { "42_0161", test_42_0161 },
    { "42_0162", test_42_0162 },
    { "42_0163", test_42_0163 },
    { "42_0164", test_42_0164 },
    { "42_0165", test_42_0165 },
    { "42_0166", test_42_0166 },
    { "42_0167", test_42_0167 },
    { "42_0168", test_42_0168 },
    { "42_0169", test_42_0169 },
    { "42_016A", test_42_016A },
    { "42_016B", test_42_016B },
    { "42_016C", test_42_016C },
    { "42_016D", test_42_016D },
    { "42_016E", test_42_016E },
    { "42_016F", test_42_016F },
    { "42_0170", test_42_0170 },
    { "42_0171", test_42_0171 },
    { "42_0172", test_42_0172 },
    { "42_0173", test_42_0173 },
    { "42_0174", test_42_0174 },
    { "42_0175", test_42_0175 },
    { "42_0176", test_42_0176 },
    { "42_0177", test_42_0177 },
    { "42_0178", test_42_0178 },
    { "42_0179", test_42_0179 },
    { "42_017A", test_42_017A },
    { "42_017B", test_42_017B },
    { "42_017C", test_42_017C },
    { "42_017D", test_42_017D },
    { "42_017E", test_42_017E },
    { "42_017F", test_42_017F },
    { "42_0180", test_42_0180 },
    { "42_0181", test_42_0181 },
    { "42_0182", test_42_0182 },
    { "42_0183", test_42_0183 },
    { "42_0184", test_42_0184 },
    { "42_0185", test_42_0185 },
    { "42_0186", test_42_0186 },
    { "42_0187", test_42_0187 },
    { "42_0188", test_42_0188 },
    { "42_0189", test_42_0189 },
    { "42_018A", test_42_018A },
    { "42_018B", test_42_018B },
    { "42_018C", test_42_018C },
    { "42_018D", test_42_018D },
    { "42_018E", test_42_018E },
    { "42_018F", test_42_018F },
    { "42_0190", test_42_0190 },
    { "42_0191", test_42_0191 },
    { "42_0192", test_42_0192 },
    { "42_0193", test_42_0193 },
    { "42_0194", test_42_0194 },
    { "42_0195", test_42_0195 },
    { "42_0196", test_42_0196 },
    { "42_0197", test_42_0197 },
    { "42_0198", test_42_0198 },
    { "42_0199", test_42_0199 },
    { "42_019A", test_42_019A },
    { "42_019B", test_42_019B },
    { "42_019C", test_42_019C },
    { "42_019D", test_42_019D },
    { "42_019E", test_42_019E },
    { "42_019F", test_42_019F },
    { "42_01A0", test_42_01A0 },
    { "42_01A1", test_42_01A1 },
    { "42_01A2", test_42_01A2 },
    { "42_01A3", test_42_01A3 },
    { "42_01A4", test_42_01A4 },
    { "42_01A5", test_42_01A5 },
    { "42_01A6", test_42_01A6 },
    { "42_01A7", test_42_01A7 },
    { "42_01A8", test_42_01A8 },
    { "42_01A9", test_42_01A9 },
    { "42_01AA", test_42_01AA },
    { "42_01AB", test_42_01AB },
    { "42_01AC", test_42_01AC },
    { "42_01AD", test_42_01AD },
    { "42_01AE", test_42_01AE },
    { "42_01AF", test_42_01AF },
    { "42_01B0", test_42_01B0 },
    { "42_01B1", test_42_01B1 },
    { "42_01B2", test_42_01B2 },
    { "42_01B3", test_42_01B3 },
    { "42_01B4", test_42_01B4 },
    { "42_01B5", test_42_01B5 },
    { "42_01B6", test_42_01B6 },
    { "42_01B7", test_42_01B7 },
    { "42_01B8", test_42_01B8 },
    { "42_01B9", test_42_01B9 },
    { "42_01BA", test_42_01BA },
    { "42_01BB", test_42_01BB },
    { "42_01BC", test_42_01BC },
    { "42_01BD", test_42_01BD },
    { "42_01BE", test_42_01BE },
    { "42_01BF", test_42_01BF },
    { "42_01C0", test_42_01C0 },
    { "42_01C1", test_42_01C1 },
    { "42_01C2", test_42_01C2 },
    { "42_01C3", test_42_01C3 },
    { "42_01C4", test_42_01C4 },
    { "42_01C5", test_42_01C5 },
    { "42_01C6", test_42_01C6 },
    { "42_01C7", test_42_01C7 },
    { "42_01C8", test_42_01C8 },
    { "42_01C9", test_42_01C9 },
    { "42_01CA", test_42_01CA },
    { "42_01CB", test_42_01CB },
    { "42_01CC", test_42_01CC },
    { "42_01CD", test_42_01CD },
    { "42_01CE", test_42_01CE },
    { "42_01CF", test_42_01CF },
    { "42_01D0", test_42_01D0 },
    { "42_01D1", test_42_01D1 },
    { "42_01D2", test_42_01D2 },
    { "42_01D3", test_42_01D3 },
    { "42_01D4", test_42_01D4 },
    { "42_01D5", test_42_01D5 },
    { "42_01D6", test_42_01D6 },
    { "42_01D7", test_42_01D7 },
    { "42_01D8", test_42_01D8 },
    { "42_01D9", test_42_01D9 },
    { "42_01DA", test_42_01DA },
    { "42_01DB", test_42_01DB },
    { "42_01DC", test_42_01DC },
    { "42_01DD", test_42_01DD },
    { "42_01DE", test_42_01DE },
    { "42_01DF", test_42_01DF },
    { "42_01E0", test_42_01E0 },
    { "42_01E1", test_42_01E1 },
    { "42_01E2", test_42_01E2 },
    { "42_01E3", test_42_01E3 },
    { "42_01E4", test_42_01E4 },
    { "42_01E5", test_42_01E5 },
    { "42_01E6", test_42_01E6 },
    { "42_01E7", test_42_01E7 },
    { "42_01E8", test_42_01E8 },
    { "42_01E9", test_42_01E9 },
    { "42_01EA", test_42_01EA },
    { "42_01EB", test_42_01EB },
    { "42_01EC", test_42_01EC },
    { "42_01ED", test_42_01ED },
    { "42_01EE", test_42_01EE },
    { "42_01EF", test_42_01EF },
    { "42_01F0", test_42_01F0 },
    { "42_01F1", test_42_01F1 },
    { "42_01F2", test_42_01F2 },
    { "42_01F3", test_42_01F3 },
    { "42_01F4", test_42_01F4 },
    { "42_01F5", test_42_01F5 },
    { "42_01F6", test_42_01F6 },
    { "42_01F7", test_42_01F7 },
    { "42_01F8", test_42_01F8 },
    { "42_01F9", test_42_01F9 },
    { "42_01FA", test_42_01FA },
    { "42_01FB", test_42_01FB },
    { "42_01FC", test_42_01FC },
    { "42_01FD", test_42_01FD },
    { "42_01FE", test_42_01FE },
    { "42_01FF", test_42_01FF },
    { "42_0200", test_42_0200 },
    { "42_0201", test_42_0201 },
    { "42_0202", test_42_0202 },
    { "42_0203", test_42_0203 },
    { "42_0204", test_42_0204 },
    { "42_0205", test_42_0205 },
    { "42_0206", test_42_0206 },
    { "42_0207", test_42_0207 },
    { "42_0208", test_42_0208 },
    { "42_0209", test_42_0209 },
    { "42_020A", test_42_020A },
    { "42_020B", test_42_020B },
    { "42_020C", test_42_020C },
    { "42_020D", test_42_020D },
    { "42_020E", test_42_020E },
    { "42_020F", test_42_020F },
    { "42_0210", test_42_0210 },
    { "42_0211", test_42_0211 },
    { "42_0212", test_42_0212 },
    { "42_0213", test_42_0213 },
    { "42_0214", test_42_0214 },
    { "42_0215", test_42_0215 },
    { "42_0216", test_42_0216 },
    { "42_0217", test_42_0217 },
    { "42_0218", test_42_0218 },
    { "42_0219", test_42_0219 },
    { "42_021A", test_42_021A },
    { "42_021B", test_42_021B },
    { "42_021C", test_42_021C },
    { "42_021D", test_42_021D },
    { "42_021E", test_42_021E },
    { "42_021F", test_42_021F },
    { "42_0220", test_42_0220 },
    { "42_0221", test_42_0221 },
    { "42_0222", test_42_0222 },
    { "42_0223", test_42_0223 },
    { "42_0224", test_42_0224 },
    { "42_0225", test_42_0225 },
    { "42_0226", test_42_0226 },
    { "42_0227", test_42_0227 },
    { "42_0228", test_42_0228 },
    { "42_0229", test_42_0229 },
    { "42_022A", test_42_022A },
    { "42_022B", test_42_022B },
    { "42_022C", test_42_022C },
    { "42_022D", test_42_022D },
    { "42_022E", test_42_022E },
    { "42_022F", test_42_022F },
    { "42_0230", test_42_0230 },
    { "42_0231", test_42_0231 },
    { "42_0232", test_42_0232 },
    { "42_0233", test_42_0233 },
    { "42_0234", test_42_0234 },
    { "42_0235", test_42_0235 },
    { "42_0236", test_42_0236 },
    { "42_0237", test_42_0237 },
    { "42_0238", test_42_0238 },
    { "42_0239", test_42_0239 },
    { "42_023A", test_42_023A },
    { "42_023B", test_42_023B },
    { "42_023C", test_42_023C },
    { "42_023D", test_42_023D },
    { "42_023E", test_42_023E },
    { "42_023F", test_42_023F },
    { "42_0240", test_42_0240 },
    { "42_0241", test_42_0241 },
    { "42_0242", test_42_0242 },
    { "42_0243", test_42_0243 },
    { "42_0244", test_42_0244 },
    { "42_0245", test_42_0245 },
    { "42_0246", test_42_0246 },
    { "42_0247", test_42_0247 },
    { "42_0248", test_42_0248 },
    { "42_0249", test_42_0249 },
    { "42_024A", test_42_024A },
    { "42_024B", test_42_024B },
    { "42_024C", test_42_024C },
    { "42_024D", test_42_024D },
    { "42_024E", test_42_024E },
    { "42_024F", test_42_024F },
    { "42_0250", test_42_0250 },
    { "42_0251", test_42_0251 },
    { "42_0252", test_42_0252 },
    { "42_0253", test_42_0253 },
    { "42_0254", test_42_0254 },
    { "42_0255", test_42_0255 },
    { "42_0256", test_42_0256 },
    { "42_0257", test_42_0257 },
    { "42_0258", test_42_0258 },
    { "42_0259", test_42_0259 },
    { "42_025A", test_42_025A },
    { "42_025B", test_42_025B },
    { "42_025C", test_42_025C },
    { "42_025D", test_42_025D },
    { "42_025E", test_42_025E },
    { "42_025F", test_42_025F },
    { "42_0260", test_42_0260 },
    { "42_0261", test_42_0261 },
    { "42_0262", test_42_0262 },
    { "42_0263", test_42_0263 },
    { "42_0264", test_42_0264 },
    { "42_0265", test_42_0265 },
    { "42_0266", test_42_0266 },
    { "42_0267", test_42_0267 },
    { "42_0268", test_42_0268 },
    { "42_0269", test_42_0269 },
    { "42_026A", test_42_026A },
    { "42_026B", test_42_026B },
    { "42_026C", test_42_026C },
    { "42_026D", test_42_026D },
    { "42_026E", test_42_026E },
    { "42_026F", test_42_026F },
    { "42_0270", test_42_0270 },
    { "42_0271", test_42_0271 },
    { "42_0272", test_42_0272 },
    { "42_0273", test_42_0273 },
    { "42_0274", test_42_0274 },
    { "42_0275", test_42_0275 },
    { "42_0276", test_42_0276 },
    { "42_0277", test_42_0277 },
    { "42_0278", test_42_0278 },
    { "42_0279", test_42_0279 },
    { "42_027A", test_42_027A },
    { "42_027B", test_42_027B },
    { "42_027C", test_42_027C },
    { "42_027D", test_42_027D },
    { "42_027E", test_42_027E },
    { "42_027F", test_42_027F },
    { "42_0280", test_42_0280 },
    { "42_0281", test_42_0281 },
    { "42_0282", test_42_0282 },
    { "42_0283", test_42_0283 },
    { "42_0284", test_42_0284 },
    { "42_0285", test_42_0285 },
    { "42_0286", test_42_0286 },
    { "42_0287", test_42_0287 },
    { "42_0288", test_42_0288 },
    { "42_0289", test_42_0289 },
    { "42_028A", test_42_028A },
    { "42_028B", test_42_028B },
    { "42_028C", test_42_028C },
    { "42_028D", test_42_028D },
    { "42_028E", test_42_028E },
    { "42_028F", test_42_028F },
    { "42_0290", test_42_0290 },
    { "42_0291", test_42_0291 },
    { "42_0292", test_42_0292 },
    { "42_0293", test_42_0293 },
    { "42_0294", test_42_0294 },
    { "42_0295", test_42_0295 },
    { "42_0296", test_42_0296 },
    { "42_0297", test_42_0297 },
    { "42_0298", test_42_0298 },
    { "42_0299", test_42_0299 },
    { "42_029A", test_42_029A },
    { "42_029B", test_42_029B },
    { "42_029C", test_42_029C },
    { "42_029D", test_42_029D },
    { "42_029E", test_42_029E },
    { "42_029F", test_42_029F },
    { "42_02A0", test_42_02A0 },
    { "42_02A1", test_42_02A1 },
    { "42_02A2", test_42_02A2 },
    { "42_02A3", test_42_02A3 },
    { "42_02A4", test_42_02A4 },
    { "42_02A5", test_42_02A5 },
    { "42_02A6", test_42_02A6 },
    { "42_02A7", test_42_02A7 },
    { "42_02A8", test_42_02A8 },
    { "42_02A9", test_42_02A9 },
    { "42_02AA", test_42_02AA },
    { "42_02AB", test_42_02AB },
    { "42_02AC", test_42_02AC },
    { "42_02AD", test_42_02AD },
    { "42_02AE", test_42_02AE },
    { "42_02AF", test_42_02AF },
    { "42_02B0", test_42_02B0 },
    { "42_02B1", test_42_02B1 },
    { "42_02B2", test_42_02B2 },
    { "42_02B3", test_42_02B3 },
    { "42_02B4", test_42_02B4 },
    { "42_02B5", test_42_02B5 },
    { "42_02B6", test_42_02B6 },
    { "42_02B7", test_42_02B7 },
    { "42_02B8", test_42_02B8 },
    { "42_02B9", test_42_02B9 },
    { "42_02BA", test_42_02BA },
    { "42_02BB", test_42_02BB },
    { "42_02BC", test_42_02BC },
    { "42_02BD", test_42_02BD },
    { "42_02BE", test_42_02BE },
    { "42_02BF", test_42_02BF },
    { "42_02C0", test_42_02C0 },
    { "42_02C1", test_42_02C1 },
    { "42_02C2", test_42_02C2 },
    { "42_02C3", test_42_02C3 },
    { "42_02C4", test_42_02C4 },
    { "42_02C5", test_42_02C5 },
    { "42_02C6", test_42_02C6 },
    { "42_02C7", test_42_02C7 },
    { "42_02C8", test_42_02C8 },
    { "42_02C9", test_42_02C9 },
    { "42_02CA", test_42_02CA },
    { "42_02CB", test_42_02CB },
    { "42_02CC", test_42_02CC },
    { "42_02CD", test_42_02CD },
    { "42_02CE", test_42_02CE },
    { "42_02CF", test_42_02CF },
    { "42_02D0", test_42_02D0 },
    { "42_02D1", test_42_02D1 },
    { "42_02D2", test_42_02D2 },
    { "42_02D3", test_42_02D3 },
    { "42_02D4", test_42_02D4 },
    { "42_02D5", test_42_02D5 },
    { "42_02D6", test_42_02D6 },
    { "42_02D7", test_42_02D7 },
    { "42_02D8", test_42_02D8 },
    { "42_02D9", test_42_02D9 },
    { "42_02DA", test_42_02DA },
    { "42_02DB", test_42_02DB },
    { "42_02DC", test_42_02DC },
    { "42_02DD", test_42_02DD },
    { "42_02DE", test_42_02DE },
    { "42_02DF", test_42_02DF },
    { "42_02E0", test_42_02E0 },
    { "42_02E1", test_42_02E1 },
    { "42_02E2", test_42_02E2 },
    { "42_02E3", test_42_02E3 },
    { "42_02E4", test_42_02E4 },
    { "42_02E5", test_42_02E5 },
    { "42_02E6", test_42_02E6 },
    { "42_02E7", test_42_02E7 },
    { "42_02E8", test_42_02E8 },
    { "42_02E9", test_42_02E9 },
    { "42_02EA", test_42_02EA },
    { "42_02EB", test_42_02EB },
    { "42_02EC", test_42_02EC },
    { "42_02ED", test_42_02ED },
    { "42_02EE", test_42_02EE },
    { "42_02EF", test_42_02EF },
    { "42_02F0", test_42_02F0 },
    { "42_02F1", test_42_02F1 },
    { "42_02F2", test_42_02F2 },
    { "42_02F3", test_42_02F3 },
    { "42_02F4", test_42_02F4 },
    { "42_02F5", test_42_02F5 },
    { "42_02F6", test_42_02F6 },
    { "42_02F7", test_42_02F7 },
    { "42_02F8", test_42_02F8 },
    { "42_02F9", test_42_02F9 },
    { "42_02FA", test_42_02FA },
    { "42_02FB", test_42_02FB },
    { "42_02FC", test_42_02FC },
    { "42_02FD", test_42_02FD },
    { "42_02FE", test_42_02FE },
    { "42_02FF", test_42_02FF },
    { "42_0300", test_42_0300 },
    { "42_0301", test_42_0301 },
    { "42_0302", test_42_0302 },
    { "42_0303", test_42_0303 },
    { "42_0304", test_42_0304 },
    { "42_0305", test_42_0305 },
    { "42_0306", test_42_0306 },
    { "42_0307", test_42_0307 },
    { "42_0308", test_42_0308 },
    { "42_0309", test_42_0309 },
    { "42_030A", test_42_030A },
    { "42_030B", test_42_030B },
    { "42_030C", test_42_030C },
    { "42_030D", test_42_030D },
    { "42_030E", test_42_030E },
    { "42_030F", test_42_030F },
    { "42_0310", test_42_0310 },
    { "42_0311", test_42_0311 },
    { "42_0312", test_42_0312 },
    { "42_0313", test_42_0313 },
    { "42_0314", test_42_0314 },
    { "42_0315", test_42_0315 },
    { "42_0316", test_42_0316 },
    { "42_0317", test_42_0317 },
    { "42_0318", test_42_0318 },
    { "42_0319", test_42_0319 },
    { "42_031A", test_42_031A },
    { "42_031B", test_42_031B },
    { "42_031C", test_42_031C },
    { "42_031D", test_42_031D },
    { "42_031E", test_42_031E },
    { "42_031F", test_42_031F },
    { "42_0320", test_42_0320 },
    { "42_0321", test_42_0321 },
    { "42_0322", test_42_0322 },
    { "42_0323", test_42_0323 },
    { "42_0324", test_42_0324 },
    { "42_0325", test_42_0325 },
    { "42_0326", test_42_0326 },
    { "42_0327", test_42_0327 },
    { "42_0328", test_42_0328 },
    { "42_0329", test_42_0329 },
    { "42_032A", test_42_032A },
    { "42_032B", test_42_032B },
    { "42_032C", test_42_032C },
    { "42_032D", test_42_032D },
    { "42_032E", test_42_032E },
    { "42_032F", test_42_032F },
    { "42_0330", test_42_0330 },
    { "42_0331", test_42_0331 },
    { "42_0332", test_42_0332 },
    { "42_0333", test_42_0333 },
    { "42_0334", test_42_0334 },
    { "42_0335", test_42_0335 },
    { "42_0336", test_42_0336 },
    { "42_0337", test_42_0337 },
    { "42_0338", test_42_0338 },
    { "42_0339", test_42_0339 },
    { "42_033A", test_42_033A },
    { "42_033B", test_42_033B },
    { "42_033C", test_42_033C },
    { "42_033D", test_42_033D },
    { "42_033E", test_42_033E },
    { "42_033F", test_42_033F },
    { "42_0340", test_42_0340 },
    { "42_0341", test_42_0341 },
    { "42_0342", test_42_0342 },
    { "42_0343", test_42_0343 },
    { "42_0344", test_42_0344 },
    { "42_0345", test_42_0345 },
    { "42_0346", test_42_0346 },
    { "42_0347", test_42_0347 },
    { "42_0348", test_42_0348 },
    { "42_0349", test_42_0349 },
    { "42_034A", test_42_034A },
    { "42_034B", test_42_034B },
    { "42_034C", test_42_034C },
    { "42_034D", test_42_034D },
    { "42_034E", test_42_034E },
    { "42_034F", test_42_034F },
    { "42_0350", test_42_0350 },
    { "42_0351", test_42_0351 },
    { "42_0352", test_42_0352 },
    { "42_0353", test_42_0353 },
    { "42_0354", test_42_0354 },
    { "42_0355", test_42_0355 },
    { "42_0356", test_42_0356 },
    { "42_0357", test_42_0357 },
    { "42_0358", test_42_0358 },
    { "42_0359", test_42_0359 },
    { "42_035A", test_42_035A },
    { "42_035B", test_42_035B },
    { "42_035C", test_42_035C },
    { "42_035D", test_42_035D },
    { "42_035E", test_42_035E },
    { "42_035F", test_42_035F },
    { "42_0360", test_42_0360 },
    { "42_0361", test_42_0361 },
    { "42_0362", test_42_0362 },
    { "42_0363", test_42_0363 },
    { "42_0364", test_42_0364 },
    { "42_0365", test_42_0365 },
    { "42_0366", test_42_0366 },
    { "42_0367", test_42_0367 },
    { "42_0368", test_42_0368 },
    { "42_0369", test_42_0369 },
    { "42_036A", test_42_036A },
    { "42_036B", test_42_036B },
    { "42_036C", test_42_036C },
    { "42_036D", test_42_036D },
    { "42_036E", test_42_036E },
    { "42_036F", test_42_036F },
    { "42_0370", test_42_0370 },
    { "42_0371", test_42_0371 },
    { "42_0372", test_42_0372 },
    { "42_0373", test_42_0373 },
    { "42_0374", test_42_0374 },
    { "42_0375", test_42_0375 },
    { "42_0376", test_42_0376 },
    { "42_0377", test_42_0377 },
    { "42_0378", test_42_0378 },
    { "42_0379", test_42_0379 },
    { "42_037A", test_42_037A },
    { "42_037B", test_42_037B },
    { "42_037C", test_42_037C },
    { "42_037D", test_42_037D },
    { "42_037E", test_42_037E },
    { "42_037F", test_42_037F },
    { "42_0380", test_42_0380 },
    { "42_0381", test_42_0381 },
    { "42_0382", test_42_0382 },
    { "42_0383", test_42_0383 },
    { "42_0384", test_42_0384 },
    { "42_0385", test_42_0385 },
    { "42_0386", test_42_0386 },
    { "42_0387", test_42_0387 },
    { "42_0388", test_42_0388 },
    { "42_0389", test_42_0389 },
    { "42_038A", test_42_038A },
    { "42_038B", test_42_038B },
    { "42_038C", test_42_038C },
    { "42_038D", test_42_038D },
    { "42_038E", test_42_038E },
    { "42_038F", test_42_038F },
    { "42_0390", test_42_0390 },
    { "42_0391", test_42_0391 },
    { "42_0392", test_42_0392 },
    { "42_0393", test_42_0393 },
    { "42_0394", test_42_0394 },
    { "42_0395", test_42_0395 },
    { "42_0396", test_42_0396 },
    { "42_0397", test_42_0397 },
    { "42_0398", test_42_0398 },
    { "42_0399", test_42_0399 },
    { "42_039A", test_42_039A },
    { "42_039B", test_42_039B },
    { "42_039C", test_42_039C },
    { "42_039D", test_42_039D },
    { "42_039E", test_42_039E },
    { "42_039F", test_42_039F },
    { "42_03A0", test_42_03A0 },
    { "42_03A1", test_42_03A1 },
    { "42_03A2", test_42_03A2 },
    { "42_03A3", test_42_03A3 },
    { "42_03A4", test_42_03A4 },
    { "42_03A5", test_42_03A5 },
    { "42_03A6", test_42_03A6 },
    { "42_03A7", test_42_03A7 },
    { "42_03A8", test_42_03A8 },
    { "42_03A9", test_42_03A9 },
    { "42_03AA", test_42_03AA },
    { "42_03AB", test_42_03AB },
    { "42_03AC", test_42_03AC },
    { "42_03AD", test_42_03AD },
    { "42_03AE", test_42_03AE },
    { "42_03AF", test_42_03AF },
    { "42_03B0", test_42_03B0 },
    { "42_03B1", test_42_03B1 },
    { "42_03B2", test_42_03B2 },
    { "42_03B3", test_42_03B3 },
    { "42_03B4", test_42_03B4 },
    { "42_03B5", test_42_03B5 },
    { "42_03B6", test_42_03B6 },
    { "42_03B7", test_42_03B7 },
    { "42_03B8", test_42_03B8 },
    { "42_03B9", test_42_03B9 },
    { "42_03BA", test_42_03BA },
    { "42_03BB", test_42_03BB },
    { "42_03BC", test_42_03BC },
    { "42_03BD", test_42_03BD },
    { "42_03BE", test_42_03BE },
    { "42_03BF", test_42_03BF },
    { "42_03C0", test_42_03C0 },
    { "42_03C1", test_42_03C1 },
    { "42_03C2", test_42_03C2 },
    { "42_03C3", test_42_03C3 },
    { "42_03C4", test_42_03C4 },
    { "42_03C5", test_42_03C5 },
    { "42_03C6", test_42_03C6 },
    { "42_03C7", test_42_03C7 },
    { "42_03C8", test_42_03C8 },
    { "42_03C9", test_42_03C9 },
    { "42_03CA", test_42_03CA },
    { "42_03CB", test_42_03CB },
    { "42_03CC", test_42_03CC },
    { "42_03CD", test_42_03CD },
    { "42_03CE", test_42_03CE },
    { "42_03CF", test_42_03CF },
    { "42_03D0", test_42_03D0 },
    { "42_03D1", test_42_03D1 },
    { "42_03D2", test_42_03D2 },
    { "42_03D3", test_42_03D3 },
    { "42_03D4", test_42_03D4 },
    { "42_03D5", test_42_03D5 },
    { "42_03D6", test_42_03D6 },
    { "42_03D7", test_42_03D7 },
    { "42_03D8", test_42_03D8 },
    { "42_03D9", test_42_03D9 },
    { "42_03DA", test_42_03DA },
    { "42_03DB", test_42_03DB },
    { "42_03DC", test_42_03DC },
    { "42_03DD", test_42_03DD },
    { "42_03DE", test_42_03DE },
    { "42_03DF", test_42_03DF },
    { "42_03E0", test_42_03E0 },
    { "42_03E1", test_42_03E1 },
    { "42_03E2", test_42_03E2 },
    { "42_03E3", test_42_03E3 },
    { "42_03E4", test_42_03E4 },
    { "42_03E5", test_42_03E5 },
    { "42_03E6", test_42_03E6 },
    { "42_03E7", test_42_03E7 },
    {NULL, NULL}
};

void test_42_0000()
{
    if (skip_test_42_0000)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x05B8);
    WriteRegisterWord(RegisterType::SP, 0x0FE6);
    WriteRegisterByte(RegisterType::A, 0x74);
    WriteRegisterByte(RegisterType::B, 0xBD);
    WriteRegisterByte(RegisterType::C, 0x43);
    WriteRegisterByte(RegisterType::D, 0x50);
    WriteRegisterByte(RegisterType::E, 0xC6);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xB5);
    WriteRegisterByte(RegisterType::L, 0xE1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x05B8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x74);
    CheckRegisterByte(RegisterType::B, 0x50);
    CheckRegisterByte(RegisterType::C, 0x43);
    CheckRegisterByte(RegisterType::D, 0x50);
    CheckRegisterByte(RegisterType::E, 0xC6);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xB5);
    CheckRegisterByte(RegisterType::L, 0xE1);
    WriteRegisterWord(RegisterType::PC, 0x05B9);
    WriteRegisterWord(RegisterType::SP, 0x0FE6);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x05B8, 0x42);
}

void test_42_0001()
{
    if (skip_test_42_0001)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2A34);
    WriteRegisterWord(RegisterType::SP, 0x5A95);
    WriteRegisterByte(RegisterType::A, 0x39);
    WriteRegisterByte(RegisterType::B, 0xA7);
    WriteRegisterByte(RegisterType::C, 0xB9);
    WriteRegisterByte(RegisterType::D, 0x8B);
    WriteRegisterByte(RegisterType::E, 0x88);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x4E);
    WriteRegisterByte(RegisterType::L, 0x2A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2A34, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x39);
    CheckRegisterByte(RegisterType::B, 0x8B);
    CheckRegisterByte(RegisterType::C, 0xB9);
    CheckRegisterByte(RegisterType::D, 0x8B);
    CheckRegisterByte(RegisterType::E, 0x88);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x4E);
    CheckRegisterByte(RegisterType::L, 0x2A);
    WriteRegisterWord(RegisterType::PC, 0x2A35);
    WriteRegisterWord(RegisterType::SP, 0x5A95);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2A34, 0x42);
}

void test_42_0002()
{
    if (skip_test_42_0002)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC9FA);
    WriteRegisterWord(RegisterType::SP, 0x5A05);
    WriteRegisterByte(RegisterType::A, 0x87);
    WriteRegisterByte(RegisterType::B, 0x19);
    WriteRegisterByte(RegisterType::C, 0x83);
    WriteRegisterByte(RegisterType::D, 0x6B);
    WriteRegisterByte(RegisterType::E, 0xB8);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x7E);
    WriteRegisterByte(RegisterType::L, 0xD2);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC9FA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x87);
    CheckRegisterByte(RegisterType::B, 0x6B);
    CheckRegisterByte(RegisterType::C, 0x83);
    CheckRegisterByte(RegisterType::D, 0x6B);
    CheckRegisterByte(RegisterType::E, 0xB8);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x7E);
    CheckRegisterByte(RegisterType::L, 0xD2);
    WriteRegisterWord(RegisterType::PC, 0xC9FB);
    WriteRegisterWord(RegisterType::SP, 0x5A05);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC9FA, 0x42);
}

void test_42_0003()
{
    if (skip_test_42_0003)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF481);
    WriteRegisterWord(RegisterType::SP, 0xE4EC);
    WriteRegisterByte(RegisterType::A, 0x16);
    WriteRegisterByte(RegisterType::B, 0x38);
    WriteRegisterByte(RegisterType::C, 0x4A);
    WriteRegisterByte(RegisterType::D, 0x52);
    WriteRegisterByte(RegisterType::E, 0x73);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xC9);
    WriteRegisterByte(RegisterType::L, 0x52);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF481, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x16);
    CheckRegisterByte(RegisterType::B, 0x52);
    CheckRegisterByte(RegisterType::C, 0x4A);
    CheckRegisterByte(RegisterType::D, 0x52);
    CheckRegisterByte(RegisterType::E, 0x73);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xC9);
    CheckRegisterByte(RegisterType::L, 0x52);
    WriteRegisterWord(RegisterType::PC, 0xF482);
    WriteRegisterWord(RegisterType::SP, 0xE4EC);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF481, 0x42);
}

void test_42_0004()
{
    if (skip_test_42_0004)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8704);
    WriteRegisterWord(RegisterType::SP, 0xA8BE);
    WriteRegisterByte(RegisterType::A, 0x27);
    WriteRegisterByte(RegisterType::B, 0x8C);
    WriteRegisterByte(RegisterType::C, 0xA3);
    WriteRegisterByte(RegisterType::D, 0x98);
    WriteRegisterByte(RegisterType::E, 0xD4);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x09);
    WriteRegisterByte(RegisterType::L, 0xAF);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8704, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x27);
    CheckRegisterByte(RegisterType::B, 0x98);
    CheckRegisterByte(RegisterType::C, 0xA3);
    CheckRegisterByte(RegisterType::D, 0x98);
    CheckRegisterByte(RegisterType::E, 0xD4);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x09);
    CheckRegisterByte(RegisterType::L, 0xAF);
    WriteRegisterWord(RegisterType::PC, 0x8705);
    WriteRegisterWord(RegisterType::SP, 0xA8BE);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8704, 0x42);
}

void test_42_0005()
{
    if (skip_test_42_0005)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x48E8);
    WriteRegisterWord(RegisterType::SP, 0x075D);
    WriteRegisterByte(RegisterType::A, 0xCC);
    WriteRegisterByte(RegisterType::B, 0x09);
    WriteRegisterByte(RegisterType::C, 0x38);
    WriteRegisterByte(RegisterType::D, 0xBA);
    WriteRegisterByte(RegisterType::E, 0xD9);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x8D);
    WriteRegisterByte(RegisterType::L, 0x9B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x48E8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCC);
    CheckRegisterByte(RegisterType::B, 0xBA);
    CheckRegisterByte(RegisterType::C, 0x38);
    CheckRegisterByte(RegisterType::D, 0xBA);
    CheckRegisterByte(RegisterType::E, 0xD9);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x8D);
    CheckRegisterByte(RegisterType::L, 0x9B);
    WriteRegisterWord(RegisterType::PC, 0x48E9);
    WriteRegisterWord(RegisterType::SP, 0x075D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x48E8, 0x42);
}

void test_42_0006()
{
    if (skip_test_42_0006)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x209B);
    WriteRegisterWord(RegisterType::SP, 0x28C0);
    WriteRegisterByte(RegisterType::A, 0xF9);
    WriteRegisterByte(RegisterType::B, 0x0A);
    WriteRegisterByte(RegisterType::C, 0x32);
    WriteRegisterByte(RegisterType::D, 0xD0);
    WriteRegisterByte(RegisterType::E, 0x68);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xA9);
    WriteRegisterByte(RegisterType::L, 0xD8);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x209B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF9);
    CheckRegisterByte(RegisterType::B, 0xD0);
    CheckRegisterByte(RegisterType::C, 0x32);
    CheckRegisterByte(RegisterType::D, 0xD0);
    CheckRegisterByte(RegisterType::E, 0x68);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xA9);
    CheckRegisterByte(RegisterType::L, 0xD8);
    WriteRegisterWord(RegisterType::PC, 0x209C);
    WriteRegisterWord(RegisterType::SP, 0x28C0);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x209B, 0x42);
}

void test_42_0007()
{
    if (skip_test_42_0007)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB01A);
    WriteRegisterWord(RegisterType::SP, 0xA050);
    WriteRegisterByte(RegisterType::A, 0x60);
    WriteRegisterByte(RegisterType::B, 0x25);
    WriteRegisterByte(RegisterType::C, 0x29);
    WriteRegisterByte(RegisterType::D, 0x44);
    WriteRegisterByte(RegisterType::E, 0xE5);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xEE);
    WriteRegisterByte(RegisterType::L, 0x74);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB01A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x60);
    CheckRegisterByte(RegisterType::B, 0x44);
    CheckRegisterByte(RegisterType::C, 0x29);
    CheckRegisterByte(RegisterType::D, 0x44);
    CheckRegisterByte(RegisterType::E, 0xE5);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xEE);
    CheckRegisterByte(RegisterType::L, 0x74);
    WriteRegisterWord(RegisterType::PC, 0xB01B);
    WriteRegisterWord(RegisterType::SP, 0xA050);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB01A, 0x42);
}

void test_42_0008()
{
    if (skip_test_42_0008)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFD64);
    WriteRegisterWord(RegisterType::SP, 0xEBEE);
    WriteRegisterByte(RegisterType::A, 0x24);
    WriteRegisterByte(RegisterType::B, 0x88);
    WriteRegisterByte(RegisterType::C, 0x5D);
    WriteRegisterByte(RegisterType::D, 0x15);
    WriteRegisterByte(RegisterType::E, 0x1E);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x35);
    WriteRegisterByte(RegisterType::L, 0x2D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xFD64, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x24);
    CheckRegisterByte(RegisterType::B, 0x15);
    CheckRegisterByte(RegisterType::C, 0x5D);
    CheckRegisterByte(RegisterType::D, 0x15);
    CheckRegisterByte(RegisterType::E, 0x1E);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x35);
    CheckRegisterByte(RegisterType::L, 0x2D);
    WriteRegisterWord(RegisterType::PC, 0xFD65);
    WriteRegisterWord(RegisterType::SP, 0xEBEE);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFD64, 0x42);
}

void test_42_0009()
{
    if (skip_test_42_0009)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF077);
    WriteRegisterWord(RegisterType::SP, 0x39CE);
    WriteRegisterByte(RegisterType::A, 0x2C);
    WriteRegisterByte(RegisterType::B, 0xC2);
    WriteRegisterByte(RegisterType::C, 0x73);
    WriteRegisterByte(RegisterType::D, 0x57);
    WriteRegisterByte(RegisterType::E, 0x76);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x17);
    WriteRegisterByte(RegisterType::L, 0xE0);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF077, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2C);
    CheckRegisterByte(RegisterType::B, 0x57);
    CheckRegisterByte(RegisterType::C, 0x73);
    CheckRegisterByte(RegisterType::D, 0x57);
    CheckRegisterByte(RegisterType::E, 0x76);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x17);
    CheckRegisterByte(RegisterType::L, 0xE0);
    WriteRegisterWord(RegisterType::PC, 0xF078);
    WriteRegisterWord(RegisterType::SP, 0x39CE);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF077, 0x42);
}

void test_42_000A()
{
    if (skip_test_42_000A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEB5A);
    WriteRegisterWord(RegisterType::SP, 0x9B72);
    WriteRegisterByte(RegisterType::A, 0x76);
    WriteRegisterByte(RegisterType::B, 0x43);
    WriteRegisterByte(RegisterType::C, 0x89);
    WriteRegisterByte(RegisterType::D, 0x0C);
    WriteRegisterByte(RegisterType::E, 0x55);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x8B);
    WriteRegisterByte(RegisterType::L, 0x66);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xEB5A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x76);
    CheckRegisterByte(RegisterType::B, 0x0C);
    CheckRegisterByte(RegisterType::C, 0x89);
    CheckRegisterByte(RegisterType::D, 0x0C);
    CheckRegisterByte(RegisterType::E, 0x55);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x8B);
    CheckRegisterByte(RegisterType::L, 0x66);
    WriteRegisterWord(RegisterType::PC, 0xEB5B);
    WriteRegisterWord(RegisterType::SP, 0x9B72);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xEB5A, 0x42);
}

void test_42_000B()
{
    if (skip_test_42_000B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3236);
    WriteRegisterWord(RegisterType::SP, 0x7041);
    WriteRegisterByte(RegisterType::A, 0x97);
    WriteRegisterByte(RegisterType::B, 0x62);
    WriteRegisterByte(RegisterType::C, 0x72);
    WriteRegisterByte(RegisterType::D, 0x00);
    WriteRegisterByte(RegisterType::E, 0xF4);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x9C);
    WriteRegisterByte(RegisterType::L, 0xF8);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3236, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x97);
    CheckRegisterByte(RegisterType::B, 0x00);
    CheckRegisterByte(RegisterType::C, 0x72);
    CheckRegisterByte(RegisterType::D, 0x00);
    CheckRegisterByte(RegisterType::E, 0xF4);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x9C);
    CheckRegisterByte(RegisterType::L, 0xF8);
    WriteRegisterWord(RegisterType::PC, 0x3237);
    WriteRegisterWord(RegisterType::SP, 0x7041);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3236, 0x42);
}

void test_42_000C()
{
    if (skip_test_42_000C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2E37);
    WriteRegisterWord(RegisterType::SP, 0xFD0C);
    WriteRegisterByte(RegisterType::A, 0xD5);
    WriteRegisterByte(RegisterType::B, 0x57);
    WriteRegisterByte(RegisterType::C, 0x3A);
    WriteRegisterByte(RegisterType::D, 0x51);
    WriteRegisterByte(RegisterType::E, 0x10);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x2E);
    WriteRegisterByte(RegisterType::L, 0xFC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2E37, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD5);
    CheckRegisterByte(RegisterType::B, 0x51);
    CheckRegisterByte(RegisterType::C, 0x3A);
    CheckRegisterByte(RegisterType::D, 0x51);
    CheckRegisterByte(RegisterType::E, 0x10);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x2E);
    CheckRegisterByte(RegisterType::L, 0xFC);
    WriteRegisterWord(RegisterType::PC, 0x2E38);
    WriteRegisterWord(RegisterType::SP, 0xFD0C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2E37, 0x42);
}

void test_42_000D()
{
    if (skip_test_42_000D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x20A0);
    WriteRegisterWord(RegisterType::SP, 0x2F87);
    WriteRegisterByte(RegisterType::A, 0xC5);
    WriteRegisterByte(RegisterType::B, 0x69);
    WriteRegisterByte(RegisterType::C, 0xC0);
    WriteRegisterByte(RegisterType::D, 0xD0);
    WriteRegisterByte(RegisterType::E, 0x88);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x74);
    WriteRegisterByte(RegisterType::L, 0xDA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x20A0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC5);
    CheckRegisterByte(RegisterType::B, 0xD0);
    CheckRegisterByte(RegisterType::C, 0xC0);
    CheckRegisterByte(RegisterType::D, 0xD0);
    CheckRegisterByte(RegisterType::E, 0x88);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x74);
    CheckRegisterByte(RegisterType::L, 0xDA);
    WriteRegisterWord(RegisterType::PC, 0x20A1);
    WriteRegisterWord(RegisterType::SP, 0x2F87);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x20A0, 0x42);
}

void test_42_000E()
{
    if (skip_test_42_000E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC60A);
    WriteRegisterWord(RegisterType::SP, 0x5886);
    WriteRegisterByte(RegisterType::A, 0x09);
    WriteRegisterByte(RegisterType::B, 0x69);
    WriteRegisterByte(RegisterType::C, 0xD5);
    WriteRegisterByte(RegisterType::D, 0xCD);
    WriteRegisterByte(RegisterType::E, 0x2C);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xCB);
    WriteRegisterByte(RegisterType::L, 0x24);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC60A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x09);
    CheckRegisterByte(RegisterType::B, 0xCD);
    CheckRegisterByte(RegisterType::C, 0xD5);
    CheckRegisterByte(RegisterType::D, 0xCD);
    CheckRegisterByte(RegisterType::E, 0x2C);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xCB);
    CheckRegisterByte(RegisterType::L, 0x24);
    WriteRegisterWord(RegisterType::PC, 0xC60B);
    WriteRegisterWord(RegisterType::SP, 0x5886);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC60A, 0x42);
}

void test_42_000F()
{
    if (skip_test_42_000F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA9E0);
    WriteRegisterWord(RegisterType::SP, 0xA93D);
    WriteRegisterByte(RegisterType::A, 0xE8);
    WriteRegisterByte(RegisterType::B, 0xA8);
    WriteRegisterByte(RegisterType::C, 0x42);
    WriteRegisterByte(RegisterType::D, 0x8E);
    WriteRegisterByte(RegisterType::E, 0x28);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xE6);
    WriteRegisterByte(RegisterType::L, 0x49);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA9E0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE8);
    CheckRegisterByte(RegisterType::B, 0x8E);
    CheckRegisterByte(RegisterType::C, 0x42);
    CheckRegisterByte(RegisterType::D, 0x8E);
    CheckRegisterByte(RegisterType::E, 0x28);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xE6);
    CheckRegisterByte(RegisterType::L, 0x49);
    WriteRegisterWord(RegisterType::PC, 0xA9E1);
    WriteRegisterWord(RegisterType::SP, 0xA93D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA9E0, 0x42);
}

void test_42_0010()
{
    if (skip_test_42_0010)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3848);
    WriteRegisterWord(RegisterType::SP, 0x2442);
    WriteRegisterByte(RegisterType::A, 0xBD);
    WriteRegisterByte(RegisterType::B, 0x97);
    WriteRegisterByte(RegisterType::C, 0x23);
    WriteRegisterByte(RegisterType::D, 0x11);
    WriteRegisterByte(RegisterType::E, 0x67);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xE8);
    WriteRegisterByte(RegisterType::L, 0xA0);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3848, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBD);
    CheckRegisterByte(RegisterType::B, 0x11);
    CheckRegisterByte(RegisterType::C, 0x23);
    CheckRegisterByte(RegisterType::D, 0x11);
    CheckRegisterByte(RegisterType::E, 0x67);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xE8);
    CheckRegisterByte(RegisterType::L, 0xA0);
    WriteRegisterWord(RegisterType::PC, 0x3849);
    WriteRegisterWord(RegisterType::SP, 0x2442);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3848, 0x42);
}

void test_42_0011()
{
    if (skip_test_42_0011)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCC2E);
    WriteRegisterWord(RegisterType::SP, 0xF1DB);
    WriteRegisterByte(RegisterType::A, 0xFF);
    WriteRegisterByte(RegisterType::B, 0x25);
    WriteRegisterByte(RegisterType::C, 0x1D);
    WriteRegisterByte(RegisterType::D, 0xDF);
    WriteRegisterByte(RegisterType::E, 0x6B);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x54);
    WriteRegisterByte(RegisterType::L, 0x3B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCC2E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFF);
    CheckRegisterByte(RegisterType::B, 0xDF);
    CheckRegisterByte(RegisterType::C, 0x1D);
    CheckRegisterByte(RegisterType::D, 0xDF);
    CheckRegisterByte(RegisterType::E, 0x6B);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x54);
    CheckRegisterByte(RegisterType::L, 0x3B);
    WriteRegisterWord(RegisterType::PC, 0xCC2F);
    WriteRegisterWord(RegisterType::SP, 0xF1DB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xCC2E, 0x42);
}

void test_42_0012()
{
    if (skip_test_42_0012)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x85A1);
    WriteRegisterWord(RegisterType::SP, 0xFB2E);
    WriteRegisterByte(RegisterType::A, 0xE3);
    WriteRegisterByte(RegisterType::B, 0xFF);
    WriteRegisterByte(RegisterType::C, 0x1A);
    WriteRegisterByte(RegisterType::D, 0x5C);
    WriteRegisterByte(RegisterType::E, 0x2C);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xB2);
    WriteRegisterByte(RegisterType::L, 0x7B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x85A1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE3);
    CheckRegisterByte(RegisterType::B, 0x5C);
    CheckRegisterByte(RegisterType::C, 0x1A);
    CheckRegisterByte(RegisterType::D, 0x5C);
    CheckRegisterByte(RegisterType::E, 0x2C);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xB2);
    CheckRegisterByte(RegisterType::L, 0x7B);
    WriteRegisterWord(RegisterType::PC, 0x85A2);
    WriteRegisterWord(RegisterType::SP, 0xFB2E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x85A1, 0x42);
}

void test_42_0013()
{
    if (skip_test_42_0013)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x244C);
    WriteRegisterWord(RegisterType::SP, 0xDD0D);
    WriteRegisterByte(RegisterType::A, 0xC1);
    WriteRegisterByte(RegisterType::B, 0xB7);
    WriteRegisterByte(RegisterType::C, 0x76);
    WriteRegisterByte(RegisterType::D, 0xA2);
    WriteRegisterByte(RegisterType::E, 0x54);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x39);
    WriteRegisterByte(RegisterType::L, 0x0E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x244C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC1);
    CheckRegisterByte(RegisterType::B, 0xA2);
    CheckRegisterByte(RegisterType::C, 0x76);
    CheckRegisterByte(RegisterType::D, 0xA2);
    CheckRegisterByte(RegisterType::E, 0x54);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x39);
    CheckRegisterByte(RegisterType::L, 0x0E);
    WriteRegisterWord(RegisterType::PC, 0x244D);
    WriteRegisterWord(RegisterType::SP, 0xDD0D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x244C, 0x42);
}

void test_42_0014()
{
    if (skip_test_42_0014)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEFC3);
    WriteRegisterWord(RegisterType::SP, 0x494C);
    WriteRegisterByte(RegisterType::A, 0x6F);
    WriteRegisterByte(RegisterType::B, 0x48);
    WriteRegisterByte(RegisterType::C, 0xBD);
    WriteRegisterByte(RegisterType::D, 0x1F);
    WriteRegisterByte(RegisterType::E, 0x05);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xD5);
    WriteRegisterByte(RegisterType::L, 0xFE);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xEFC3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6F);
    CheckRegisterByte(RegisterType::B, 0x1F);
    CheckRegisterByte(RegisterType::C, 0xBD);
    CheckRegisterByte(RegisterType::D, 0x1F);
    CheckRegisterByte(RegisterType::E, 0x05);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xD5);
    CheckRegisterByte(RegisterType::L, 0xFE);
    WriteRegisterWord(RegisterType::PC, 0xEFC4);
    WriteRegisterWord(RegisterType::SP, 0x494C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xEFC3, 0x42);
}

void test_42_0015()
{
    if (skip_test_42_0015)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x53AB);
    WriteRegisterWord(RegisterType::SP, 0x1625);
    WriteRegisterByte(RegisterType::A, 0x9D);
    WriteRegisterByte(RegisterType::B, 0xA6);
    WriteRegisterByte(RegisterType::C, 0xFC);
    WriteRegisterByte(RegisterType::D, 0x4B);
    WriteRegisterByte(RegisterType::E, 0x13);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xBE);
    WriteRegisterByte(RegisterType::L, 0x79);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x53AB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9D);
    CheckRegisterByte(RegisterType::B, 0x4B);
    CheckRegisterByte(RegisterType::C, 0xFC);
    CheckRegisterByte(RegisterType::D, 0x4B);
    CheckRegisterByte(RegisterType::E, 0x13);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xBE);
    CheckRegisterByte(RegisterType::L, 0x79);
    WriteRegisterWord(RegisterType::PC, 0x53AC);
    WriteRegisterWord(RegisterType::SP, 0x1625);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x53AB, 0x42);
}

void test_42_0016()
{
    if (skip_test_42_0016)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB870);
    WriteRegisterWord(RegisterType::SP, 0x059A);
    WriteRegisterByte(RegisterType::A, 0x5B);
    WriteRegisterByte(RegisterType::B, 0xDD);
    WriteRegisterByte(RegisterType::C, 0x18);
    WriteRegisterByte(RegisterType::D, 0x39);
    WriteRegisterByte(RegisterType::E, 0xFB);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xF1);
    WriteRegisterByte(RegisterType::L, 0x1D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB870, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5B);
    CheckRegisterByte(RegisterType::B, 0x39);
    CheckRegisterByte(RegisterType::C, 0x18);
    CheckRegisterByte(RegisterType::D, 0x39);
    CheckRegisterByte(RegisterType::E, 0xFB);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xF1);
    CheckRegisterByte(RegisterType::L, 0x1D);
    WriteRegisterWord(RegisterType::PC, 0xB871);
    WriteRegisterWord(RegisterType::SP, 0x059A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB870, 0x42);
}

void test_42_0017()
{
    if (skip_test_42_0017)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6EDF);
    WriteRegisterWord(RegisterType::SP, 0xBBDB);
    WriteRegisterByte(RegisterType::A, 0x98);
    WriteRegisterByte(RegisterType::B, 0xCD);
    WriteRegisterByte(RegisterType::C, 0x14);
    WriteRegisterByte(RegisterType::D, 0x81);
    WriteRegisterByte(RegisterType::E, 0xB7);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x5D);
    WriteRegisterByte(RegisterType::L, 0xC5);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6EDF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x98);
    CheckRegisterByte(RegisterType::B, 0x81);
    CheckRegisterByte(RegisterType::C, 0x14);
    CheckRegisterByte(RegisterType::D, 0x81);
    CheckRegisterByte(RegisterType::E, 0xB7);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x5D);
    CheckRegisterByte(RegisterType::L, 0xC5);
    WriteRegisterWord(RegisterType::PC, 0x6EE0);
    WriteRegisterWord(RegisterType::SP, 0xBBDB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6EDF, 0x42);
}

void test_42_0018()
{
    if (skip_test_42_0018)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x014C);
    WriteRegisterWord(RegisterType::SP, 0x71FB);
    WriteRegisterByte(RegisterType::A, 0x2F);
    WriteRegisterByte(RegisterType::B, 0x93);
    WriteRegisterByte(RegisterType::C, 0x0C);
    WriteRegisterByte(RegisterType::D, 0xA7);
    WriteRegisterByte(RegisterType::E, 0x47);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xF4);
    WriteRegisterByte(RegisterType::L, 0xCC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x014C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2F);
    CheckRegisterByte(RegisterType::B, 0xA7);
    CheckRegisterByte(RegisterType::C, 0x0C);
    CheckRegisterByte(RegisterType::D, 0xA7);
    CheckRegisterByte(RegisterType::E, 0x47);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xF4);
    CheckRegisterByte(RegisterType::L, 0xCC);
    WriteRegisterWord(RegisterType::PC, 0x014D);
    WriteRegisterWord(RegisterType::SP, 0x71FB);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x014C, 0x42);
}

void test_42_0019()
{
    if (skip_test_42_0019)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB12A);
    WriteRegisterWord(RegisterType::SP, 0xA97A);
    WriteRegisterByte(RegisterType::A, 0xF6);
    WriteRegisterByte(RegisterType::B, 0xB8);
    WriteRegisterByte(RegisterType::C, 0xE5);
    WriteRegisterByte(RegisterType::D, 0x76);
    WriteRegisterByte(RegisterType::E, 0xDA);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x34);
    WriteRegisterByte(RegisterType::L, 0xC0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB12A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF6);
    CheckRegisterByte(RegisterType::B, 0x76);
    CheckRegisterByte(RegisterType::C, 0xE5);
    CheckRegisterByte(RegisterType::D, 0x76);
    CheckRegisterByte(RegisterType::E, 0xDA);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x34);
    CheckRegisterByte(RegisterType::L, 0xC0);
    WriteRegisterWord(RegisterType::PC, 0xB12B);
    WriteRegisterWord(RegisterType::SP, 0xA97A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB12A, 0x42);
}

void test_42_001A()
{
    if (skip_test_42_001A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x969E);
    WriteRegisterWord(RegisterType::SP, 0xB065);
    WriteRegisterByte(RegisterType::A, 0xE6);
    WriteRegisterByte(RegisterType::B, 0x68);
    WriteRegisterByte(RegisterType::C, 0x5C);
    WriteRegisterByte(RegisterType::D, 0xFE);
    WriteRegisterByte(RegisterType::E, 0x74);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xF3);
    WriteRegisterByte(RegisterType::L, 0x20);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x969E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE6);
    CheckRegisterByte(RegisterType::B, 0xFE);
    CheckRegisterByte(RegisterType::C, 0x5C);
    CheckRegisterByte(RegisterType::D, 0xFE);
    CheckRegisterByte(RegisterType::E, 0x74);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xF3);
    CheckRegisterByte(RegisterType::L, 0x20);
    WriteRegisterWord(RegisterType::PC, 0x969F);
    WriteRegisterWord(RegisterType::SP, 0xB065);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x969E, 0x42);
}

void test_42_001B()
{
    if (skip_test_42_001B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE3FE);
    WriteRegisterWord(RegisterType::SP, 0x3B37);
    WriteRegisterByte(RegisterType::A, 0xE2);
    WriteRegisterByte(RegisterType::B, 0x0A);
    WriteRegisterByte(RegisterType::C, 0xF3);
    WriteRegisterByte(RegisterType::D, 0x51);
    WriteRegisterByte(RegisterType::E, 0xE0);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x7A);
    WriteRegisterByte(RegisterType::L, 0x57);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE3FE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE2);
    CheckRegisterByte(RegisterType::B, 0x51);
    CheckRegisterByte(RegisterType::C, 0xF3);
    CheckRegisterByte(RegisterType::D, 0x51);
    CheckRegisterByte(RegisterType::E, 0xE0);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x7A);
    CheckRegisterByte(RegisterType::L, 0x57);
    WriteRegisterWord(RegisterType::PC, 0xE3FF);
    WriteRegisterWord(RegisterType::SP, 0x3B37);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE3FE, 0x42);
}

void test_42_001C()
{
    if (skip_test_42_001C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1648);
    WriteRegisterWord(RegisterType::SP, 0x83B1);
    WriteRegisterByte(RegisterType::A, 0x20);
    WriteRegisterByte(RegisterType::B, 0x68);
    WriteRegisterByte(RegisterType::C, 0x2F);
    WriteRegisterByte(RegisterType::D, 0xD5);
    WriteRegisterByte(RegisterType::E, 0xA6);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xEE);
    WriteRegisterByte(RegisterType::L, 0x11);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1648, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x20);
    CheckRegisterByte(RegisterType::B, 0xD5);
    CheckRegisterByte(RegisterType::C, 0x2F);
    CheckRegisterByte(RegisterType::D, 0xD5);
    CheckRegisterByte(RegisterType::E, 0xA6);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xEE);
    CheckRegisterByte(RegisterType::L, 0x11);
    WriteRegisterWord(RegisterType::PC, 0x1649);
    WriteRegisterWord(RegisterType::SP, 0x83B1);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1648, 0x42);
}

void test_42_001D()
{
    if (skip_test_42_001D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1941);
    WriteRegisterWord(RegisterType::SP, 0x0631);
    WriteRegisterByte(RegisterType::A, 0xDE);
    WriteRegisterByte(RegisterType::B, 0x2F);
    WriteRegisterByte(RegisterType::C, 0xC5);
    WriteRegisterByte(RegisterType::D, 0xEB);
    WriteRegisterByte(RegisterType::E, 0x96);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xE6);
    WriteRegisterByte(RegisterType::L, 0x2F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1941, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDE);
    CheckRegisterByte(RegisterType::B, 0xEB);
    CheckRegisterByte(RegisterType::C, 0xC5);
    CheckRegisterByte(RegisterType::D, 0xEB);
    CheckRegisterByte(RegisterType::E, 0x96);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xE6);
    CheckRegisterByte(RegisterType::L, 0x2F);
    WriteRegisterWord(RegisterType::PC, 0x1942);
    WriteRegisterWord(RegisterType::SP, 0x0631);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1941, 0x42);
}

void test_42_001E()
{
    if (skip_test_42_001E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x372B);
    WriteRegisterWord(RegisterType::SP, 0x9FD7);
    WriteRegisterByte(RegisterType::A, 0x93);
    WriteRegisterByte(RegisterType::B, 0x3E);
    WriteRegisterByte(RegisterType::C, 0x1C);
    WriteRegisterByte(RegisterType::D, 0x96);
    WriteRegisterByte(RegisterType::E, 0xA6);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xFB);
    WriteRegisterByte(RegisterType::L, 0xFF);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x372B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x93);
    CheckRegisterByte(RegisterType::B, 0x96);
    CheckRegisterByte(RegisterType::C, 0x1C);
    CheckRegisterByte(RegisterType::D, 0x96);
    CheckRegisterByte(RegisterType::E, 0xA6);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xFB);
    CheckRegisterByte(RegisterType::L, 0xFF);
    WriteRegisterWord(RegisterType::PC, 0x372C);
    WriteRegisterWord(RegisterType::SP, 0x9FD7);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x372B, 0x42);
}

void test_42_001F()
{
    if (skip_test_42_001F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBEB2);
    WriteRegisterWord(RegisterType::SP, 0xDE72);
    WriteRegisterByte(RegisterType::A, 0x5B);
    WriteRegisterByte(RegisterType::B, 0x42);
    WriteRegisterByte(RegisterType::C, 0xBD);
    WriteRegisterByte(RegisterType::D, 0xA4);
    WriteRegisterByte(RegisterType::E, 0x10);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xCA);
    WriteRegisterByte(RegisterType::L, 0xD9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBEB2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5B);
    CheckRegisterByte(RegisterType::B, 0xA4);
    CheckRegisterByte(RegisterType::C, 0xBD);
    CheckRegisterByte(RegisterType::D, 0xA4);
    CheckRegisterByte(RegisterType::E, 0x10);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xCA);
    CheckRegisterByte(RegisterType::L, 0xD9);
    WriteRegisterWord(RegisterType::PC, 0xBEB3);
    WriteRegisterWord(RegisterType::SP, 0xDE72);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBEB2, 0x42);
}

void test_42_0020()
{
    if (skip_test_42_0020)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE52F);
    WriteRegisterWord(RegisterType::SP, 0x8D9C);
    WriteRegisterByte(RegisterType::A, 0xC4);
    WriteRegisterByte(RegisterType::B, 0xD8);
    WriteRegisterByte(RegisterType::C, 0xF1);
    WriteRegisterByte(RegisterType::D, 0x01);
    WriteRegisterByte(RegisterType::E, 0xE4);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x1B);
    WriteRegisterByte(RegisterType::L, 0xCF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE52F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC4);
    CheckRegisterByte(RegisterType::B, 0x01);
    CheckRegisterByte(RegisterType::C, 0xF1);
    CheckRegisterByte(RegisterType::D, 0x01);
    CheckRegisterByte(RegisterType::E, 0xE4);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x1B);
    CheckRegisterByte(RegisterType::L, 0xCF);
    WriteRegisterWord(RegisterType::PC, 0xE530);
    WriteRegisterWord(RegisterType::SP, 0x8D9C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE52F, 0x42);
}

void test_42_0021()
{
    if (skip_test_42_0021)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4B38);
    WriteRegisterWord(RegisterType::SP, 0xF3BB);
    WriteRegisterByte(RegisterType::A, 0x3D);
    WriteRegisterByte(RegisterType::B, 0xC0);
    WriteRegisterByte(RegisterType::C, 0x18);
    WriteRegisterByte(RegisterType::D, 0x89);
    WriteRegisterByte(RegisterType::E, 0x3C);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x00);
    WriteRegisterByte(RegisterType::L, 0x3C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4B38, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3D);
    CheckRegisterByte(RegisterType::B, 0x89);
    CheckRegisterByte(RegisterType::C, 0x18);
    CheckRegisterByte(RegisterType::D, 0x89);
    CheckRegisterByte(RegisterType::E, 0x3C);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x00);
    CheckRegisterByte(RegisterType::L, 0x3C);
    WriteRegisterWord(RegisterType::PC, 0x4B39);
    WriteRegisterWord(RegisterType::SP, 0xF3BB);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x4B38, 0x42);
}

void test_42_0022()
{
    if (skip_test_42_0022)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5ECE);
    WriteRegisterWord(RegisterType::SP, 0xC7FE);
    WriteRegisterByte(RegisterType::A, 0xD8);
    WriteRegisterByte(RegisterType::B, 0xFB);
    WriteRegisterByte(RegisterType::C, 0xF5);
    WriteRegisterByte(RegisterType::D, 0x4A);
    WriteRegisterByte(RegisterType::E, 0xAD);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x1D);
    WriteRegisterByte(RegisterType::L, 0x5A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5ECE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD8);
    CheckRegisterByte(RegisterType::B, 0x4A);
    CheckRegisterByte(RegisterType::C, 0xF5);
    CheckRegisterByte(RegisterType::D, 0x4A);
    CheckRegisterByte(RegisterType::E, 0xAD);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x1D);
    CheckRegisterByte(RegisterType::L, 0x5A);
    WriteRegisterWord(RegisterType::PC, 0x5ECF);
    WriteRegisterWord(RegisterType::SP, 0xC7FE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5ECE, 0x42);
}

void test_42_0023()
{
    if (skip_test_42_0023)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA29C);
    WriteRegisterWord(RegisterType::SP, 0x9637);
    WriteRegisterByte(RegisterType::A, 0x68);
    WriteRegisterByte(RegisterType::B, 0x90);
    WriteRegisterByte(RegisterType::C, 0xDC);
    WriteRegisterByte(RegisterType::D, 0xF2);
    WriteRegisterByte(RegisterType::E, 0x34);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x4C);
    WriteRegisterByte(RegisterType::L, 0x53);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA29C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x68);
    CheckRegisterByte(RegisterType::B, 0xF2);
    CheckRegisterByte(RegisterType::C, 0xDC);
    CheckRegisterByte(RegisterType::D, 0xF2);
    CheckRegisterByte(RegisterType::E, 0x34);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x4C);
    CheckRegisterByte(RegisterType::L, 0x53);
    WriteRegisterWord(RegisterType::PC, 0xA29D);
    WriteRegisterWord(RegisterType::SP, 0x9637);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA29C, 0x42);
}

void test_42_0024()
{
    if (skip_test_42_0024)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x36AA);
    WriteRegisterWord(RegisterType::SP, 0xAE78);
    WriteRegisterByte(RegisterType::A, 0x44);
    WriteRegisterByte(RegisterType::B, 0x9F);
    WriteRegisterByte(RegisterType::C, 0xA2);
    WriteRegisterByte(RegisterType::D, 0x3B);
    WriteRegisterByte(RegisterType::E, 0x41);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x61);
    WriteRegisterByte(RegisterType::L, 0x9E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x36AA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x44);
    CheckRegisterByte(RegisterType::B, 0x3B);
    CheckRegisterByte(RegisterType::C, 0xA2);
    CheckRegisterByte(RegisterType::D, 0x3B);
    CheckRegisterByte(RegisterType::E, 0x41);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x61);
    CheckRegisterByte(RegisterType::L, 0x9E);
    WriteRegisterWord(RegisterType::PC, 0x36AB);
    WriteRegisterWord(RegisterType::SP, 0xAE78);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x36AA, 0x42);
}

void test_42_0025()
{
    if (skip_test_42_0025)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5F20);
    WriteRegisterWord(RegisterType::SP, 0x5653);
    WriteRegisterByte(RegisterType::A, 0x07);
    WriteRegisterByte(RegisterType::B, 0xAC);
    WriteRegisterByte(RegisterType::C, 0xB0);
    WriteRegisterByte(RegisterType::D, 0x4A);
    WriteRegisterByte(RegisterType::E, 0x71);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x2E);
    WriteRegisterByte(RegisterType::L, 0x22);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5F20, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x07);
    CheckRegisterByte(RegisterType::B, 0x4A);
    CheckRegisterByte(RegisterType::C, 0xB0);
    CheckRegisterByte(RegisterType::D, 0x4A);
    CheckRegisterByte(RegisterType::E, 0x71);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x2E);
    CheckRegisterByte(RegisterType::L, 0x22);
    WriteRegisterWord(RegisterType::PC, 0x5F21);
    WriteRegisterWord(RegisterType::SP, 0x5653);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5F20, 0x42);
}

void test_42_0026()
{
    if (skip_test_42_0026)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x89A1);
    WriteRegisterWord(RegisterType::SP, 0x023B);
    WriteRegisterByte(RegisterType::A, 0x26);
    WriteRegisterByte(RegisterType::B, 0x34);
    WriteRegisterByte(RegisterType::C, 0xCC);
    WriteRegisterByte(RegisterType::D, 0x03);
    WriteRegisterByte(RegisterType::E, 0x8C);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x1F);
    WriteRegisterByte(RegisterType::L, 0x6E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x89A1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x26);
    CheckRegisterByte(RegisterType::B, 0x03);
    CheckRegisterByte(RegisterType::C, 0xCC);
    CheckRegisterByte(RegisterType::D, 0x03);
    CheckRegisterByte(RegisterType::E, 0x8C);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x1F);
    CheckRegisterByte(RegisterType::L, 0x6E);
    WriteRegisterWord(RegisterType::PC, 0x89A2);
    WriteRegisterWord(RegisterType::SP, 0x023B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x89A1, 0x42);
}

void test_42_0027()
{
    if (skip_test_42_0027)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDA8E);
    WriteRegisterWord(RegisterType::SP, 0x3D92);
    WriteRegisterByte(RegisterType::A, 0xF2);
    WriteRegisterByte(RegisterType::B, 0x2D);
    WriteRegisterByte(RegisterType::C, 0xC2);
    WriteRegisterByte(RegisterType::D, 0xBA);
    WriteRegisterByte(RegisterType::E, 0x7D);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x27);
    WriteRegisterByte(RegisterType::L, 0x3C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xDA8E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF2);
    CheckRegisterByte(RegisterType::B, 0xBA);
    CheckRegisterByte(RegisterType::C, 0xC2);
    CheckRegisterByte(RegisterType::D, 0xBA);
    CheckRegisterByte(RegisterType::E, 0x7D);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x27);
    CheckRegisterByte(RegisterType::L, 0x3C);
    WriteRegisterWord(RegisterType::PC, 0xDA8F);
    WriteRegisterWord(RegisterType::SP, 0x3D92);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xDA8E, 0x42);
}

void test_42_0028()
{
    if (skip_test_42_0028)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x58EE);
    WriteRegisterWord(RegisterType::SP, 0xA924);
    WriteRegisterByte(RegisterType::A, 0x44);
    WriteRegisterByte(RegisterType::B, 0x9A);
    WriteRegisterByte(RegisterType::C, 0x74);
    WriteRegisterByte(RegisterType::D, 0x6D);
    WriteRegisterByte(RegisterType::E, 0x01);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xC9);
    WriteRegisterByte(RegisterType::L, 0x1F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x58EE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x44);
    CheckRegisterByte(RegisterType::B, 0x6D);
    CheckRegisterByte(RegisterType::C, 0x74);
    CheckRegisterByte(RegisterType::D, 0x6D);
    CheckRegisterByte(RegisterType::E, 0x01);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xC9);
    CheckRegisterByte(RegisterType::L, 0x1F);
    WriteRegisterWord(RegisterType::PC, 0x58EF);
    WriteRegisterWord(RegisterType::SP, 0xA924);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x58EE, 0x42);
}

void test_42_0029()
{
    if (skip_test_42_0029)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0D09);
    WriteRegisterWord(RegisterType::SP, 0xB317);
    WriteRegisterByte(RegisterType::A, 0xC2);
    WriteRegisterByte(RegisterType::B, 0x65);
    WriteRegisterByte(RegisterType::C, 0xE9);
    WriteRegisterByte(RegisterType::D, 0xB8);
    WriteRegisterByte(RegisterType::E, 0xA1);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x9A);
    WriteRegisterByte(RegisterType::L, 0x6C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0D09, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC2);
    CheckRegisterByte(RegisterType::B, 0xB8);
    CheckRegisterByte(RegisterType::C, 0xE9);
    CheckRegisterByte(RegisterType::D, 0xB8);
    CheckRegisterByte(RegisterType::E, 0xA1);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x9A);
    CheckRegisterByte(RegisterType::L, 0x6C);
    WriteRegisterWord(RegisterType::PC, 0x0D0A);
    WriteRegisterWord(RegisterType::SP, 0xB317);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0D09, 0x42);
}

void test_42_002A()
{
    if (skip_test_42_002A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAA29);
    WriteRegisterWord(RegisterType::SP, 0x61B7);
    WriteRegisterByte(RegisterType::A, 0xAB);
    WriteRegisterByte(RegisterType::B, 0xD3);
    WriteRegisterByte(RegisterType::C, 0x85);
    WriteRegisterByte(RegisterType::D, 0x57);
    WriteRegisterByte(RegisterType::E, 0xFE);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x36);
    WriteRegisterByte(RegisterType::L, 0x42);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xAA29, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAB);
    CheckRegisterByte(RegisterType::B, 0x57);
    CheckRegisterByte(RegisterType::C, 0x85);
    CheckRegisterByte(RegisterType::D, 0x57);
    CheckRegisterByte(RegisterType::E, 0xFE);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x36);
    CheckRegisterByte(RegisterType::L, 0x42);
    WriteRegisterWord(RegisterType::PC, 0xAA2A);
    WriteRegisterWord(RegisterType::SP, 0x61B7);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xAA29, 0x42);
}

void test_42_002B()
{
    if (skip_test_42_002B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x79CB);
    WriteRegisterWord(RegisterType::SP, 0x9514);
    WriteRegisterByte(RegisterType::A, 0x33);
    WriteRegisterByte(RegisterType::B, 0x40);
    WriteRegisterByte(RegisterType::C, 0x41);
    WriteRegisterByte(RegisterType::D, 0xE4);
    WriteRegisterByte(RegisterType::E, 0x4C);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x80);
    WriteRegisterByte(RegisterType::L, 0x32);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x79CB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x33);
    CheckRegisterByte(RegisterType::B, 0xE4);
    CheckRegisterByte(RegisterType::C, 0x41);
    CheckRegisterByte(RegisterType::D, 0xE4);
    CheckRegisterByte(RegisterType::E, 0x4C);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x80);
    CheckRegisterByte(RegisterType::L, 0x32);
    WriteRegisterWord(RegisterType::PC, 0x79CC);
    WriteRegisterWord(RegisterType::SP, 0x9514);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x79CB, 0x42);
}

void test_42_002C()
{
    if (skip_test_42_002C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEE1A);
    WriteRegisterWord(RegisterType::SP, 0x88EF);
    WriteRegisterByte(RegisterType::A, 0xF8);
    WriteRegisterByte(RegisterType::B, 0x0A);
    WriteRegisterByte(RegisterType::C, 0x6F);
    WriteRegisterByte(RegisterType::D, 0x6B);
    WriteRegisterByte(RegisterType::E, 0xD8);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x56);
    WriteRegisterByte(RegisterType::L, 0x5E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xEE1A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF8);
    CheckRegisterByte(RegisterType::B, 0x6B);
    CheckRegisterByte(RegisterType::C, 0x6F);
    CheckRegisterByte(RegisterType::D, 0x6B);
    CheckRegisterByte(RegisterType::E, 0xD8);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x56);
    CheckRegisterByte(RegisterType::L, 0x5E);
    WriteRegisterWord(RegisterType::PC, 0xEE1B);
    WriteRegisterWord(RegisterType::SP, 0x88EF);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xEE1A, 0x42);
}

void test_42_002D()
{
    if (skip_test_42_002D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6874);
    WriteRegisterWord(RegisterType::SP, 0x548A);
    WriteRegisterByte(RegisterType::A, 0x4C);
    WriteRegisterByte(RegisterType::B, 0x14);
    WriteRegisterByte(RegisterType::C, 0xC7);
    WriteRegisterByte(RegisterType::D, 0x4C);
    WriteRegisterByte(RegisterType::E, 0x35);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x21);
    WriteRegisterByte(RegisterType::L, 0x27);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6874, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4C);
    CheckRegisterByte(RegisterType::B, 0x4C);
    CheckRegisterByte(RegisterType::C, 0xC7);
    CheckRegisterByte(RegisterType::D, 0x4C);
    CheckRegisterByte(RegisterType::E, 0x35);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x21);
    CheckRegisterByte(RegisterType::L, 0x27);
    WriteRegisterWord(RegisterType::PC, 0x6875);
    WriteRegisterWord(RegisterType::SP, 0x548A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6874, 0x42);
}

void test_42_002E()
{
    if (skip_test_42_002E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5EDB);
    WriteRegisterWord(RegisterType::SP, 0x332B);
    WriteRegisterByte(RegisterType::A, 0xAA);
    WriteRegisterByte(RegisterType::B, 0x4B);
    WriteRegisterByte(RegisterType::C, 0x6A);
    WriteRegisterByte(RegisterType::D, 0x9F);
    WriteRegisterByte(RegisterType::E, 0x92);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x1C);
    WriteRegisterByte(RegisterType::L, 0x57);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5EDB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAA);
    CheckRegisterByte(RegisterType::B, 0x9F);
    CheckRegisterByte(RegisterType::C, 0x6A);
    CheckRegisterByte(RegisterType::D, 0x9F);
    CheckRegisterByte(RegisterType::E, 0x92);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x1C);
    CheckRegisterByte(RegisterType::L, 0x57);
    WriteRegisterWord(RegisterType::PC, 0x5EDC);
    WriteRegisterWord(RegisterType::SP, 0x332B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5EDB, 0x42);
}

void test_42_002F()
{
    if (skip_test_42_002F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8BDC);
    WriteRegisterWord(RegisterType::SP, 0x2DBD);
    WriteRegisterByte(RegisterType::A, 0x5E);
    WriteRegisterByte(RegisterType::B, 0xCC);
    WriteRegisterByte(RegisterType::C, 0x78);
    WriteRegisterByte(RegisterType::D, 0x4F);
    WriteRegisterByte(RegisterType::E, 0xFA);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x47);
    WriteRegisterByte(RegisterType::L, 0x3F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8BDC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5E);
    CheckRegisterByte(RegisterType::B, 0x4F);
    CheckRegisterByte(RegisterType::C, 0x78);
    CheckRegisterByte(RegisterType::D, 0x4F);
    CheckRegisterByte(RegisterType::E, 0xFA);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x47);
    CheckRegisterByte(RegisterType::L, 0x3F);
    WriteRegisterWord(RegisterType::PC, 0x8BDD);
    WriteRegisterWord(RegisterType::SP, 0x2DBD);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8BDC, 0x42);
}

void test_42_0030()
{
    if (skip_test_42_0030)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x16CA);
    WriteRegisterWord(RegisterType::SP, 0xECAD);
    WriteRegisterByte(RegisterType::A, 0xD3);
    WriteRegisterByte(RegisterType::B, 0xF5);
    WriteRegisterByte(RegisterType::C, 0xF7);
    WriteRegisterByte(RegisterType::D, 0x67);
    WriteRegisterByte(RegisterType::E, 0xE2);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x22);
    WriteRegisterByte(RegisterType::L, 0x15);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x16CA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD3);
    CheckRegisterByte(RegisterType::B, 0x67);
    CheckRegisterByte(RegisterType::C, 0xF7);
    CheckRegisterByte(RegisterType::D, 0x67);
    CheckRegisterByte(RegisterType::E, 0xE2);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x22);
    CheckRegisterByte(RegisterType::L, 0x15);
    WriteRegisterWord(RegisterType::PC, 0x16CB);
    WriteRegisterWord(RegisterType::SP, 0xECAD);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x16CA, 0x42);
}

void test_42_0031()
{
    if (skip_test_42_0031)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA534);
    WriteRegisterWord(RegisterType::SP, 0x2C3B);
    WriteRegisterByte(RegisterType::A, 0x73);
    WriteRegisterByte(RegisterType::B, 0x8F);
    WriteRegisterByte(RegisterType::C, 0xDE);
    WriteRegisterByte(RegisterType::D, 0x9E);
    WriteRegisterByte(RegisterType::E, 0x10);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xEC);
    WriteRegisterByte(RegisterType::L, 0x3A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA534, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x73);
    CheckRegisterByte(RegisterType::B, 0x9E);
    CheckRegisterByte(RegisterType::C, 0xDE);
    CheckRegisterByte(RegisterType::D, 0x9E);
    CheckRegisterByte(RegisterType::E, 0x10);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xEC);
    CheckRegisterByte(RegisterType::L, 0x3A);
    WriteRegisterWord(RegisterType::PC, 0xA535);
    WriteRegisterWord(RegisterType::SP, 0x2C3B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA534, 0x42);
}

void test_42_0032()
{
    if (skip_test_42_0032)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3E45);
    WriteRegisterWord(RegisterType::SP, 0xCC46);
    WriteRegisterByte(RegisterType::A, 0x42);
    WriteRegisterByte(RegisterType::B, 0xA3);
    WriteRegisterByte(RegisterType::C, 0xCD);
    WriteRegisterByte(RegisterType::D, 0xFB);
    WriteRegisterByte(RegisterType::E, 0x82);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x4E);
    WriteRegisterByte(RegisterType::L, 0xE0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3E45, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x42);
    CheckRegisterByte(RegisterType::B, 0xFB);
    CheckRegisterByte(RegisterType::C, 0xCD);
    CheckRegisterByte(RegisterType::D, 0xFB);
    CheckRegisterByte(RegisterType::E, 0x82);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x4E);
    CheckRegisterByte(RegisterType::L, 0xE0);
    WriteRegisterWord(RegisterType::PC, 0x3E46);
    WriteRegisterWord(RegisterType::SP, 0xCC46);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3E45, 0x42);
}

void test_42_0033()
{
    if (skip_test_42_0033)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE372);
    WriteRegisterWord(RegisterType::SP, 0xE272);
    WriteRegisterByte(RegisterType::A, 0xA9);
    WriteRegisterByte(RegisterType::B, 0xDC);
    WriteRegisterByte(RegisterType::C, 0x85);
    WriteRegisterByte(RegisterType::D, 0x56);
    WriteRegisterByte(RegisterType::E, 0x2C);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x60);
    WriteRegisterByte(RegisterType::L, 0xA7);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE372, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA9);
    CheckRegisterByte(RegisterType::B, 0x56);
    CheckRegisterByte(RegisterType::C, 0x85);
    CheckRegisterByte(RegisterType::D, 0x56);
    CheckRegisterByte(RegisterType::E, 0x2C);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x60);
    CheckRegisterByte(RegisterType::L, 0xA7);
    WriteRegisterWord(RegisterType::PC, 0xE373);
    WriteRegisterWord(RegisterType::SP, 0xE272);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE372, 0x42);
}

void test_42_0034()
{
    if (skip_test_42_0034)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x58CB);
    WriteRegisterWord(RegisterType::SP, 0x4B51);
    WriteRegisterByte(RegisterType::A, 0x28);
    WriteRegisterByte(RegisterType::B, 0xB4);
    WriteRegisterByte(RegisterType::C, 0xF1);
    WriteRegisterByte(RegisterType::D, 0x35);
    WriteRegisterByte(RegisterType::E, 0xC4);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xD8);
    WriteRegisterByte(RegisterType::L, 0x40);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x58CB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x28);
    CheckRegisterByte(RegisterType::B, 0x35);
    CheckRegisterByte(RegisterType::C, 0xF1);
    CheckRegisterByte(RegisterType::D, 0x35);
    CheckRegisterByte(RegisterType::E, 0xC4);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xD8);
    CheckRegisterByte(RegisterType::L, 0x40);
    WriteRegisterWord(RegisterType::PC, 0x58CC);
    WriteRegisterWord(RegisterType::SP, 0x4B51);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x58CB, 0x42);
}

void test_42_0035()
{
    if (skip_test_42_0035)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE9BF);
    WriteRegisterWord(RegisterType::SP, 0x3E80);
    WriteRegisterByte(RegisterType::A, 0xA8);
    WriteRegisterByte(RegisterType::B, 0xEB);
    WriteRegisterByte(RegisterType::C, 0x7C);
    WriteRegisterByte(RegisterType::D, 0x85);
    WriteRegisterByte(RegisterType::E, 0x49);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x3E);
    WriteRegisterByte(RegisterType::L, 0x17);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE9BF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA8);
    CheckRegisterByte(RegisterType::B, 0x85);
    CheckRegisterByte(RegisterType::C, 0x7C);
    CheckRegisterByte(RegisterType::D, 0x85);
    CheckRegisterByte(RegisterType::E, 0x49);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x3E);
    CheckRegisterByte(RegisterType::L, 0x17);
    WriteRegisterWord(RegisterType::PC, 0xE9C0);
    WriteRegisterWord(RegisterType::SP, 0x3E80);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE9BF, 0x42);
}

void test_42_0036()
{
    if (skip_test_42_0036)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE6E9);
    WriteRegisterWord(RegisterType::SP, 0x6E7E);
    WriteRegisterByte(RegisterType::A, 0x5A);
    WriteRegisterByte(RegisterType::B, 0x43);
    WriteRegisterByte(RegisterType::C, 0xCC);
    WriteRegisterByte(RegisterType::D, 0x19);
    WriteRegisterByte(RegisterType::E, 0x1E);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x9C);
    WriteRegisterByte(RegisterType::L, 0x19);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE6E9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5A);
    CheckRegisterByte(RegisterType::B, 0x19);
    CheckRegisterByte(RegisterType::C, 0xCC);
    CheckRegisterByte(RegisterType::D, 0x19);
    CheckRegisterByte(RegisterType::E, 0x1E);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x9C);
    CheckRegisterByte(RegisterType::L, 0x19);
    WriteRegisterWord(RegisterType::PC, 0xE6EA);
    WriteRegisterWord(RegisterType::SP, 0x6E7E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE6E9, 0x42);
}

void test_42_0037()
{
    if (skip_test_42_0037)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xECD1);
    WriteRegisterWord(RegisterType::SP, 0x7A36);
    WriteRegisterByte(RegisterType::A, 0x3E);
    WriteRegisterByte(RegisterType::B, 0xB5);
    WriteRegisterByte(RegisterType::C, 0xDE);
    WriteRegisterByte(RegisterType::D, 0x28);
    WriteRegisterByte(RegisterType::E, 0x25);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xF2);
    WriteRegisterByte(RegisterType::L, 0x62);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xECD1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3E);
    CheckRegisterByte(RegisterType::B, 0x28);
    CheckRegisterByte(RegisterType::C, 0xDE);
    CheckRegisterByte(RegisterType::D, 0x28);
    CheckRegisterByte(RegisterType::E, 0x25);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xF2);
    CheckRegisterByte(RegisterType::L, 0x62);
    WriteRegisterWord(RegisterType::PC, 0xECD2);
    WriteRegisterWord(RegisterType::SP, 0x7A36);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xECD1, 0x42);
}

void test_42_0038()
{
    if (skip_test_42_0038)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1C28);
    WriteRegisterWord(RegisterType::SP, 0xF0AC);
    WriteRegisterByte(RegisterType::A, 0x76);
    WriteRegisterByte(RegisterType::B, 0x5B);
    WriteRegisterByte(RegisterType::C, 0x2D);
    WriteRegisterByte(RegisterType::D, 0xCE);
    WriteRegisterByte(RegisterType::E, 0xA3);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x35);
    WriteRegisterByte(RegisterType::L, 0x78);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1C28, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x76);
    CheckRegisterByte(RegisterType::B, 0xCE);
    CheckRegisterByte(RegisterType::C, 0x2D);
    CheckRegisterByte(RegisterType::D, 0xCE);
    CheckRegisterByte(RegisterType::E, 0xA3);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x35);
    CheckRegisterByte(RegisterType::L, 0x78);
    WriteRegisterWord(RegisterType::PC, 0x1C29);
    WriteRegisterWord(RegisterType::SP, 0xF0AC);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1C28, 0x42);
}

void test_42_0039()
{
    if (skip_test_42_0039)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8C3E);
    WriteRegisterWord(RegisterType::SP, 0x0E45);
    WriteRegisterByte(RegisterType::A, 0x4F);
    WriteRegisterByte(RegisterType::B, 0xBD);
    WriteRegisterByte(RegisterType::C, 0x62);
    WriteRegisterByte(RegisterType::D, 0x18);
    WriteRegisterByte(RegisterType::E, 0x89);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x3B);
    WriteRegisterByte(RegisterType::L, 0xA9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8C3E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4F);
    CheckRegisterByte(RegisterType::B, 0x18);
    CheckRegisterByte(RegisterType::C, 0x62);
    CheckRegisterByte(RegisterType::D, 0x18);
    CheckRegisterByte(RegisterType::E, 0x89);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x3B);
    CheckRegisterByte(RegisterType::L, 0xA9);
    WriteRegisterWord(RegisterType::PC, 0x8C3F);
    WriteRegisterWord(RegisterType::SP, 0x0E45);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8C3E, 0x42);
}

void test_42_003A()
{
    if (skip_test_42_003A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA230);
    WriteRegisterWord(RegisterType::SP, 0x2364);
    WriteRegisterByte(RegisterType::A, 0x1D);
    WriteRegisterByte(RegisterType::B, 0x87);
    WriteRegisterByte(RegisterType::C, 0x8D);
    WriteRegisterByte(RegisterType::D, 0xD1);
    WriteRegisterByte(RegisterType::E, 0x9C);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x0D);
    WriteRegisterByte(RegisterType::L, 0xD7);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA230, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1D);
    CheckRegisterByte(RegisterType::B, 0xD1);
    CheckRegisterByte(RegisterType::C, 0x8D);
    CheckRegisterByte(RegisterType::D, 0xD1);
    CheckRegisterByte(RegisterType::E, 0x9C);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x0D);
    CheckRegisterByte(RegisterType::L, 0xD7);
    WriteRegisterWord(RegisterType::PC, 0xA231);
    WriteRegisterWord(RegisterType::SP, 0x2364);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA230, 0x42);
}

void test_42_003B()
{
    if (skip_test_42_003B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x84B4);
    WriteRegisterWord(RegisterType::SP, 0x6E20);
    WriteRegisterByte(RegisterType::A, 0x0F);
    WriteRegisterByte(RegisterType::B, 0xC7);
    WriteRegisterByte(RegisterType::C, 0xD5);
    WriteRegisterByte(RegisterType::D, 0xCF);
    WriteRegisterByte(RegisterType::E, 0x22);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x98);
    WriteRegisterByte(RegisterType::L, 0x14);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x84B4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0F);
    CheckRegisterByte(RegisterType::B, 0xCF);
    CheckRegisterByte(RegisterType::C, 0xD5);
    CheckRegisterByte(RegisterType::D, 0xCF);
    CheckRegisterByte(RegisterType::E, 0x22);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x98);
    CheckRegisterByte(RegisterType::L, 0x14);
    WriteRegisterWord(RegisterType::PC, 0x84B5);
    WriteRegisterWord(RegisterType::SP, 0x6E20);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x84B4, 0x42);
}

void test_42_003C()
{
    if (skip_test_42_003C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9B70);
    WriteRegisterWord(RegisterType::SP, 0xE358);
    WriteRegisterByte(RegisterType::A, 0xA1);
    WriteRegisterByte(RegisterType::B, 0x0F);
    WriteRegisterByte(RegisterType::C, 0xD1);
    WriteRegisterByte(RegisterType::D, 0x18);
    WriteRegisterByte(RegisterType::E, 0x49);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x6D);
    WriteRegisterByte(RegisterType::L, 0xF9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9B70, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA1);
    CheckRegisterByte(RegisterType::B, 0x18);
    CheckRegisterByte(RegisterType::C, 0xD1);
    CheckRegisterByte(RegisterType::D, 0x18);
    CheckRegisterByte(RegisterType::E, 0x49);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x6D);
    CheckRegisterByte(RegisterType::L, 0xF9);
    WriteRegisterWord(RegisterType::PC, 0x9B71);
    WriteRegisterWord(RegisterType::SP, 0xE358);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x9B70, 0x42);
}

void test_42_003D()
{
    if (skip_test_42_003D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x05EB);
    WriteRegisterWord(RegisterType::SP, 0xFCB7);
    WriteRegisterByte(RegisterType::A, 0x54);
    WriteRegisterByte(RegisterType::B, 0xB9);
    WriteRegisterByte(RegisterType::C, 0x94);
    WriteRegisterByte(RegisterType::D, 0xDF);
    WriteRegisterByte(RegisterType::E, 0x26);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x23);
    WriteRegisterByte(RegisterType::L, 0xDB);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x05EB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x54);
    CheckRegisterByte(RegisterType::B, 0xDF);
    CheckRegisterByte(RegisterType::C, 0x94);
    CheckRegisterByte(RegisterType::D, 0xDF);
    CheckRegisterByte(RegisterType::E, 0x26);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x23);
    CheckRegisterByte(RegisterType::L, 0xDB);
    WriteRegisterWord(RegisterType::PC, 0x05EC);
    WriteRegisterWord(RegisterType::SP, 0xFCB7);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x05EB, 0x42);
}

void test_42_003E()
{
    if (skip_test_42_003E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x797D);
    WriteRegisterWord(RegisterType::SP, 0x2C81);
    WriteRegisterByte(RegisterType::A, 0xB8);
    WriteRegisterByte(RegisterType::B, 0x98);
    WriteRegisterByte(RegisterType::C, 0xE9);
    WriteRegisterByte(RegisterType::D, 0x63);
    WriteRegisterByte(RegisterType::E, 0xA0);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x5C);
    WriteRegisterByte(RegisterType::L, 0xB9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x797D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB8);
    CheckRegisterByte(RegisterType::B, 0x63);
    CheckRegisterByte(RegisterType::C, 0xE9);
    CheckRegisterByte(RegisterType::D, 0x63);
    CheckRegisterByte(RegisterType::E, 0xA0);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x5C);
    CheckRegisterByte(RegisterType::L, 0xB9);
    WriteRegisterWord(RegisterType::PC, 0x797E);
    WriteRegisterWord(RegisterType::SP, 0x2C81);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x797D, 0x42);
}

void test_42_003F()
{
    if (skip_test_42_003F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5ADB);
    WriteRegisterWord(RegisterType::SP, 0x9216);
    WriteRegisterByte(RegisterType::A, 0xA1);
    WriteRegisterByte(RegisterType::B, 0x9A);
    WriteRegisterByte(RegisterType::C, 0x0B);
    WriteRegisterByte(RegisterType::D, 0x3B);
    WriteRegisterByte(RegisterType::E, 0xA3);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x99);
    WriteRegisterByte(RegisterType::L, 0xD8);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5ADB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA1);
    CheckRegisterByte(RegisterType::B, 0x3B);
    CheckRegisterByte(RegisterType::C, 0x0B);
    CheckRegisterByte(RegisterType::D, 0x3B);
    CheckRegisterByte(RegisterType::E, 0xA3);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x99);
    CheckRegisterByte(RegisterType::L, 0xD8);
    WriteRegisterWord(RegisterType::PC, 0x5ADC);
    WriteRegisterWord(RegisterType::SP, 0x9216);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5ADB, 0x42);
}

void test_42_0040()
{
    if (skip_test_42_0040)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9885);
    WriteRegisterWord(RegisterType::SP, 0xCEE7);
    WriteRegisterByte(RegisterType::A, 0xA4);
    WriteRegisterByte(RegisterType::B, 0x87);
    WriteRegisterByte(RegisterType::C, 0x5C);
    WriteRegisterByte(RegisterType::D, 0xAF);
    WriteRegisterByte(RegisterType::E, 0x42);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xAB);
    WriteRegisterByte(RegisterType::L, 0x4C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9885, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA4);
    CheckRegisterByte(RegisterType::B, 0xAF);
    CheckRegisterByte(RegisterType::C, 0x5C);
    CheckRegisterByte(RegisterType::D, 0xAF);
    CheckRegisterByte(RegisterType::E, 0x42);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xAB);
    CheckRegisterByte(RegisterType::L, 0x4C);
    WriteRegisterWord(RegisterType::PC, 0x9886);
    WriteRegisterWord(RegisterType::SP, 0xCEE7);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x9885, 0x42);
}

void test_42_0041()
{
    if (skip_test_42_0041)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5FA4);
    WriteRegisterWord(RegisterType::SP, 0x2295);
    WriteRegisterByte(RegisterType::A, 0x93);
    WriteRegisterByte(RegisterType::B, 0x58);
    WriteRegisterByte(RegisterType::C, 0x6B);
    WriteRegisterByte(RegisterType::D, 0xD0);
    WriteRegisterByte(RegisterType::E, 0xFA);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x8B);
    WriteRegisterByte(RegisterType::L, 0x1E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5FA4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x93);
    CheckRegisterByte(RegisterType::B, 0xD0);
    CheckRegisterByte(RegisterType::C, 0x6B);
    CheckRegisterByte(RegisterType::D, 0xD0);
    CheckRegisterByte(RegisterType::E, 0xFA);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x8B);
    CheckRegisterByte(RegisterType::L, 0x1E);
    WriteRegisterWord(RegisterType::PC, 0x5FA5);
    WriteRegisterWord(RegisterType::SP, 0x2295);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5FA4, 0x42);
}

void test_42_0042()
{
    if (skip_test_42_0042)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7EB9);
    WriteRegisterWord(RegisterType::SP, 0x4737);
    WriteRegisterByte(RegisterType::A, 0xAD);
    WriteRegisterByte(RegisterType::B, 0xA4);
    WriteRegisterByte(RegisterType::C, 0xF3);
    WriteRegisterByte(RegisterType::D, 0xB6);
    WriteRegisterByte(RegisterType::E, 0xE4);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xD9);
    WriteRegisterByte(RegisterType::L, 0xF6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7EB9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAD);
    CheckRegisterByte(RegisterType::B, 0xB6);
    CheckRegisterByte(RegisterType::C, 0xF3);
    CheckRegisterByte(RegisterType::D, 0xB6);
    CheckRegisterByte(RegisterType::E, 0xE4);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xD9);
    CheckRegisterByte(RegisterType::L, 0xF6);
    WriteRegisterWord(RegisterType::PC, 0x7EBA);
    WriteRegisterWord(RegisterType::SP, 0x4737);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7EB9, 0x42);
}

void test_42_0043()
{
    if (skip_test_42_0043)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x821C);
    WriteRegisterWord(RegisterType::SP, 0xB682);
    WriteRegisterByte(RegisterType::A, 0xF8);
    WriteRegisterByte(RegisterType::B, 0x0A);
    WriteRegisterByte(RegisterType::C, 0x4E);
    WriteRegisterByte(RegisterType::D, 0xD5);
    WriteRegisterByte(RegisterType::E, 0x30);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x7B);
    WriteRegisterByte(RegisterType::L, 0x96);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x821C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF8);
    CheckRegisterByte(RegisterType::B, 0xD5);
    CheckRegisterByte(RegisterType::C, 0x4E);
    CheckRegisterByte(RegisterType::D, 0xD5);
    CheckRegisterByte(RegisterType::E, 0x30);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x7B);
    CheckRegisterByte(RegisterType::L, 0x96);
    WriteRegisterWord(RegisterType::PC, 0x821D);
    WriteRegisterWord(RegisterType::SP, 0xB682);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x821C, 0x42);
}

void test_42_0044()
{
    if (skip_test_42_0044)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBFA9);
    WriteRegisterWord(RegisterType::SP, 0xCFA6);
    WriteRegisterByte(RegisterType::A, 0x78);
    WriteRegisterByte(RegisterType::B, 0x07);
    WriteRegisterByte(RegisterType::C, 0x8A);
    WriteRegisterByte(RegisterType::D, 0x2A);
    WriteRegisterByte(RegisterType::E, 0xD4);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x61);
    WriteRegisterByte(RegisterType::L, 0xDF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xBFA9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x78);
    CheckRegisterByte(RegisterType::B, 0x2A);
    CheckRegisterByte(RegisterType::C, 0x8A);
    CheckRegisterByte(RegisterType::D, 0x2A);
    CheckRegisterByte(RegisterType::E, 0xD4);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x61);
    CheckRegisterByte(RegisterType::L, 0xDF);
    WriteRegisterWord(RegisterType::PC, 0xBFAA);
    WriteRegisterWord(RegisterType::SP, 0xCFA6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBFA9, 0x42);
}

void test_42_0045()
{
    if (skip_test_42_0045)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x015C);
    WriteRegisterWord(RegisterType::SP, 0xEEAD);
    WriteRegisterByte(RegisterType::A, 0x42);
    WriteRegisterByte(RegisterType::B, 0xF1);
    WriteRegisterByte(RegisterType::C, 0xC6);
    WriteRegisterByte(RegisterType::D, 0x0F);
    WriteRegisterByte(RegisterType::E, 0x1C);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0xB8);
    WriteRegisterByte(RegisterType::L, 0xD2);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x015C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x42);
    CheckRegisterByte(RegisterType::B, 0x0F);
    CheckRegisterByte(RegisterType::C, 0xC6);
    CheckRegisterByte(RegisterType::D, 0x0F);
    CheckRegisterByte(RegisterType::E, 0x1C);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0xB8);
    CheckRegisterByte(RegisterType::L, 0xD2);
    WriteRegisterWord(RegisterType::PC, 0x015D);
    WriteRegisterWord(RegisterType::SP, 0xEEAD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x015C, 0x42);
}

void test_42_0046()
{
    if (skip_test_42_0046)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x97B4);
    WriteRegisterWord(RegisterType::SP, 0xC245);
    WriteRegisterByte(RegisterType::A, 0xE4);
    WriteRegisterByte(RegisterType::B, 0x34);
    WriteRegisterByte(RegisterType::C, 0xE4);
    WriteRegisterByte(RegisterType::D, 0x36);
    WriteRegisterByte(RegisterType::E, 0x1B);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x2F);
    WriteRegisterByte(RegisterType::L, 0x9B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x97B4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE4);
    CheckRegisterByte(RegisterType::B, 0x36);
    CheckRegisterByte(RegisterType::C, 0xE4);
    CheckRegisterByte(RegisterType::D, 0x36);
    CheckRegisterByte(RegisterType::E, 0x1B);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x2F);
    CheckRegisterByte(RegisterType::L, 0x9B);
    WriteRegisterWord(RegisterType::PC, 0x97B5);
    WriteRegisterWord(RegisterType::SP, 0xC245);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x97B4, 0x42);
}

void test_42_0047()
{
    if (skip_test_42_0047)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB357);
    WriteRegisterWord(RegisterType::SP, 0xE3DF);
    WriteRegisterByte(RegisterType::A, 0xA1);
    WriteRegisterByte(RegisterType::B, 0xF4);
    WriteRegisterByte(RegisterType::C, 0x0D);
    WriteRegisterByte(RegisterType::D, 0x5F);
    WriteRegisterByte(RegisterType::E, 0x4F);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xE6);
    WriteRegisterByte(RegisterType::L, 0xB9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB357, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA1);
    CheckRegisterByte(RegisterType::B, 0x5F);
    CheckRegisterByte(RegisterType::C, 0x0D);
    CheckRegisterByte(RegisterType::D, 0x5F);
    CheckRegisterByte(RegisterType::E, 0x4F);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xE6);
    CheckRegisterByte(RegisterType::L, 0xB9);
    WriteRegisterWord(RegisterType::PC, 0xB358);
    WriteRegisterWord(RegisterType::SP, 0xE3DF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB357, 0x42);
}

void test_42_0048()
{
    if (skip_test_42_0048)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x69F2);
    WriteRegisterWord(RegisterType::SP, 0xA915);
    WriteRegisterByte(RegisterType::A, 0xD2);
    WriteRegisterByte(RegisterType::B, 0xE7);
    WriteRegisterByte(RegisterType::C, 0xE1);
    WriteRegisterByte(RegisterType::D, 0xE7);
    WriteRegisterByte(RegisterType::E, 0xB7);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x9C);
    WriteRegisterByte(RegisterType::L, 0x9F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x69F2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD2);
    CheckRegisterByte(RegisterType::B, 0xE7);
    CheckRegisterByte(RegisterType::C, 0xE1);
    CheckRegisterByte(RegisterType::D, 0xE7);
    CheckRegisterByte(RegisterType::E, 0xB7);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x9C);
    CheckRegisterByte(RegisterType::L, 0x9F);
    WriteRegisterWord(RegisterType::PC, 0x69F3);
    WriteRegisterWord(RegisterType::SP, 0xA915);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x69F2, 0x42);
}

void test_42_0049()
{
    if (skip_test_42_0049)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF262);
    WriteRegisterWord(RegisterType::SP, 0xC0C9);
    WriteRegisterByte(RegisterType::A, 0x54);
    WriteRegisterByte(RegisterType::B, 0x29);
    WriteRegisterByte(RegisterType::C, 0x5C);
    WriteRegisterByte(RegisterType::D, 0xB8);
    WriteRegisterByte(RegisterType::E, 0xDC);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x94);
    WriteRegisterByte(RegisterType::L, 0x2B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF262, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x54);
    CheckRegisterByte(RegisterType::B, 0xB8);
    CheckRegisterByte(RegisterType::C, 0x5C);
    CheckRegisterByte(RegisterType::D, 0xB8);
    CheckRegisterByte(RegisterType::E, 0xDC);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x94);
    CheckRegisterByte(RegisterType::L, 0x2B);
    WriteRegisterWord(RegisterType::PC, 0xF263);
    WriteRegisterWord(RegisterType::SP, 0xC0C9);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF262, 0x42);
}

void test_42_004A()
{
    if (skip_test_42_004A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x04D1);
    WriteRegisterWord(RegisterType::SP, 0xF16C);
    WriteRegisterByte(RegisterType::A, 0x57);
    WriteRegisterByte(RegisterType::B, 0x5E);
    WriteRegisterByte(RegisterType::C, 0xCC);
    WriteRegisterByte(RegisterType::D, 0xB0);
    WriteRegisterByte(RegisterType::E, 0x76);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x34);
    WriteRegisterByte(RegisterType::L, 0x62);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x04D1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x57);
    CheckRegisterByte(RegisterType::B, 0xB0);
    CheckRegisterByte(RegisterType::C, 0xCC);
    CheckRegisterByte(RegisterType::D, 0xB0);
    CheckRegisterByte(RegisterType::E, 0x76);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x34);
    CheckRegisterByte(RegisterType::L, 0x62);
    WriteRegisterWord(RegisterType::PC, 0x04D2);
    WriteRegisterWord(RegisterType::SP, 0xF16C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x04D1, 0x42);
}

void test_42_004B()
{
    if (skip_test_42_004B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x16F5);
    WriteRegisterWord(RegisterType::SP, 0x55A0);
    WriteRegisterByte(RegisterType::A, 0xF0);
    WriteRegisterByte(RegisterType::B, 0x43);
    WriteRegisterByte(RegisterType::C, 0x6E);
    WriteRegisterByte(RegisterType::D, 0xE1);
    WriteRegisterByte(RegisterType::E, 0x84);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xA4);
    WriteRegisterByte(RegisterType::L, 0x52);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x16F5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF0);
    CheckRegisterByte(RegisterType::B, 0xE1);
    CheckRegisterByte(RegisterType::C, 0x6E);
    CheckRegisterByte(RegisterType::D, 0xE1);
    CheckRegisterByte(RegisterType::E, 0x84);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xA4);
    CheckRegisterByte(RegisterType::L, 0x52);
    WriteRegisterWord(RegisterType::PC, 0x16F6);
    WriteRegisterWord(RegisterType::SP, 0x55A0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x16F5, 0x42);
}

void test_42_004C()
{
    if (skip_test_42_004C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBD21);
    WriteRegisterWord(RegisterType::SP, 0x1B46);
    WriteRegisterByte(RegisterType::A, 0xB7);
    WriteRegisterByte(RegisterType::B, 0x2B);
    WriteRegisterByte(RegisterType::C, 0xCF);
    WriteRegisterByte(RegisterType::D, 0xE1);
    WriteRegisterByte(RegisterType::E, 0x31);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x22);
    WriteRegisterByte(RegisterType::L, 0xE1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xBD21, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB7);
    CheckRegisterByte(RegisterType::B, 0xE1);
    CheckRegisterByte(RegisterType::C, 0xCF);
    CheckRegisterByte(RegisterType::D, 0xE1);
    CheckRegisterByte(RegisterType::E, 0x31);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x22);
    CheckRegisterByte(RegisterType::L, 0xE1);
    WriteRegisterWord(RegisterType::PC, 0xBD22);
    WriteRegisterWord(RegisterType::SP, 0x1B46);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBD21, 0x42);
}

void test_42_004D()
{
    if (skip_test_42_004D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBBA6);
    WriteRegisterWord(RegisterType::SP, 0x4C39);
    WriteRegisterByte(RegisterType::A, 0x6B);
    WriteRegisterByte(RegisterType::B, 0x07);
    WriteRegisterByte(RegisterType::C, 0x52);
    WriteRegisterByte(RegisterType::D, 0x00);
    WriteRegisterByte(RegisterType::E, 0x9C);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x6A);
    WriteRegisterByte(RegisterType::L, 0x68);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBBA6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6B);
    CheckRegisterByte(RegisterType::B, 0x00);
    CheckRegisterByte(RegisterType::C, 0x52);
    CheckRegisterByte(RegisterType::D, 0x00);
    CheckRegisterByte(RegisterType::E, 0x9C);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x6A);
    CheckRegisterByte(RegisterType::L, 0x68);
    WriteRegisterWord(RegisterType::PC, 0xBBA7);
    WriteRegisterWord(RegisterType::SP, 0x4C39);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xBBA6, 0x42);
}

void test_42_004E()
{
    if (skip_test_42_004E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x935B);
    WriteRegisterWord(RegisterType::SP, 0xF76C);
    WriteRegisterByte(RegisterType::A, 0x39);
    WriteRegisterByte(RegisterType::B, 0x36);
    WriteRegisterByte(RegisterType::C, 0x1D);
    WriteRegisterByte(RegisterType::D, 0xBD);
    WriteRegisterByte(RegisterType::E, 0xFF);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x91);
    WriteRegisterByte(RegisterType::L, 0x28);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x935B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x39);
    CheckRegisterByte(RegisterType::B, 0xBD);
    CheckRegisterByte(RegisterType::C, 0x1D);
    CheckRegisterByte(RegisterType::D, 0xBD);
    CheckRegisterByte(RegisterType::E, 0xFF);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x91);
    CheckRegisterByte(RegisterType::L, 0x28);
    WriteRegisterWord(RegisterType::PC, 0x935C);
    WriteRegisterWord(RegisterType::SP, 0xF76C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x935B, 0x42);
}

void test_42_004F()
{
    if (skip_test_42_004F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD9FF);
    WriteRegisterWord(RegisterType::SP, 0x7942);
    WriteRegisterByte(RegisterType::A, 0x15);
    WriteRegisterByte(RegisterType::B, 0x1D);
    WriteRegisterByte(RegisterType::C, 0x75);
    WriteRegisterByte(RegisterType::D, 0x1B);
    WriteRegisterByte(RegisterType::E, 0x9A);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x9B);
    WriteRegisterByte(RegisterType::L, 0xC0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD9FF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x15);
    CheckRegisterByte(RegisterType::B, 0x1B);
    CheckRegisterByte(RegisterType::C, 0x75);
    CheckRegisterByte(RegisterType::D, 0x1B);
    CheckRegisterByte(RegisterType::E, 0x9A);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x9B);
    CheckRegisterByte(RegisterType::L, 0xC0);
    WriteRegisterWord(RegisterType::PC, 0xDA00);
    WriteRegisterWord(RegisterType::SP, 0x7942);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD9FF, 0x42);
}

void test_42_0050()
{
    if (skip_test_42_0050)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA54B);
    WriteRegisterWord(RegisterType::SP, 0x99DC);
    WriteRegisterByte(RegisterType::A, 0x96);
    WriteRegisterByte(RegisterType::B, 0x8B);
    WriteRegisterByte(RegisterType::C, 0x8D);
    WriteRegisterByte(RegisterType::D, 0x4A);
    WriteRegisterByte(RegisterType::E, 0x93);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x51);
    WriteRegisterByte(RegisterType::L, 0x79);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA54B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x96);
    CheckRegisterByte(RegisterType::B, 0x4A);
    CheckRegisterByte(RegisterType::C, 0x8D);
    CheckRegisterByte(RegisterType::D, 0x4A);
    CheckRegisterByte(RegisterType::E, 0x93);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x51);
    CheckRegisterByte(RegisterType::L, 0x79);
    WriteRegisterWord(RegisterType::PC, 0xA54C);
    WriteRegisterWord(RegisterType::SP, 0x99DC);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA54B, 0x42);
}

void test_42_0051()
{
    if (skip_test_42_0051)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8C18);
    WriteRegisterWord(RegisterType::SP, 0x8945);
    WriteRegisterByte(RegisterType::A, 0x66);
    WriteRegisterByte(RegisterType::B, 0x38);
    WriteRegisterByte(RegisterType::C, 0x58);
    WriteRegisterByte(RegisterType::D, 0xE4);
    WriteRegisterByte(RegisterType::E, 0xBF);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xB8);
    WriteRegisterByte(RegisterType::L, 0x18);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8C18, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x66);
    CheckRegisterByte(RegisterType::B, 0xE4);
    CheckRegisterByte(RegisterType::C, 0x58);
    CheckRegisterByte(RegisterType::D, 0xE4);
    CheckRegisterByte(RegisterType::E, 0xBF);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xB8);
    CheckRegisterByte(RegisterType::L, 0x18);
    WriteRegisterWord(RegisterType::PC, 0x8C19);
    WriteRegisterWord(RegisterType::SP, 0x8945);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8C18, 0x42);
}

void test_42_0052()
{
    if (skip_test_42_0052)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9A3E);
    WriteRegisterWord(RegisterType::SP, 0x7A73);
    WriteRegisterByte(RegisterType::A, 0xA4);
    WriteRegisterByte(RegisterType::B, 0x14);
    WriteRegisterByte(RegisterType::C, 0xBB);
    WriteRegisterByte(RegisterType::D, 0xFA);
    WriteRegisterByte(RegisterType::E, 0x6C);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xD4);
    WriteRegisterByte(RegisterType::L, 0x17);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9A3E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA4);
    CheckRegisterByte(RegisterType::B, 0xFA);
    CheckRegisterByte(RegisterType::C, 0xBB);
    CheckRegisterByte(RegisterType::D, 0xFA);
    CheckRegisterByte(RegisterType::E, 0x6C);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xD4);
    CheckRegisterByte(RegisterType::L, 0x17);
    WriteRegisterWord(RegisterType::PC, 0x9A3F);
    WriteRegisterWord(RegisterType::SP, 0x7A73);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9A3E, 0x42);
}

void test_42_0053()
{
    if (skip_test_42_0053)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD590);
    WriteRegisterWord(RegisterType::SP, 0xE9F2);
    WriteRegisterByte(RegisterType::A, 0x3B);
    WriteRegisterByte(RegisterType::B, 0x8F);
    WriteRegisterByte(RegisterType::C, 0xAC);
    WriteRegisterByte(RegisterType::D, 0x36);
    WriteRegisterByte(RegisterType::E, 0x28);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xA9);
    WriteRegisterByte(RegisterType::L, 0x31);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD590, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3B);
    CheckRegisterByte(RegisterType::B, 0x36);
    CheckRegisterByte(RegisterType::C, 0xAC);
    CheckRegisterByte(RegisterType::D, 0x36);
    CheckRegisterByte(RegisterType::E, 0x28);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xA9);
    CheckRegisterByte(RegisterType::L, 0x31);
    WriteRegisterWord(RegisterType::PC, 0xD591);
    WriteRegisterWord(RegisterType::SP, 0xE9F2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD590, 0x42);
}

void test_42_0054()
{
    if (skip_test_42_0054)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x78E0);
    WriteRegisterWord(RegisterType::SP, 0xD832);
    WriteRegisterByte(RegisterType::A, 0x1D);
    WriteRegisterByte(RegisterType::B, 0x3E);
    WriteRegisterByte(RegisterType::C, 0x1A);
    WriteRegisterByte(RegisterType::D, 0x6C);
    WriteRegisterByte(RegisterType::E, 0xE6);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x72);
    WriteRegisterByte(RegisterType::L, 0x48);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x78E0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1D);
    CheckRegisterByte(RegisterType::B, 0x6C);
    CheckRegisterByte(RegisterType::C, 0x1A);
    CheckRegisterByte(RegisterType::D, 0x6C);
    CheckRegisterByte(RegisterType::E, 0xE6);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x72);
    CheckRegisterByte(RegisterType::L, 0x48);
    WriteRegisterWord(RegisterType::PC, 0x78E1);
    WriteRegisterWord(RegisterType::SP, 0xD832);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x78E0, 0x42);
}

void test_42_0055()
{
    if (skip_test_42_0055)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x933F);
    WriteRegisterWord(RegisterType::SP, 0xBCAF);
    WriteRegisterByte(RegisterType::A, 0x5F);
    WriteRegisterByte(RegisterType::B, 0x59);
    WriteRegisterByte(RegisterType::C, 0xE9);
    WriteRegisterByte(RegisterType::D, 0x51);
    WriteRegisterByte(RegisterType::E, 0xCB);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xEE);
    WriteRegisterByte(RegisterType::L, 0x86);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x933F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5F);
    CheckRegisterByte(RegisterType::B, 0x51);
    CheckRegisterByte(RegisterType::C, 0xE9);
    CheckRegisterByte(RegisterType::D, 0x51);
    CheckRegisterByte(RegisterType::E, 0xCB);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xEE);
    CheckRegisterByte(RegisterType::L, 0x86);
    WriteRegisterWord(RegisterType::PC, 0x9340);
    WriteRegisterWord(RegisterType::SP, 0xBCAF);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x933F, 0x42);
}

void test_42_0056()
{
    if (skip_test_42_0056)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x134C);
    WriteRegisterWord(RegisterType::SP, 0xE486);
    WriteRegisterByte(RegisterType::A, 0x17);
    WriteRegisterByte(RegisterType::B, 0x0C);
    WriteRegisterByte(RegisterType::C, 0x73);
    WriteRegisterByte(RegisterType::D, 0x81);
    WriteRegisterByte(RegisterType::E, 0x1D);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x54);
    WriteRegisterByte(RegisterType::L, 0x71);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x134C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x17);
    CheckRegisterByte(RegisterType::B, 0x81);
    CheckRegisterByte(RegisterType::C, 0x73);
    CheckRegisterByte(RegisterType::D, 0x81);
    CheckRegisterByte(RegisterType::E, 0x1D);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x54);
    CheckRegisterByte(RegisterType::L, 0x71);
    WriteRegisterWord(RegisterType::PC, 0x134D);
    WriteRegisterWord(RegisterType::SP, 0xE486);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x134C, 0x42);
}

void test_42_0057()
{
    if (skip_test_42_0057)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5258);
    WriteRegisterWord(RegisterType::SP, 0x670B);
    WriteRegisterByte(RegisterType::A, 0xB5);
    WriteRegisterByte(RegisterType::B, 0x6E);
    WriteRegisterByte(RegisterType::C, 0x59);
    WriteRegisterByte(RegisterType::D, 0x8A);
    WriteRegisterByte(RegisterType::E, 0xA9);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x86);
    WriteRegisterByte(RegisterType::L, 0xEB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5258, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB5);
    CheckRegisterByte(RegisterType::B, 0x8A);
    CheckRegisterByte(RegisterType::C, 0x59);
    CheckRegisterByte(RegisterType::D, 0x8A);
    CheckRegisterByte(RegisterType::E, 0xA9);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x86);
    CheckRegisterByte(RegisterType::L, 0xEB);
    WriteRegisterWord(RegisterType::PC, 0x5259);
    WriteRegisterWord(RegisterType::SP, 0x670B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5258, 0x42);
}

void test_42_0058()
{
    if (skip_test_42_0058)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD467);
    WriteRegisterWord(RegisterType::SP, 0x0480);
    WriteRegisterByte(RegisterType::A, 0x55);
    WriteRegisterByte(RegisterType::B, 0xCE);
    WriteRegisterByte(RegisterType::C, 0xC2);
    WriteRegisterByte(RegisterType::D, 0xDF);
    WriteRegisterByte(RegisterType::E, 0x03);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xA7);
    WriteRegisterByte(RegisterType::L, 0xE3);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD467, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x55);
    CheckRegisterByte(RegisterType::B, 0xDF);
    CheckRegisterByte(RegisterType::C, 0xC2);
    CheckRegisterByte(RegisterType::D, 0xDF);
    CheckRegisterByte(RegisterType::E, 0x03);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xA7);
    CheckRegisterByte(RegisterType::L, 0xE3);
    WriteRegisterWord(RegisterType::PC, 0xD468);
    WriteRegisterWord(RegisterType::SP, 0x0480);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD467, 0x42);
}

void test_42_0059()
{
    if (skip_test_42_0059)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE9E7);
    WriteRegisterWord(RegisterType::SP, 0xD39E);
    WriteRegisterByte(RegisterType::A, 0x4E);
    WriteRegisterByte(RegisterType::B, 0x18);
    WriteRegisterByte(RegisterType::C, 0x79);
    WriteRegisterByte(RegisterType::D, 0x18);
    WriteRegisterByte(RegisterType::E, 0xE6);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xF2);
    WriteRegisterByte(RegisterType::L, 0x81);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE9E7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4E);
    CheckRegisterByte(RegisterType::B, 0x18);
    CheckRegisterByte(RegisterType::C, 0x79);
    CheckRegisterByte(RegisterType::D, 0x18);
    CheckRegisterByte(RegisterType::E, 0xE6);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xF2);
    CheckRegisterByte(RegisterType::L, 0x81);
    WriteRegisterWord(RegisterType::PC, 0xE9E8);
    WriteRegisterWord(RegisterType::SP, 0xD39E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE9E7, 0x42);
}

void test_42_005A()
{
    if (skip_test_42_005A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x31F6);
    WriteRegisterWord(RegisterType::SP, 0x9CF8);
    WriteRegisterByte(RegisterType::A, 0xAB);
    WriteRegisterByte(RegisterType::B, 0x5B);
    WriteRegisterByte(RegisterType::C, 0xFB);
    WriteRegisterByte(RegisterType::D, 0xB6);
    WriteRegisterByte(RegisterType::E, 0x4F);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xD2);
    WriteRegisterByte(RegisterType::L, 0x1F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x31F6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAB);
    CheckRegisterByte(RegisterType::B, 0xB6);
    CheckRegisterByte(RegisterType::C, 0xFB);
    CheckRegisterByte(RegisterType::D, 0xB6);
    CheckRegisterByte(RegisterType::E, 0x4F);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xD2);
    CheckRegisterByte(RegisterType::L, 0x1F);
    WriteRegisterWord(RegisterType::PC, 0x31F7);
    WriteRegisterWord(RegisterType::SP, 0x9CF8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x31F6, 0x42);
}

void test_42_005B()
{
    if (skip_test_42_005B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF603);
    WriteRegisterWord(RegisterType::SP, 0x0A11);
    WriteRegisterByte(RegisterType::A, 0x96);
    WriteRegisterByte(RegisterType::B, 0xCB);
    WriteRegisterByte(RegisterType::C, 0x3B);
    WriteRegisterByte(RegisterType::D, 0x7A);
    WriteRegisterByte(RegisterType::E, 0x09);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0xB2);
    WriteRegisterByte(RegisterType::L, 0x29);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF603, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x96);
    CheckRegisterByte(RegisterType::B, 0x7A);
    CheckRegisterByte(RegisterType::C, 0x3B);
    CheckRegisterByte(RegisterType::D, 0x7A);
    CheckRegisterByte(RegisterType::E, 0x09);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0xB2);
    CheckRegisterByte(RegisterType::L, 0x29);
    WriteRegisterWord(RegisterType::PC, 0xF604);
    WriteRegisterWord(RegisterType::SP, 0x0A11);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF603, 0x42);
}

void test_42_005C()
{
    if (skip_test_42_005C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0609);
    WriteRegisterWord(RegisterType::SP, 0xCB75);
    WriteRegisterByte(RegisterType::A, 0x61);
    WriteRegisterByte(RegisterType::B, 0x93);
    WriteRegisterByte(RegisterType::C, 0x52);
    WriteRegisterByte(RegisterType::D, 0xFB);
    WriteRegisterByte(RegisterType::E, 0xA2);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xE6);
    WriteRegisterByte(RegisterType::L, 0xBB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0609, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x61);
    CheckRegisterByte(RegisterType::B, 0xFB);
    CheckRegisterByte(RegisterType::C, 0x52);
    CheckRegisterByte(RegisterType::D, 0xFB);
    CheckRegisterByte(RegisterType::E, 0xA2);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xE6);
    CheckRegisterByte(RegisterType::L, 0xBB);
    WriteRegisterWord(RegisterType::PC, 0x060A);
    WriteRegisterWord(RegisterType::SP, 0xCB75);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0609, 0x42);
}

void test_42_005D()
{
    if (skip_test_42_005D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1E38);
    WriteRegisterWord(RegisterType::SP, 0x0B4D);
    WriteRegisterByte(RegisterType::A, 0xF4);
    WriteRegisterByte(RegisterType::B, 0xE4);
    WriteRegisterByte(RegisterType::C, 0xCB);
    WriteRegisterByte(RegisterType::D, 0xE9);
    WriteRegisterByte(RegisterType::E, 0x91);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xE6);
    WriteRegisterByte(RegisterType::L, 0xD0);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1E38, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF4);
    CheckRegisterByte(RegisterType::B, 0xE9);
    CheckRegisterByte(RegisterType::C, 0xCB);
    CheckRegisterByte(RegisterType::D, 0xE9);
    CheckRegisterByte(RegisterType::E, 0x91);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xE6);
    CheckRegisterByte(RegisterType::L, 0xD0);
    WriteRegisterWord(RegisterType::PC, 0x1E39);
    WriteRegisterWord(RegisterType::SP, 0x0B4D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1E38, 0x42);
}

void test_42_005E()
{
    if (skip_test_42_005E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD500);
    WriteRegisterWord(RegisterType::SP, 0x0AF7);
    WriteRegisterByte(RegisterType::A, 0x5D);
    WriteRegisterByte(RegisterType::B, 0x99);
    WriteRegisterByte(RegisterType::C, 0x9A);
    WriteRegisterByte(RegisterType::D, 0x1E);
    WriteRegisterByte(RegisterType::E, 0x25);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xE7);
    WriteRegisterByte(RegisterType::L, 0x9D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD500, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5D);
    CheckRegisterByte(RegisterType::B, 0x1E);
    CheckRegisterByte(RegisterType::C, 0x9A);
    CheckRegisterByte(RegisterType::D, 0x1E);
    CheckRegisterByte(RegisterType::E, 0x25);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xE7);
    CheckRegisterByte(RegisterType::L, 0x9D);
    WriteRegisterWord(RegisterType::PC, 0xD501);
    WriteRegisterWord(RegisterType::SP, 0x0AF7);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD500, 0x42);
}

void test_42_005F()
{
    if (skip_test_42_005F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7DF8);
    WriteRegisterWord(RegisterType::SP, 0xFA7E);
    WriteRegisterByte(RegisterType::A, 0x8A);
    WriteRegisterByte(RegisterType::B, 0x0B);
    WriteRegisterByte(RegisterType::C, 0xD3);
    WriteRegisterByte(RegisterType::D, 0xDC);
    WriteRegisterByte(RegisterType::E, 0xC2);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xE3);
    WriteRegisterByte(RegisterType::L, 0x96);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7DF8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8A);
    CheckRegisterByte(RegisterType::B, 0xDC);
    CheckRegisterByte(RegisterType::C, 0xD3);
    CheckRegisterByte(RegisterType::D, 0xDC);
    CheckRegisterByte(RegisterType::E, 0xC2);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xE3);
    CheckRegisterByte(RegisterType::L, 0x96);
    WriteRegisterWord(RegisterType::PC, 0x7DF9);
    WriteRegisterWord(RegisterType::SP, 0xFA7E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7DF8, 0x42);
}

void test_42_0060()
{
    if (skip_test_42_0060)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAD5B);
    WriteRegisterWord(RegisterType::SP, 0x9347);
    WriteRegisterByte(RegisterType::A, 0xC0);
    WriteRegisterByte(RegisterType::B, 0xC5);
    WriteRegisterByte(RegisterType::C, 0xC7);
    WriteRegisterByte(RegisterType::D, 0xD2);
    WriteRegisterByte(RegisterType::E, 0x4E);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0xFC);
    WriteRegisterByte(RegisterType::L, 0x89);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xAD5B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC0);
    CheckRegisterByte(RegisterType::B, 0xD2);
    CheckRegisterByte(RegisterType::C, 0xC7);
    CheckRegisterByte(RegisterType::D, 0xD2);
    CheckRegisterByte(RegisterType::E, 0x4E);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0xFC);
    CheckRegisterByte(RegisterType::L, 0x89);
    WriteRegisterWord(RegisterType::PC, 0xAD5C);
    WriteRegisterWord(RegisterType::SP, 0x9347);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAD5B, 0x42);
}

void test_42_0061()
{
    if (skip_test_42_0061)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5390);
    WriteRegisterWord(RegisterType::SP, 0x0DD3);
    WriteRegisterByte(RegisterType::A, 0xEB);
    WriteRegisterByte(RegisterType::B, 0x1D);
    WriteRegisterByte(RegisterType::C, 0x66);
    WriteRegisterByte(RegisterType::D, 0xDE);
    WriteRegisterByte(RegisterType::E, 0xDE);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xBC);
    WriteRegisterByte(RegisterType::L, 0x9B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5390, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEB);
    CheckRegisterByte(RegisterType::B, 0xDE);
    CheckRegisterByte(RegisterType::C, 0x66);
    CheckRegisterByte(RegisterType::D, 0xDE);
    CheckRegisterByte(RegisterType::E, 0xDE);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xBC);
    CheckRegisterByte(RegisterType::L, 0x9B);
    WriteRegisterWord(RegisterType::PC, 0x5391);
    WriteRegisterWord(RegisterType::SP, 0x0DD3);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5390, 0x42);
}

void test_42_0062()
{
    if (skip_test_42_0062)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE017);
    WriteRegisterWord(RegisterType::SP, 0xF460);
    WriteRegisterByte(RegisterType::A, 0xA2);
    WriteRegisterByte(RegisterType::B, 0xCD);
    WriteRegisterByte(RegisterType::C, 0xA3);
    WriteRegisterByte(RegisterType::D, 0x82);
    WriteRegisterByte(RegisterType::E, 0xCD);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x4A);
    WriteRegisterByte(RegisterType::L, 0x1E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE017, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA2);
    CheckRegisterByte(RegisterType::B, 0x82);
    CheckRegisterByte(RegisterType::C, 0xA3);
    CheckRegisterByte(RegisterType::D, 0x82);
    CheckRegisterByte(RegisterType::E, 0xCD);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x4A);
    CheckRegisterByte(RegisterType::L, 0x1E);
    WriteRegisterWord(RegisterType::PC, 0xE018);
    WriteRegisterWord(RegisterType::SP, 0xF460);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE017, 0x42);
}

void test_42_0063()
{
    if (skip_test_42_0063)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x094D);
    WriteRegisterWord(RegisterType::SP, 0x7EA0);
    WriteRegisterByte(RegisterType::A, 0x7E);
    WriteRegisterByte(RegisterType::B, 0xDD);
    WriteRegisterByte(RegisterType::C, 0x40);
    WriteRegisterByte(RegisterType::D, 0xD0);
    WriteRegisterByte(RegisterType::E, 0xC9);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x99);
    WriteRegisterByte(RegisterType::L, 0xCC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x094D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7E);
    CheckRegisterByte(RegisterType::B, 0xD0);
    CheckRegisterByte(RegisterType::C, 0x40);
    CheckRegisterByte(RegisterType::D, 0xD0);
    CheckRegisterByte(RegisterType::E, 0xC9);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x99);
    CheckRegisterByte(RegisterType::L, 0xCC);
    WriteRegisterWord(RegisterType::PC, 0x094E);
    WriteRegisterWord(RegisterType::SP, 0x7EA0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x094D, 0x42);
}

void test_42_0064()
{
    if (skip_test_42_0064)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8E49);
    WriteRegisterWord(RegisterType::SP, 0xBB4F);
    WriteRegisterByte(RegisterType::A, 0x52);
    WriteRegisterByte(RegisterType::B, 0xF8);
    WriteRegisterByte(RegisterType::C, 0x07);
    WriteRegisterByte(RegisterType::D, 0xA0);
    WriteRegisterByte(RegisterType::E, 0x5A);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x24);
    WriteRegisterByte(RegisterType::L, 0x4A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8E49, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x52);
    CheckRegisterByte(RegisterType::B, 0xA0);
    CheckRegisterByte(RegisterType::C, 0x07);
    CheckRegisterByte(RegisterType::D, 0xA0);
    CheckRegisterByte(RegisterType::E, 0x5A);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x24);
    CheckRegisterByte(RegisterType::L, 0x4A);
    WriteRegisterWord(RegisterType::PC, 0x8E4A);
    WriteRegisterWord(RegisterType::SP, 0xBB4F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8E49, 0x42);
}

void test_42_0065()
{
    if (skip_test_42_0065)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4757);
    WriteRegisterWord(RegisterType::SP, 0x18CF);
    WriteRegisterByte(RegisterType::A, 0x72);
    WriteRegisterByte(RegisterType::B, 0x2E);
    WriteRegisterByte(RegisterType::C, 0xB6);
    WriteRegisterByte(RegisterType::D, 0x52);
    WriteRegisterByte(RegisterType::E, 0x73);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xBF);
    WriteRegisterByte(RegisterType::L, 0x35);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4757, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x72);
    CheckRegisterByte(RegisterType::B, 0x52);
    CheckRegisterByte(RegisterType::C, 0xB6);
    CheckRegisterByte(RegisterType::D, 0x52);
    CheckRegisterByte(RegisterType::E, 0x73);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xBF);
    CheckRegisterByte(RegisterType::L, 0x35);
    WriteRegisterWord(RegisterType::PC, 0x4758);
    WriteRegisterWord(RegisterType::SP, 0x18CF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4757, 0x42);
}

void test_42_0066()
{
    if (skip_test_42_0066)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA00B);
    WriteRegisterWord(RegisterType::SP, 0x3F85);
    WriteRegisterByte(RegisterType::A, 0x87);
    WriteRegisterByte(RegisterType::B, 0xD9);
    WriteRegisterByte(RegisterType::C, 0x9D);
    WriteRegisterByte(RegisterType::D, 0x5B);
    WriteRegisterByte(RegisterType::E, 0xEC);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xF8);
    WriteRegisterByte(RegisterType::L, 0x34);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA00B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x87);
    CheckRegisterByte(RegisterType::B, 0x5B);
    CheckRegisterByte(RegisterType::C, 0x9D);
    CheckRegisterByte(RegisterType::D, 0x5B);
    CheckRegisterByte(RegisterType::E, 0xEC);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xF8);
    CheckRegisterByte(RegisterType::L, 0x34);
    WriteRegisterWord(RegisterType::PC, 0xA00C);
    WriteRegisterWord(RegisterType::SP, 0x3F85);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA00B, 0x42);
}

void test_42_0067()
{
    if (skip_test_42_0067)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x84D5);
    WriteRegisterWord(RegisterType::SP, 0x81C5);
    WriteRegisterByte(RegisterType::A, 0xF4);
    WriteRegisterByte(RegisterType::B, 0x7E);
    WriteRegisterByte(RegisterType::C, 0xA8);
    WriteRegisterByte(RegisterType::D, 0x33);
    WriteRegisterByte(RegisterType::E, 0x25);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x6A);
    WriteRegisterByte(RegisterType::L, 0x9F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x84D5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF4);
    CheckRegisterByte(RegisterType::B, 0x33);
    CheckRegisterByte(RegisterType::C, 0xA8);
    CheckRegisterByte(RegisterType::D, 0x33);
    CheckRegisterByte(RegisterType::E, 0x25);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x6A);
    CheckRegisterByte(RegisterType::L, 0x9F);
    WriteRegisterWord(RegisterType::PC, 0x84D6);
    WriteRegisterWord(RegisterType::SP, 0x81C5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x84D5, 0x42);
}

void test_42_0068()
{
    if (skip_test_42_0068)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8F54);
    WriteRegisterWord(RegisterType::SP, 0x5FF9);
    WriteRegisterByte(RegisterType::A, 0x36);
    WriteRegisterByte(RegisterType::B, 0xE1);
    WriteRegisterByte(RegisterType::C, 0xC1);
    WriteRegisterByte(RegisterType::D, 0xC2);
    WriteRegisterByte(RegisterType::E, 0x08);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x55);
    WriteRegisterByte(RegisterType::L, 0x29);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8F54, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x36);
    CheckRegisterByte(RegisterType::B, 0xC2);
    CheckRegisterByte(RegisterType::C, 0xC1);
    CheckRegisterByte(RegisterType::D, 0xC2);
    CheckRegisterByte(RegisterType::E, 0x08);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x55);
    CheckRegisterByte(RegisterType::L, 0x29);
    WriteRegisterWord(RegisterType::PC, 0x8F55);
    WriteRegisterWord(RegisterType::SP, 0x5FF9);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8F54, 0x42);
}

void test_42_0069()
{
    if (skip_test_42_0069)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB9A7);
    WriteRegisterWord(RegisterType::SP, 0x00EB);
    WriteRegisterByte(RegisterType::A, 0x0F);
    WriteRegisterByte(RegisterType::B, 0xB2);
    WriteRegisterByte(RegisterType::C, 0xE9);
    WriteRegisterByte(RegisterType::D, 0x9F);
    WriteRegisterByte(RegisterType::E, 0xB8);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xA8);
    WriteRegisterByte(RegisterType::L, 0x04);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB9A7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0F);
    CheckRegisterByte(RegisterType::B, 0x9F);
    CheckRegisterByte(RegisterType::C, 0xE9);
    CheckRegisterByte(RegisterType::D, 0x9F);
    CheckRegisterByte(RegisterType::E, 0xB8);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xA8);
    CheckRegisterByte(RegisterType::L, 0x04);
    WriteRegisterWord(RegisterType::PC, 0xB9A8);
    WriteRegisterWord(RegisterType::SP, 0x00EB);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB9A7, 0x42);
}

void test_42_006A()
{
    if (skip_test_42_006A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x39B7);
    WriteRegisterWord(RegisterType::SP, 0x3341);
    WriteRegisterByte(RegisterType::A, 0xF8);
    WriteRegisterByte(RegisterType::B, 0x92);
    WriteRegisterByte(RegisterType::C, 0x2A);
    WriteRegisterByte(RegisterType::D, 0x28);
    WriteRegisterByte(RegisterType::E, 0xD2);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xBB);
    WriteRegisterByte(RegisterType::L, 0x2D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x39B7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF8);
    CheckRegisterByte(RegisterType::B, 0x28);
    CheckRegisterByte(RegisterType::C, 0x2A);
    CheckRegisterByte(RegisterType::D, 0x28);
    CheckRegisterByte(RegisterType::E, 0xD2);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xBB);
    CheckRegisterByte(RegisterType::L, 0x2D);
    WriteRegisterWord(RegisterType::PC, 0x39B8);
    WriteRegisterWord(RegisterType::SP, 0x3341);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x39B7, 0x42);
}

void test_42_006B()
{
    if (skip_test_42_006B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCAF5);
    WriteRegisterWord(RegisterType::SP, 0xE96F);
    WriteRegisterByte(RegisterType::A, 0x36);
    WriteRegisterByte(RegisterType::B, 0x41);
    WriteRegisterByte(RegisterType::C, 0x50);
    WriteRegisterByte(RegisterType::D, 0xDA);
    WriteRegisterByte(RegisterType::E, 0x35);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x69);
    WriteRegisterByte(RegisterType::L, 0x55);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xCAF5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x36);
    CheckRegisterByte(RegisterType::B, 0xDA);
    CheckRegisterByte(RegisterType::C, 0x50);
    CheckRegisterByte(RegisterType::D, 0xDA);
    CheckRegisterByte(RegisterType::E, 0x35);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x69);
    CheckRegisterByte(RegisterType::L, 0x55);
    WriteRegisterWord(RegisterType::PC, 0xCAF6);
    WriteRegisterWord(RegisterType::SP, 0xE96F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xCAF5, 0x42);
}

void test_42_006C()
{
    if (skip_test_42_006C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2110);
    WriteRegisterWord(RegisterType::SP, 0xEABD);
    WriteRegisterByte(RegisterType::A, 0x24);
    WriteRegisterByte(RegisterType::B, 0x6A);
    WriteRegisterByte(RegisterType::C, 0xED);
    WriteRegisterByte(RegisterType::D, 0xC1);
    WriteRegisterByte(RegisterType::E, 0x1F);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xAD);
    WriteRegisterByte(RegisterType::L, 0x01);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2110, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x24);
    CheckRegisterByte(RegisterType::B, 0xC1);
    CheckRegisterByte(RegisterType::C, 0xED);
    CheckRegisterByte(RegisterType::D, 0xC1);
    CheckRegisterByte(RegisterType::E, 0x1F);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xAD);
    CheckRegisterByte(RegisterType::L, 0x01);
    WriteRegisterWord(RegisterType::PC, 0x2111);
    WriteRegisterWord(RegisterType::SP, 0xEABD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2110, 0x42);
}

void test_42_006D()
{
    if (skip_test_42_006D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1FA9);
    WriteRegisterWord(RegisterType::SP, 0xFBE1);
    WriteRegisterByte(RegisterType::A, 0xE7);
    WriteRegisterByte(RegisterType::B, 0xF4);
    WriteRegisterByte(RegisterType::C, 0x4C);
    WriteRegisterByte(RegisterType::D, 0x50);
    WriteRegisterByte(RegisterType::E, 0x00);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x5F);
    WriteRegisterByte(RegisterType::L, 0x65);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1FA9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE7);
    CheckRegisterByte(RegisterType::B, 0x50);
    CheckRegisterByte(RegisterType::C, 0x4C);
    CheckRegisterByte(RegisterType::D, 0x50);
    CheckRegisterByte(RegisterType::E, 0x00);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x5F);
    CheckRegisterByte(RegisterType::L, 0x65);
    WriteRegisterWord(RegisterType::PC, 0x1FAA);
    WriteRegisterWord(RegisterType::SP, 0xFBE1);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1FA9, 0x42);
}

void test_42_006E()
{
    if (skip_test_42_006E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x60DA);
    WriteRegisterWord(RegisterType::SP, 0x709F);
    WriteRegisterByte(RegisterType::A, 0xCB);
    WriteRegisterByte(RegisterType::B, 0xF2);
    WriteRegisterByte(RegisterType::C, 0xA5);
    WriteRegisterByte(RegisterType::D, 0xEB);
    WriteRegisterByte(RegisterType::E, 0xC0);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x58);
    WriteRegisterByte(RegisterType::L, 0xA9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x60DA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCB);
    CheckRegisterByte(RegisterType::B, 0xEB);
    CheckRegisterByte(RegisterType::C, 0xA5);
    CheckRegisterByte(RegisterType::D, 0xEB);
    CheckRegisterByte(RegisterType::E, 0xC0);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x58);
    CheckRegisterByte(RegisterType::L, 0xA9);
    WriteRegisterWord(RegisterType::PC, 0x60DB);
    WriteRegisterWord(RegisterType::SP, 0x709F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x60DA, 0x42);
}

void test_42_006F()
{
    if (skip_test_42_006F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6BAD);
    WriteRegisterWord(RegisterType::SP, 0x823D);
    WriteRegisterByte(RegisterType::A, 0x3C);
    WriteRegisterByte(RegisterType::B, 0x43);
    WriteRegisterByte(RegisterType::C, 0xAD);
    WriteRegisterByte(RegisterType::D, 0x8E);
    WriteRegisterByte(RegisterType::E, 0x31);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xC9);
    WriteRegisterByte(RegisterType::L, 0xA0);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6BAD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3C);
    CheckRegisterByte(RegisterType::B, 0x8E);
    CheckRegisterByte(RegisterType::C, 0xAD);
    CheckRegisterByte(RegisterType::D, 0x8E);
    CheckRegisterByte(RegisterType::E, 0x31);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xC9);
    CheckRegisterByte(RegisterType::L, 0xA0);
    WriteRegisterWord(RegisterType::PC, 0x6BAE);
    WriteRegisterWord(RegisterType::SP, 0x823D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6BAD, 0x42);
}

void test_42_0070()
{
    if (skip_test_42_0070)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4424);
    WriteRegisterWord(RegisterType::SP, 0x668B);
    WriteRegisterByte(RegisterType::A, 0x30);
    WriteRegisterByte(RegisterType::B, 0x32);
    WriteRegisterByte(RegisterType::C, 0xEE);
    WriteRegisterByte(RegisterType::D, 0x7D);
    WriteRegisterByte(RegisterType::E, 0xA9);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x37);
    WriteRegisterByte(RegisterType::L, 0x15);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x4424, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x30);
    CheckRegisterByte(RegisterType::B, 0x7D);
    CheckRegisterByte(RegisterType::C, 0xEE);
    CheckRegisterByte(RegisterType::D, 0x7D);
    CheckRegisterByte(RegisterType::E, 0xA9);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x37);
    CheckRegisterByte(RegisterType::L, 0x15);
    WriteRegisterWord(RegisterType::PC, 0x4425);
    WriteRegisterWord(RegisterType::SP, 0x668B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4424, 0x42);
}

void test_42_0071()
{
    if (skip_test_42_0071)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4B47);
    WriteRegisterWord(RegisterType::SP, 0x2CAD);
    WriteRegisterByte(RegisterType::A, 0x8A);
    WriteRegisterByte(RegisterType::B, 0xBD);
    WriteRegisterByte(RegisterType::C, 0x9F);
    WriteRegisterByte(RegisterType::D, 0xF6);
    WriteRegisterByte(RegisterType::E, 0x3C);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x13);
    WriteRegisterByte(RegisterType::L, 0xF7);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x4B47, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8A);
    CheckRegisterByte(RegisterType::B, 0xF6);
    CheckRegisterByte(RegisterType::C, 0x9F);
    CheckRegisterByte(RegisterType::D, 0xF6);
    CheckRegisterByte(RegisterType::E, 0x3C);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x13);
    CheckRegisterByte(RegisterType::L, 0xF7);
    WriteRegisterWord(RegisterType::PC, 0x4B48);
    WriteRegisterWord(RegisterType::SP, 0x2CAD);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4B47, 0x42);
}

void test_42_0072()
{
    if (skip_test_42_0072)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC123);
    WriteRegisterWord(RegisterType::SP, 0x6EA7);
    WriteRegisterByte(RegisterType::A, 0x4A);
    WriteRegisterByte(RegisterType::B, 0xA8);
    WriteRegisterByte(RegisterType::C, 0xEF);
    WriteRegisterByte(RegisterType::D, 0x47);
    WriteRegisterByte(RegisterType::E, 0xA4);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x4F);
    WriteRegisterByte(RegisterType::L, 0x6D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC123, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4A);
    CheckRegisterByte(RegisterType::B, 0x47);
    CheckRegisterByte(RegisterType::C, 0xEF);
    CheckRegisterByte(RegisterType::D, 0x47);
    CheckRegisterByte(RegisterType::E, 0xA4);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x4F);
    CheckRegisterByte(RegisterType::L, 0x6D);
    WriteRegisterWord(RegisterType::PC, 0xC124);
    WriteRegisterWord(RegisterType::SP, 0x6EA7);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xC123, 0x42);
}

void test_42_0073()
{
    if (skip_test_42_0073)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0946);
    WriteRegisterWord(RegisterType::SP, 0x10CE);
    WriteRegisterByte(RegisterType::A, 0xB5);
    WriteRegisterByte(RegisterType::B, 0x93);
    WriteRegisterByte(RegisterType::C, 0xD1);
    WriteRegisterByte(RegisterType::D, 0xCE);
    WriteRegisterByte(RegisterType::E, 0xD6);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x7E);
    WriteRegisterByte(RegisterType::L, 0x82);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0946, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB5);
    CheckRegisterByte(RegisterType::B, 0xCE);
    CheckRegisterByte(RegisterType::C, 0xD1);
    CheckRegisterByte(RegisterType::D, 0xCE);
    CheckRegisterByte(RegisterType::E, 0xD6);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x7E);
    CheckRegisterByte(RegisterType::L, 0x82);
    WriteRegisterWord(RegisterType::PC, 0x0947);
    WriteRegisterWord(RegisterType::SP, 0x10CE);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0946, 0x42);
}

void test_42_0074()
{
    if (skip_test_42_0074)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC0F6);
    WriteRegisterWord(RegisterType::SP, 0xA7FD);
    WriteRegisterByte(RegisterType::A, 0x50);
    WriteRegisterByte(RegisterType::B, 0x76);
    WriteRegisterByte(RegisterType::C, 0xDF);
    WriteRegisterByte(RegisterType::D, 0x7B);
    WriteRegisterByte(RegisterType::E, 0x67);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x74);
    WriteRegisterByte(RegisterType::L, 0xCD);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC0F6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x50);
    CheckRegisterByte(RegisterType::B, 0x7B);
    CheckRegisterByte(RegisterType::C, 0xDF);
    CheckRegisterByte(RegisterType::D, 0x7B);
    CheckRegisterByte(RegisterType::E, 0x67);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x74);
    CheckRegisterByte(RegisterType::L, 0xCD);
    WriteRegisterWord(RegisterType::PC, 0xC0F7);
    WriteRegisterWord(RegisterType::SP, 0xA7FD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC0F6, 0x42);
}

void test_42_0075()
{
    if (skip_test_42_0075)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xECFC);
    WriteRegisterWord(RegisterType::SP, 0xED08);
    WriteRegisterByte(RegisterType::A, 0x83);
    WriteRegisterByte(RegisterType::B, 0x1F);
    WriteRegisterByte(RegisterType::C, 0x3B);
    WriteRegisterByte(RegisterType::D, 0xD3);
    WriteRegisterByte(RegisterType::E, 0x0C);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x0B);
    WriteRegisterByte(RegisterType::L, 0x47);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xECFC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x83);
    CheckRegisterByte(RegisterType::B, 0xD3);
    CheckRegisterByte(RegisterType::C, 0x3B);
    CheckRegisterByte(RegisterType::D, 0xD3);
    CheckRegisterByte(RegisterType::E, 0x0C);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x0B);
    CheckRegisterByte(RegisterType::L, 0x47);
    WriteRegisterWord(RegisterType::PC, 0xECFD);
    WriteRegisterWord(RegisterType::SP, 0xED08);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xECFC, 0x42);
}

void test_42_0076()
{
    if (skip_test_42_0076)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x175B);
    WriteRegisterWord(RegisterType::SP, 0x5548);
    WriteRegisterByte(RegisterType::A, 0xBD);
    WriteRegisterByte(RegisterType::B, 0x57);
    WriteRegisterByte(RegisterType::C, 0x30);
    WriteRegisterByte(RegisterType::D, 0x6A);
    WriteRegisterByte(RegisterType::E, 0x8F);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xA0);
    WriteRegisterByte(RegisterType::L, 0x59);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x175B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBD);
    CheckRegisterByte(RegisterType::B, 0x6A);
    CheckRegisterByte(RegisterType::C, 0x30);
    CheckRegisterByte(RegisterType::D, 0x6A);
    CheckRegisterByte(RegisterType::E, 0x8F);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xA0);
    CheckRegisterByte(RegisterType::L, 0x59);
    WriteRegisterWord(RegisterType::PC, 0x175C);
    WriteRegisterWord(RegisterType::SP, 0x5548);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x175B, 0x42);
}

void test_42_0077()
{
    if (skip_test_42_0077)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCBEE);
    WriteRegisterWord(RegisterType::SP, 0x3A78);
    WriteRegisterByte(RegisterType::A, 0xB5);
    WriteRegisterByte(RegisterType::B, 0x81);
    WriteRegisterByte(RegisterType::C, 0x35);
    WriteRegisterByte(RegisterType::D, 0xBE);
    WriteRegisterByte(RegisterType::E, 0x93);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x61);
    WriteRegisterByte(RegisterType::L, 0x50);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xCBEE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB5);
    CheckRegisterByte(RegisterType::B, 0xBE);
    CheckRegisterByte(RegisterType::C, 0x35);
    CheckRegisterByte(RegisterType::D, 0xBE);
    CheckRegisterByte(RegisterType::E, 0x93);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x61);
    CheckRegisterByte(RegisterType::L, 0x50);
    WriteRegisterWord(RegisterType::PC, 0xCBEF);
    WriteRegisterWord(RegisterType::SP, 0x3A78);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xCBEE, 0x42);
}

void test_42_0078()
{
    if (skip_test_42_0078)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7DC6);
    WriteRegisterWord(RegisterType::SP, 0xB8FC);
    WriteRegisterByte(RegisterType::A, 0xC8);
    WriteRegisterByte(RegisterType::B, 0xF1);
    WriteRegisterByte(RegisterType::C, 0x7F);
    WriteRegisterByte(RegisterType::D, 0x16);
    WriteRegisterByte(RegisterType::E, 0x2A);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x35);
    WriteRegisterByte(RegisterType::L, 0x66);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7DC6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC8);
    CheckRegisterByte(RegisterType::B, 0x16);
    CheckRegisterByte(RegisterType::C, 0x7F);
    CheckRegisterByte(RegisterType::D, 0x16);
    CheckRegisterByte(RegisterType::E, 0x2A);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x35);
    CheckRegisterByte(RegisterType::L, 0x66);
    WriteRegisterWord(RegisterType::PC, 0x7DC7);
    WriteRegisterWord(RegisterType::SP, 0xB8FC);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7DC6, 0x42);
}

void test_42_0079()
{
    if (skip_test_42_0079)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x530E);
    WriteRegisterWord(RegisterType::SP, 0xF49B);
    WriteRegisterByte(RegisterType::A, 0x67);
    WriteRegisterByte(RegisterType::B, 0xE3);
    WriteRegisterByte(RegisterType::C, 0xD0);
    WriteRegisterByte(RegisterType::D, 0x11);
    WriteRegisterByte(RegisterType::E, 0x95);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xCF);
    WriteRegisterByte(RegisterType::L, 0xA5);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x530E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x67);
    CheckRegisterByte(RegisterType::B, 0x11);
    CheckRegisterByte(RegisterType::C, 0xD0);
    CheckRegisterByte(RegisterType::D, 0x11);
    CheckRegisterByte(RegisterType::E, 0x95);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xCF);
    CheckRegisterByte(RegisterType::L, 0xA5);
    WriteRegisterWord(RegisterType::PC, 0x530F);
    WriteRegisterWord(RegisterType::SP, 0xF49B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x530E, 0x42);
}

void test_42_007A()
{
    if (skip_test_42_007A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC435);
    WriteRegisterWord(RegisterType::SP, 0x284A);
    WriteRegisterByte(RegisterType::A, 0xDD);
    WriteRegisterByte(RegisterType::B, 0xED);
    WriteRegisterByte(RegisterType::C, 0x45);
    WriteRegisterByte(RegisterType::D, 0xE0);
    WriteRegisterByte(RegisterType::E, 0xD2);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x42);
    WriteRegisterByte(RegisterType::L, 0x73);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC435, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDD);
    CheckRegisterByte(RegisterType::B, 0xE0);
    CheckRegisterByte(RegisterType::C, 0x45);
    CheckRegisterByte(RegisterType::D, 0xE0);
    CheckRegisterByte(RegisterType::E, 0xD2);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x42);
    CheckRegisterByte(RegisterType::L, 0x73);
    WriteRegisterWord(RegisterType::PC, 0xC436);
    WriteRegisterWord(RegisterType::SP, 0x284A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC435, 0x42);
}

void test_42_007B()
{
    if (skip_test_42_007B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBCA1);
    WriteRegisterWord(RegisterType::SP, 0x1F9C);
    WriteRegisterByte(RegisterType::A, 0x43);
    WriteRegisterByte(RegisterType::B, 0x5A);
    WriteRegisterByte(RegisterType::C, 0xC5);
    WriteRegisterByte(RegisterType::D, 0xFF);
    WriteRegisterByte(RegisterType::E, 0x3E);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x5C);
    WriteRegisterByte(RegisterType::L, 0x57);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBCA1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x43);
    CheckRegisterByte(RegisterType::B, 0xFF);
    CheckRegisterByte(RegisterType::C, 0xC5);
    CheckRegisterByte(RegisterType::D, 0xFF);
    CheckRegisterByte(RegisterType::E, 0x3E);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x5C);
    CheckRegisterByte(RegisterType::L, 0x57);
    WriteRegisterWord(RegisterType::PC, 0xBCA2);
    WriteRegisterWord(RegisterType::SP, 0x1F9C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xBCA1, 0x42);
}

void test_42_007C()
{
    if (skip_test_42_007C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x774F);
    WriteRegisterWord(RegisterType::SP, 0x895C);
    WriteRegisterByte(RegisterType::A, 0xD8);
    WriteRegisterByte(RegisterType::B, 0x4D);
    WriteRegisterByte(RegisterType::C, 0xD2);
    WriteRegisterByte(RegisterType::D, 0xA8);
    WriteRegisterByte(RegisterType::E, 0x00);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x6D);
    WriteRegisterByte(RegisterType::L, 0x8D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x774F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD8);
    CheckRegisterByte(RegisterType::B, 0xA8);
    CheckRegisterByte(RegisterType::C, 0xD2);
    CheckRegisterByte(RegisterType::D, 0xA8);
    CheckRegisterByte(RegisterType::E, 0x00);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x6D);
    CheckRegisterByte(RegisterType::L, 0x8D);
    WriteRegisterWord(RegisterType::PC, 0x7750);
    WriteRegisterWord(RegisterType::SP, 0x895C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x774F, 0x42);
}

void test_42_007D()
{
    if (skip_test_42_007D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x95C6);
    WriteRegisterWord(RegisterType::SP, 0xEF4A);
    WriteRegisterByte(RegisterType::A, 0x62);
    WriteRegisterByte(RegisterType::B, 0x1F);
    WriteRegisterByte(RegisterType::C, 0xEA);
    WriteRegisterByte(RegisterType::D, 0x02);
    WriteRegisterByte(RegisterType::E, 0x99);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xD6);
    WriteRegisterByte(RegisterType::L, 0x60);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x95C6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x62);
    CheckRegisterByte(RegisterType::B, 0x02);
    CheckRegisterByte(RegisterType::C, 0xEA);
    CheckRegisterByte(RegisterType::D, 0x02);
    CheckRegisterByte(RegisterType::E, 0x99);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xD6);
    CheckRegisterByte(RegisterType::L, 0x60);
    WriteRegisterWord(RegisterType::PC, 0x95C7);
    WriteRegisterWord(RegisterType::SP, 0xEF4A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x95C6, 0x42);
}

void test_42_007E()
{
    if (skip_test_42_007E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x895C);
    WriteRegisterWord(RegisterType::SP, 0x40F2);
    WriteRegisterByte(RegisterType::A, 0xE3);
    WriteRegisterByte(RegisterType::B, 0xE8);
    WriteRegisterByte(RegisterType::C, 0xDC);
    WriteRegisterByte(RegisterType::D, 0x21);
    WriteRegisterByte(RegisterType::E, 0xD9);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x1E);
    WriteRegisterByte(RegisterType::L, 0x73);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x895C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE3);
    CheckRegisterByte(RegisterType::B, 0x21);
    CheckRegisterByte(RegisterType::C, 0xDC);
    CheckRegisterByte(RegisterType::D, 0x21);
    CheckRegisterByte(RegisterType::E, 0xD9);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x1E);
    CheckRegisterByte(RegisterType::L, 0x73);
    WriteRegisterWord(RegisterType::PC, 0x895D);
    WriteRegisterWord(RegisterType::SP, 0x40F2);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x895C, 0x42);
}

void test_42_007F()
{
    if (skip_test_42_007F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1DCD);
    WriteRegisterWord(RegisterType::SP, 0xDC24);
    WriteRegisterByte(RegisterType::A, 0xD4);
    WriteRegisterByte(RegisterType::B, 0x32);
    WriteRegisterByte(RegisterType::C, 0xCC);
    WriteRegisterByte(RegisterType::D, 0xE8);
    WriteRegisterByte(RegisterType::E, 0x57);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x0B);
    WriteRegisterByte(RegisterType::L, 0x92);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1DCD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD4);
    CheckRegisterByte(RegisterType::B, 0xE8);
    CheckRegisterByte(RegisterType::C, 0xCC);
    CheckRegisterByte(RegisterType::D, 0xE8);
    CheckRegisterByte(RegisterType::E, 0x57);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x0B);
    CheckRegisterByte(RegisterType::L, 0x92);
    WriteRegisterWord(RegisterType::PC, 0x1DCE);
    WriteRegisterWord(RegisterType::SP, 0xDC24);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1DCD, 0x42);
}

void test_42_0080()
{
    if (skip_test_42_0080)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAFD0);
    WriteRegisterWord(RegisterType::SP, 0xA543);
    WriteRegisterByte(RegisterType::A, 0x41);
    WriteRegisterByte(RegisterType::B, 0xE6);
    WriteRegisterByte(RegisterType::C, 0x5D);
    WriteRegisterByte(RegisterType::D, 0x3F);
    WriteRegisterByte(RegisterType::E, 0xC1);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x3F);
    WriteRegisterByte(RegisterType::L, 0x17);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xAFD0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x41);
    CheckRegisterByte(RegisterType::B, 0x3F);
    CheckRegisterByte(RegisterType::C, 0x5D);
    CheckRegisterByte(RegisterType::D, 0x3F);
    CheckRegisterByte(RegisterType::E, 0xC1);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x3F);
    CheckRegisterByte(RegisterType::L, 0x17);
    WriteRegisterWord(RegisterType::PC, 0xAFD1);
    WriteRegisterWord(RegisterType::SP, 0xA543);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAFD0, 0x42);
}

void test_42_0081()
{
    if (skip_test_42_0081)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD66E);
    WriteRegisterWord(RegisterType::SP, 0x7682);
    WriteRegisterByte(RegisterType::A, 0x76);
    WriteRegisterByte(RegisterType::B, 0xBB);
    WriteRegisterByte(RegisterType::C, 0x6B);
    WriteRegisterByte(RegisterType::D, 0xAB);
    WriteRegisterByte(RegisterType::E, 0xA4);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x45);
    WriteRegisterByte(RegisterType::L, 0x9C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD66E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x76);
    CheckRegisterByte(RegisterType::B, 0xAB);
    CheckRegisterByte(RegisterType::C, 0x6B);
    CheckRegisterByte(RegisterType::D, 0xAB);
    CheckRegisterByte(RegisterType::E, 0xA4);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x45);
    CheckRegisterByte(RegisterType::L, 0x9C);
    WriteRegisterWord(RegisterType::PC, 0xD66F);
    WriteRegisterWord(RegisterType::SP, 0x7682);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD66E, 0x42);
}

void test_42_0082()
{
    if (skip_test_42_0082)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2A4E);
    WriteRegisterWord(RegisterType::SP, 0x0E8E);
    WriteRegisterByte(RegisterType::A, 0x9F);
    WriteRegisterByte(RegisterType::B, 0xCC);
    WriteRegisterByte(RegisterType::C, 0x31);
    WriteRegisterByte(RegisterType::D, 0x36);
    WriteRegisterByte(RegisterType::E, 0xCE);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x72);
    WriteRegisterByte(RegisterType::L, 0x0B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x2A4E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9F);
    CheckRegisterByte(RegisterType::B, 0x36);
    CheckRegisterByte(RegisterType::C, 0x31);
    CheckRegisterByte(RegisterType::D, 0x36);
    CheckRegisterByte(RegisterType::E, 0xCE);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x72);
    CheckRegisterByte(RegisterType::L, 0x0B);
    WriteRegisterWord(RegisterType::PC, 0x2A4F);
    WriteRegisterWord(RegisterType::SP, 0x0E8E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2A4E, 0x42);
}

void test_42_0083()
{
    if (skip_test_42_0083)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0A9F);
    WriteRegisterWord(RegisterType::SP, 0x9E4C);
    WriteRegisterByte(RegisterType::A, 0xB9);
    WriteRegisterByte(RegisterType::B, 0xF7);
    WriteRegisterByte(RegisterType::C, 0xC2);
    WriteRegisterByte(RegisterType::D, 0x1E);
    WriteRegisterByte(RegisterType::E, 0x3B);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x02);
    WriteRegisterByte(RegisterType::L, 0xC6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0A9F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB9);
    CheckRegisterByte(RegisterType::B, 0x1E);
    CheckRegisterByte(RegisterType::C, 0xC2);
    CheckRegisterByte(RegisterType::D, 0x1E);
    CheckRegisterByte(RegisterType::E, 0x3B);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x02);
    CheckRegisterByte(RegisterType::L, 0xC6);
    WriteRegisterWord(RegisterType::PC, 0x0AA0);
    WriteRegisterWord(RegisterType::SP, 0x9E4C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0A9F, 0x42);
}

void test_42_0084()
{
    if (skip_test_42_0084)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6AFD);
    WriteRegisterWord(RegisterType::SP, 0xC44D);
    WriteRegisterByte(RegisterType::A, 0x8C);
    WriteRegisterByte(RegisterType::B, 0xE0);
    WriteRegisterByte(RegisterType::C, 0xEE);
    WriteRegisterByte(RegisterType::D, 0x01);
    WriteRegisterByte(RegisterType::E, 0xEB);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xA6);
    WriteRegisterByte(RegisterType::L, 0xF7);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6AFD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8C);
    CheckRegisterByte(RegisterType::B, 0x01);
    CheckRegisterByte(RegisterType::C, 0xEE);
    CheckRegisterByte(RegisterType::D, 0x01);
    CheckRegisterByte(RegisterType::E, 0xEB);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xA6);
    CheckRegisterByte(RegisterType::L, 0xF7);
    WriteRegisterWord(RegisterType::PC, 0x6AFE);
    WriteRegisterWord(RegisterType::SP, 0xC44D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6AFD, 0x42);
}

void test_42_0085()
{
    if (skip_test_42_0085)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x41AC);
    WriteRegisterWord(RegisterType::SP, 0x7093);
    WriteRegisterByte(RegisterType::A, 0x26);
    WriteRegisterByte(RegisterType::B, 0xA7);
    WriteRegisterByte(RegisterType::C, 0xE2);
    WriteRegisterByte(RegisterType::D, 0xE1);
    WriteRegisterByte(RegisterType::E, 0x6E);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x81);
    WriteRegisterByte(RegisterType::L, 0x77);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x41AC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x26);
    CheckRegisterByte(RegisterType::B, 0xE1);
    CheckRegisterByte(RegisterType::C, 0xE2);
    CheckRegisterByte(RegisterType::D, 0xE1);
    CheckRegisterByte(RegisterType::E, 0x6E);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x81);
    CheckRegisterByte(RegisterType::L, 0x77);
    WriteRegisterWord(RegisterType::PC, 0x41AD);
    WriteRegisterWord(RegisterType::SP, 0x7093);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x41AC, 0x42);
}

void test_42_0086()
{
    if (skip_test_42_0086)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x745C);
    WriteRegisterWord(RegisterType::SP, 0xE9F3);
    WriteRegisterByte(RegisterType::A, 0xFC);
    WriteRegisterByte(RegisterType::B, 0x1E);
    WriteRegisterByte(RegisterType::C, 0x31);
    WriteRegisterByte(RegisterType::D, 0xBA);
    WriteRegisterByte(RegisterType::E, 0x52);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x55);
    WriteRegisterByte(RegisterType::L, 0xA4);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x745C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFC);
    CheckRegisterByte(RegisterType::B, 0xBA);
    CheckRegisterByte(RegisterType::C, 0x31);
    CheckRegisterByte(RegisterType::D, 0xBA);
    CheckRegisterByte(RegisterType::E, 0x52);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x55);
    CheckRegisterByte(RegisterType::L, 0xA4);
    WriteRegisterWord(RegisterType::PC, 0x745D);
    WriteRegisterWord(RegisterType::SP, 0xE9F3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x745C, 0x42);
}

void test_42_0087()
{
    if (skip_test_42_0087)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x889F);
    WriteRegisterWord(RegisterType::SP, 0xC271);
    WriteRegisterByte(RegisterType::A, 0x61);
    WriteRegisterByte(RegisterType::B, 0x36);
    WriteRegisterByte(RegisterType::C, 0xDD);
    WriteRegisterByte(RegisterType::D, 0x06);
    WriteRegisterByte(RegisterType::E, 0xAA);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x66);
    WriteRegisterByte(RegisterType::L, 0x88);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x889F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x61);
    CheckRegisterByte(RegisterType::B, 0x06);
    CheckRegisterByte(RegisterType::C, 0xDD);
    CheckRegisterByte(RegisterType::D, 0x06);
    CheckRegisterByte(RegisterType::E, 0xAA);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x66);
    CheckRegisterByte(RegisterType::L, 0x88);
    WriteRegisterWord(RegisterType::PC, 0x88A0);
    WriteRegisterWord(RegisterType::SP, 0xC271);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x889F, 0x42);
}

void test_42_0088()
{
    if (skip_test_42_0088)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7110);
    WriteRegisterWord(RegisterType::SP, 0xDB17);
    WriteRegisterByte(RegisterType::A, 0x41);
    WriteRegisterByte(RegisterType::B, 0x8D);
    WriteRegisterByte(RegisterType::C, 0x36);
    WriteRegisterByte(RegisterType::D, 0x0C);
    WriteRegisterByte(RegisterType::E, 0x39);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x45);
    WriteRegisterByte(RegisterType::L, 0x5C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7110, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x41);
    CheckRegisterByte(RegisterType::B, 0x0C);
    CheckRegisterByte(RegisterType::C, 0x36);
    CheckRegisterByte(RegisterType::D, 0x0C);
    CheckRegisterByte(RegisterType::E, 0x39);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x45);
    CheckRegisterByte(RegisterType::L, 0x5C);
    WriteRegisterWord(RegisterType::PC, 0x7111);
    WriteRegisterWord(RegisterType::SP, 0xDB17);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7110, 0x42);
}

void test_42_0089()
{
    if (skip_test_42_0089)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5920);
    WriteRegisterWord(RegisterType::SP, 0x54B4);
    WriteRegisterByte(RegisterType::A, 0xF6);
    WriteRegisterByte(RegisterType::B, 0x6C);
    WriteRegisterByte(RegisterType::C, 0xDE);
    WriteRegisterByte(RegisterType::D, 0xA8);
    WriteRegisterByte(RegisterType::E, 0x34);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x9A);
    WriteRegisterByte(RegisterType::L, 0x92);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5920, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF6);
    CheckRegisterByte(RegisterType::B, 0xA8);
    CheckRegisterByte(RegisterType::C, 0xDE);
    CheckRegisterByte(RegisterType::D, 0xA8);
    CheckRegisterByte(RegisterType::E, 0x34);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x9A);
    CheckRegisterByte(RegisterType::L, 0x92);
    WriteRegisterWord(RegisterType::PC, 0x5921);
    WriteRegisterWord(RegisterType::SP, 0x54B4);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5920, 0x42);
}

void test_42_008A()
{
    if (skip_test_42_008A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE2D9);
    WriteRegisterWord(RegisterType::SP, 0xB1FB);
    WriteRegisterByte(RegisterType::A, 0x27);
    WriteRegisterByte(RegisterType::B, 0x3A);
    WriteRegisterByte(RegisterType::C, 0x42);
    WriteRegisterByte(RegisterType::D, 0x98);
    WriteRegisterByte(RegisterType::E, 0x03);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xC3);
    WriteRegisterByte(RegisterType::L, 0x50);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE2D9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x27);
    CheckRegisterByte(RegisterType::B, 0x98);
    CheckRegisterByte(RegisterType::C, 0x42);
    CheckRegisterByte(RegisterType::D, 0x98);
    CheckRegisterByte(RegisterType::E, 0x03);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xC3);
    CheckRegisterByte(RegisterType::L, 0x50);
    WriteRegisterWord(RegisterType::PC, 0xE2DA);
    WriteRegisterWord(RegisterType::SP, 0xB1FB);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE2D9, 0x42);
}

void test_42_008B()
{
    if (skip_test_42_008B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAB43);
    WriteRegisterWord(RegisterType::SP, 0x4B6C);
    WriteRegisterByte(RegisterType::A, 0xAD);
    WriteRegisterByte(RegisterType::B, 0x44);
    WriteRegisterByte(RegisterType::C, 0xE6);
    WriteRegisterByte(RegisterType::D, 0x75);
    WriteRegisterByte(RegisterType::E, 0x8B);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x7D);
    WriteRegisterByte(RegisterType::L, 0x19);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xAB43, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAD);
    CheckRegisterByte(RegisterType::B, 0x75);
    CheckRegisterByte(RegisterType::C, 0xE6);
    CheckRegisterByte(RegisterType::D, 0x75);
    CheckRegisterByte(RegisterType::E, 0x8B);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x7D);
    CheckRegisterByte(RegisterType::L, 0x19);
    WriteRegisterWord(RegisterType::PC, 0xAB44);
    WriteRegisterWord(RegisterType::SP, 0x4B6C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xAB43, 0x42);
}

void test_42_008C()
{
    if (skip_test_42_008C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB5C5);
    WriteRegisterWord(RegisterType::SP, 0xD480);
    WriteRegisterByte(RegisterType::A, 0x45);
    WriteRegisterByte(RegisterType::B, 0x6E);
    WriteRegisterByte(RegisterType::C, 0x91);
    WriteRegisterByte(RegisterType::D, 0x66);
    WriteRegisterByte(RegisterType::E, 0xA9);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xC0);
    WriteRegisterByte(RegisterType::L, 0x59);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB5C5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x45);
    CheckRegisterByte(RegisterType::B, 0x66);
    CheckRegisterByte(RegisterType::C, 0x91);
    CheckRegisterByte(RegisterType::D, 0x66);
    CheckRegisterByte(RegisterType::E, 0xA9);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xC0);
    CheckRegisterByte(RegisterType::L, 0x59);
    WriteRegisterWord(RegisterType::PC, 0xB5C6);
    WriteRegisterWord(RegisterType::SP, 0xD480);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB5C5, 0x42);
}

void test_42_008D()
{
    if (skip_test_42_008D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA45B);
    WriteRegisterWord(RegisterType::SP, 0x40E7);
    WriteRegisterByte(RegisterType::A, 0x5B);
    WriteRegisterByte(RegisterType::B, 0x01);
    WriteRegisterByte(RegisterType::C, 0xD6);
    WriteRegisterByte(RegisterType::D, 0x0D);
    WriteRegisterByte(RegisterType::E, 0x62);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x9A);
    WriteRegisterByte(RegisterType::L, 0x9C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA45B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5B);
    CheckRegisterByte(RegisterType::B, 0x0D);
    CheckRegisterByte(RegisterType::C, 0xD6);
    CheckRegisterByte(RegisterType::D, 0x0D);
    CheckRegisterByte(RegisterType::E, 0x62);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x9A);
    CheckRegisterByte(RegisterType::L, 0x9C);
    WriteRegisterWord(RegisterType::PC, 0xA45C);
    WriteRegisterWord(RegisterType::SP, 0x40E7);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA45B, 0x42);
}

void test_42_008E()
{
    if (skip_test_42_008E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBF32);
    WriteRegisterWord(RegisterType::SP, 0x3147);
    WriteRegisterByte(RegisterType::A, 0x18);
    WriteRegisterByte(RegisterType::B, 0x3F);
    WriteRegisterByte(RegisterType::C, 0xC1);
    WriteRegisterByte(RegisterType::D, 0x03);
    WriteRegisterByte(RegisterType::E, 0xD2);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x91);
    WriteRegisterByte(RegisterType::L, 0xDC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBF32, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x18);
    CheckRegisterByte(RegisterType::B, 0x03);
    CheckRegisterByte(RegisterType::C, 0xC1);
    CheckRegisterByte(RegisterType::D, 0x03);
    CheckRegisterByte(RegisterType::E, 0xD2);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x91);
    CheckRegisterByte(RegisterType::L, 0xDC);
    WriteRegisterWord(RegisterType::PC, 0xBF33);
    WriteRegisterWord(RegisterType::SP, 0x3147);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBF32, 0x42);
}

void test_42_008F()
{
    if (skip_test_42_008F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2126);
    WriteRegisterWord(RegisterType::SP, 0x943C);
    WriteRegisterByte(RegisterType::A, 0xA7);
    WriteRegisterByte(RegisterType::B, 0xB2);
    WriteRegisterByte(RegisterType::C, 0x10);
    WriteRegisterByte(RegisterType::D, 0x91);
    WriteRegisterByte(RegisterType::E, 0xB4);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x52);
    WriteRegisterByte(RegisterType::L, 0xDB);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2126, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA7);
    CheckRegisterByte(RegisterType::B, 0x91);
    CheckRegisterByte(RegisterType::C, 0x10);
    CheckRegisterByte(RegisterType::D, 0x91);
    CheckRegisterByte(RegisterType::E, 0xB4);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x52);
    CheckRegisterByte(RegisterType::L, 0xDB);
    WriteRegisterWord(RegisterType::PC, 0x2127);
    WriteRegisterWord(RegisterType::SP, 0x943C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2126, 0x42);
}

void test_42_0090()
{
    if (skip_test_42_0090)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB0CD);
    WriteRegisterWord(RegisterType::SP, 0x921E);
    WriteRegisterByte(RegisterType::A, 0xF2);
    WriteRegisterByte(RegisterType::B, 0x24);
    WriteRegisterByte(RegisterType::C, 0xB8);
    WriteRegisterByte(RegisterType::D, 0x77);
    WriteRegisterByte(RegisterType::E, 0x9F);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x5B);
    WriteRegisterByte(RegisterType::L, 0x2C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB0CD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF2);
    CheckRegisterByte(RegisterType::B, 0x77);
    CheckRegisterByte(RegisterType::C, 0xB8);
    CheckRegisterByte(RegisterType::D, 0x77);
    CheckRegisterByte(RegisterType::E, 0x9F);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x5B);
    CheckRegisterByte(RegisterType::L, 0x2C);
    WriteRegisterWord(RegisterType::PC, 0xB0CE);
    WriteRegisterWord(RegisterType::SP, 0x921E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB0CD, 0x42);
}

void test_42_0091()
{
    if (skip_test_42_0091)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEB10);
    WriteRegisterWord(RegisterType::SP, 0x2A7F);
    WriteRegisterByte(RegisterType::A, 0x21);
    WriteRegisterByte(RegisterType::B, 0x9D);
    WriteRegisterByte(RegisterType::C, 0xE0);
    WriteRegisterByte(RegisterType::D, 0xF5);
    WriteRegisterByte(RegisterType::E, 0x67);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xC0);
    WriteRegisterByte(RegisterType::L, 0x06);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xEB10, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x21);
    CheckRegisterByte(RegisterType::B, 0xF5);
    CheckRegisterByte(RegisterType::C, 0xE0);
    CheckRegisterByte(RegisterType::D, 0xF5);
    CheckRegisterByte(RegisterType::E, 0x67);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xC0);
    CheckRegisterByte(RegisterType::L, 0x06);
    WriteRegisterWord(RegisterType::PC, 0xEB11);
    WriteRegisterWord(RegisterType::SP, 0x2A7F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xEB10, 0x42);
}

void test_42_0092()
{
    if (skip_test_42_0092)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6BF0);
    WriteRegisterWord(RegisterType::SP, 0x239F);
    WriteRegisterByte(RegisterType::A, 0xDF);
    WriteRegisterByte(RegisterType::B, 0x82);
    WriteRegisterByte(RegisterType::C, 0x4C);
    WriteRegisterByte(RegisterType::D, 0x36);
    WriteRegisterByte(RegisterType::E, 0xD6);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xEA);
    WriteRegisterByte(RegisterType::L, 0xE5);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6BF0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDF);
    CheckRegisterByte(RegisterType::B, 0x36);
    CheckRegisterByte(RegisterType::C, 0x4C);
    CheckRegisterByte(RegisterType::D, 0x36);
    CheckRegisterByte(RegisterType::E, 0xD6);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xEA);
    CheckRegisterByte(RegisterType::L, 0xE5);
    WriteRegisterWord(RegisterType::PC, 0x6BF1);
    WriteRegisterWord(RegisterType::SP, 0x239F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6BF0, 0x42);
}

void test_42_0093()
{
    if (skip_test_42_0093)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE532);
    WriteRegisterWord(RegisterType::SP, 0x1FB5);
    WriteRegisterByte(RegisterType::A, 0x3D);
    WriteRegisterByte(RegisterType::B, 0xC0);
    WriteRegisterByte(RegisterType::C, 0xD6);
    WriteRegisterByte(RegisterType::D, 0xED);
    WriteRegisterByte(RegisterType::E, 0xD2);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x37);
    WriteRegisterByte(RegisterType::L, 0xB9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE532, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3D);
    CheckRegisterByte(RegisterType::B, 0xED);
    CheckRegisterByte(RegisterType::C, 0xD6);
    CheckRegisterByte(RegisterType::D, 0xED);
    CheckRegisterByte(RegisterType::E, 0xD2);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x37);
    CheckRegisterByte(RegisterType::L, 0xB9);
    WriteRegisterWord(RegisterType::PC, 0xE533);
    WriteRegisterWord(RegisterType::SP, 0x1FB5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE532, 0x42);
}

void test_42_0094()
{
    if (skip_test_42_0094)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x40DA);
    WriteRegisterWord(RegisterType::SP, 0xAAC9);
    WriteRegisterByte(RegisterType::A, 0x50);
    WriteRegisterByte(RegisterType::B, 0x02);
    WriteRegisterByte(RegisterType::C, 0x4F);
    WriteRegisterByte(RegisterType::D, 0x4D);
    WriteRegisterByte(RegisterType::E, 0x2F);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x37);
    WriteRegisterByte(RegisterType::L, 0x5F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x40DA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x50);
    CheckRegisterByte(RegisterType::B, 0x4D);
    CheckRegisterByte(RegisterType::C, 0x4F);
    CheckRegisterByte(RegisterType::D, 0x4D);
    CheckRegisterByte(RegisterType::E, 0x2F);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x37);
    CheckRegisterByte(RegisterType::L, 0x5F);
    WriteRegisterWord(RegisterType::PC, 0x40DB);
    WriteRegisterWord(RegisterType::SP, 0xAAC9);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x40DA, 0x42);
}

void test_42_0095()
{
    if (skip_test_42_0095)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCBE0);
    WriteRegisterWord(RegisterType::SP, 0x6E8C);
    WriteRegisterByte(RegisterType::A, 0xFF);
    WriteRegisterByte(RegisterType::B, 0x0F);
    WriteRegisterByte(RegisterType::C, 0xB2);
    WriteRegisterByte(RegisterType::D, 0x4B);
    WriteRegisterByte(RegisterType::E, 0x31);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x39);
    WriteRegisterByte(RegisterType::L, 0x0E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xCBE0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFF);
    CheckRegisterByte(RegisterType::B, 0x4B);
    CheckRegisterByte(RegisterType::C, 0xB2);
    CheckRegisterByte(RegisterType::D, 0x4B);
    CheckRegisterByte(RegisterType::E, 0x31);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x39);
    CheckRegisterByte(RegisterType::L, 0x0E);
    WriteRegisterWord(RegisterType::PC, 0xCBE1);
    WriteRegisterWord(RegisterType::SP, 0x6E8C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xCBE0, 0x42);
}

void test_42_0096()
{
    if (skip_test_42_0096)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA57F);
    WriteRegisterWord(RegisterType::SP, 0xE344);
    WriteRegisterByte(RegisterType::A, 0x1E);
    WriteRegisterByte(RegisterType::B, 0x34);
    WriteRegisterByte(RegisterType::C, 0x82);
    WriteRegisterByte(RegisterType::D, 0x37);
    WriteRegisterByte(RegisterType::E, 0x83);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xB6);
    WriteRegisterByte(RegisterType::L, 0x37);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA57F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1E);
    CheckRegisterByte(RegisterType::B, 0x37);
    CheckRegisterByte(RegisterType::C, 0x82);
    CheckRegisterByte(RegisterType::D, 0x37);
    CheckRegisterByte(RegisterType::E, 0x83);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xB6);
    CheckRegisterByte(RegisterType::L, 0x37);
    WriteRegisterWord(RegisterType::PC, 0xA580);
    WriteRegisterWord(RegisterType::SP, 0xE344);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA57F, 0x42);
}

void test_42_0097()
{
    if (skip_test_42_0097)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDD6C);
    WriteRegisterWord(RegisterType::SP, 0xB6F1);
    WriteRegisterByte(RegisterType::A, 0xF6);
    WriteRegisterByte(RegisterType::B, 0x1A);
    WriteRegisterByte(RegisterType::C, 0x72);
    WriteRegisterByte(RegisterType::D, 0xEA);
    WriteRegisterByte(RegisterType::E, 0xB4);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x5E);
    WriteRegisterByte(RegisterType::L, 0x6A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDD6C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF6);
    CheckRegisterByte(RegisterType::B, 0xEA);
    CheckRegisterByte(RegisterType::C, 0x72);
    CheckRegisterByte(RegisterType::D, 0xEA);
    CheckRegisterByte(RegisterType::E, 0xB4);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x5E);
    CheckRegisterByte(RegisterType::L, 0x6A);
    WriteRegisterWord(RegisterType::PC, 0xDD6D);
    WriteRegisterWord(RegisterType::SP, 0xB6F1);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDD6C, 0x42);
}

void test_42_0098()
{
    if (skip_test_42_0098)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x56E6);
    WriteRegisterWord(RegisterType::SP, 0x665E);
    WriteRegisterByte(RegisterType::A, 0x01);
    WriteRegisterByte(RegisterType::B, 0xF0);
    WriteRegisterByte(RegisterType::C, 0x06);
    WriteRegisterByte(RegisterType::D, 0x68);
    WriteRegisterByte(RegisterType::E, 0x0C);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x49);
    WriteRegisterByte(RegisterType::L, 0x18);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x56E6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x01);
    CheckRegisterByte(RegisterType::B, 0x68);
    CheckRegisterByte(RegisterType::C, 0x06);
    CheckRegisterByte(RegisterType::D, 0x68);
    CheckRegisterByte(RegisterType::E, 0x0C);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x49);
    CheckRegisterByte(RegisterType::L, 0x18);
    WriteRegisterWord(RegisterType::PC, 0x56E7);
    WriteRegisterWord(RegisterType::SP, 0x665E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x56E6, 0x42);
}

void test_42_0099()
{
    if (skip_test_42_0099)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB181);
    WriteRegisterWord(RegisterType::SP, 0x5E86);
    WriteRegisterByte(RegisterType::A, 0x80);
    WriteRegisterByte(RegisterType::B, 0xB5);
    WriteRegisterByte(RegisterType::C, 0x56);
    WriteRegisterByte(RegisterType::D, 0xC6);
    WriteRegisterByte(RegisterType::E, 0xEE);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xC1);
    WriteRegisterByte(RegisterType::L, 0xA2);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB181, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x80);
    CheckRegisterByte(RegisterType::B, 0xC6);
    CheckRegisterByte(RegisterType::C, 0x56);
    CheckRegisterByte(RegisterType::D, 0xC6);
    CheckRegisterByte(RegisterType::E, 0xEE);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xC1);
    CheckRegisterByte(RegisterType::L, 0xA2);
    WriteRegisterWord(RegisterType::PC, 0xB182);
    WriteRegisterWord(RegisterType::SP, 0x5E86);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB181, 0x42);
}

void test_42_009A()
{
    if (skip_test_42_009A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0090);
    WriteRegisterWord(RegisterType::SP, 0x9E03);
    WriteRegisterByte(RegisterType::A, 0x4F);
    WriteRegisterByte(RegisterType::B, 0xD6);
    WriteRegisterByte(RegisterType::C, 0xD5);
    WriteRegisterByte(RegisterType::D, 0x62);
    WriteRegisterByte(RegisterType::E, 0x33);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xFA);
    WriteRegisterByte(RegisterType::L, 0xFC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0090, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4F);
    CheckRegisterByte(RegisterType::B, 0x62);
    CheckRegisterByte(RegisterType::C, 0xD5);
    CheckRegisterByte(RegisterType::D, 0x62);
    CheckRegisterByte(RegisterType::E, 0x33);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xFA);
    CheckRegisterByte(RegisterType::L, 0xFC);
    WriteRegisterWord(RegisterType::PC, 0x0091);
    WriteRegisterWord(RegisterType::SP, 0x9E03);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0090, 0x42);
}

void test_42_009B()
{
    if (skip_test_42_009B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x064B);
    WriteRegisterWord(RegisterType::SP, 0x4148);
    WriteRegisterByte(RegisterType::A, 0xF4);
    WriteRegisterByte(RegisterType::B, 0x12);
    WriteRegisterByte(RegisterType::C, 0xF0);
    WriteRegisterByte(RegisterType::D, 0xDA);
    WriteRegisterByte(RegisterType::E, 0x6D);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x89);
    WriteRegisterByte(RegisterType::L, 0xDD);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x064B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF4);
    CheckRegisterByte(RegisterType::B, 0xDA);
    CheckRegisterByte(RegisterType::C, 0xF0);
    CheckRegisterByte(RegisterType::D, 0xDA);
    CheckRegisterByte(RegisterType::E, 0x6D);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x89);
    CheckRegisterByte(RegisterType::L, 0xDD);
    WriteRegisterWord(RegisterType::PC, 0x064C);
    WriteRegisterWord(RegisterType::SP, 0x4148);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x064B, 0x42);
}

void test_42_009C()
{
    if (skip_test_42_009C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF113);
    WriteRegisterWord(RegisterType::SP, 0xB5F2);
    WriteRegisterByte(RegisterType::A, 0xD6);
    WriteRegisterByte(RegisterType::B, 0xB9);
    WriteRegisterByte(RegisterType::C, 0x87);
    WriteRegisterByte(RegisterType::D, 0x3A);
    WriteRegisterByte(RegisterType::E, 0xD5);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xD0);
    WriteRegisterByte(RegisterType::L, 0xAA);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF113, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD6);
    CheckRegisterByte(RegisterType::B, 0x3A);
    CheckRegisterByte(RegisterType::C, 0x87);
    CheckRegisterByte(RegisterType::D, 0x3A);
    CheckRegisterByte(RegisterType::E, 0xD5);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xD0);
    CheckRegisterByte(RegisterType::L, 0xAA);
    WriteRegisterWord(RegisterType::PC, 0xF114);
    WriteRegisterWord(RegisterType::SP, 0xB5F2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF113, 0x42);
}

void test_42_009D()
{
    if (skip_test_42_009D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5F1B);
    WriteRegisterWord(RegisterType::SP, 0xDC54);
    WriteRegisterByte(RegisterType::A, 0x01);
    WriteRegisterByte(RegisterType::B, 0xC2);
    WriteRegisterByte(RegisterType::C, 0xAA);
    WriteRegisterByte(RegisterType::D, 0x0F);
    WriteRegisterByte(RegisterType::E, 0xF9);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xC2);
    WriteRegisterByte(RegisterType::L, 0x12);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5F1B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x01);
    CheckRegisterByte(RegisterType::B, 0x0F);
    CheckRegisterByte(RegisterType::C, 0xAA);
    CheckRegisterByte(RegisterType::D, 0x0F);
    CheckRegisterByte(RegisterType::E, 0xF9);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xC2);
    CheckRegisterByte(RegisterType::L, 0x12);
    WriteRegisterWord(RegisterType::PC, 0x5F1C);
    WriteRegisterWord(RegisterType::SP, 0xDC54);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5F1B, 0x42);
}

void test_42_009E()
{
    if (skip_test_42_009E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x562F);
    WriteRegisterWord(RegisterType::SP, 0x7932);
    WriteRegisterByte(RegisterType::A, 0x62);
    WriteRegisterByte(RegisterType::B, 0xA6);
    WriteRegisterByte(RegisterType::C, 0xA2);
    WriteRegisterByte(RegisterType::D, 0x09);
    WriteRegisterByte(RegisterType::E, 0xBC);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xF3);
    WriteRegisterByte(RegisterType::L, 0x91);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x562F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x62);
    CheckRegisterByte(RegisterType::B, 0x09);
    CheckRegisterByte(RegisterType::C, 0xA2);
    CheckRegisterByte(RegisterType::D, 0x09);
    CheckRegisterByte(RegisterType::E, 0xBC);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xF3);
    CheckRegisterByte(RegisterType::L, 0x91);
    WriteRegisterWord(RegisterType::PC, 0x5630);
    WriteRegisterWord(RegisterType::SP, 0x7932);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x562F, 0x42);
}

void test_42_009F()
{
    if (skip_test_42_009F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4B1E);
    WriteRegisterWord(RegisterType::SP, 0x3B19);
    WriteRegisterByte(RegisterType::A, 0xB7);
    WriteRegisterByte(RegisterType::B, 0xDA);
    WriteRegisterByte(RegisterType::C, 0x4F);
    WriteRegisterByte(RegisterType::D, 0xE0);
    WriteRegisterByte(RegisterType::E, 0x71);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xCD);
    WriteRegisterByte(RegisterType::L, 0x8F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x4B1E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB7);
    CheckRegisterByte(RegisterType::B, 0xE0);
    CheckRegisterByte(RegisterType::C, 0x4F);
    CheckRegisterByte(RegisterType::D, 0xE0);
    CheckRegisterByte(RegisterType::E, 0x71);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xCD);
    CheckRegisterByte(RegisterType::L, 0x8F);
    WriteRegisterWord(RegisterType::PC, 0x4B1F);
    WriteRegisterWord(RegisterType::SP, 0x3B19);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4B1E, 0x42);
}

void test_42_00A0()
{
    if (skip_test_42_00A0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x88F4);
    WriteRegisterWord(RegisterType::SP, 0xBD3A);
    WriteRegisterByte(RegisterType::A, 0x22);
    WriteRegisterByte(RegisterType::B, 0x8B);
    WriteRegisterByte(RegisterType::C, 0x1F);
    WriteRegisterByte(RegisterType::D, 0xE2);
    WriteRegisterByte(RegisterType::E, 0xA5);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xD6);
    WriteRegisterByte(RegisterType::L, 0x58);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x88F4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x22);
    CheckRegisterByte(RegisterType::B, 0xE2);
    CheckRegisterByte(RegisterType::C, 0x1F);
    CheckRegisterByte(RegisterType::D, 0xE2);
    CheckRegisterByte(RegisterType::E, 0xA5);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xD6);
    CheckRegisterByte(RegisterType::L, 0x58);
    WriteRegisterWord(RegisterType::PC, 0x88F5);
    WriteRegisterWord(RegisterType::SP, 0xBD3A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x88F4, 0x42);
}

void test_42_00A1()
{
    if (skip_test_42_00A1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB94D);
    WriteRegisterWord(RegisterType::SP, 0x489B);
    WriteRegisterByte(RegisterType::A, 0xD2);
    WriteRegisterByte(RegisterType::B, 0x11);
    WriteRegisterByte(RegisterType::C, 0x5C);
    WriteRegisterByte(RegisterType::D, 0xA1);
    WriteRegisterByte(RegisterType::E, 0xCA);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xC1);
    WriteRegisterByte(RegisterType::L, 0xA1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB94D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD2);
    CheckRegisterByte(RegisterType::B, 0xA1);
    CheckRegisterByte(RegisterType::C, 0x5C);
    CheckRegisterByte(RegisterType::D, 0xA1);
    CheckRegisterByte(RegisterType::E, 0xCA);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xC1);
    CheckRegisterByte(RegisterType::L, 0xA1);
    WriteRegisterWord(RegisterType::PC, 0xB94E);
    WriteRegisterWord(RegisterType::SP, 0x489B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB94D, 0x42);
}

void test_42_00A2()
{
    if (skip_test_42_00A2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x23BC);
    WriteRegisterWord(RegisterType::SP, 0xE021);
    WriteRegisterByte(RegisterType::A, 0xAD);
    WriteRegisterByte(RegisterType::B, 0xEE);
    WriteRegisterByte(RegisterType::C, 0x97);
    WriteRegisterByte(RegisterType::D, 0x6E);
    WriteRegisterByte(RegisterType::E, 0x9A);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xDB);
    WriteRegisterByte(RegisterType::L, 0xAE);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x23BC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAD);
    CheckRegisterByte(RegisterType::B, 0x6E);
    CheckRegisterByte(RegisterType::C, 0x97);
    CheckRegisterByte(RegisterType::D, 0x6E);
    CheckRegisterByte(RegisterType::E, 0x9A);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xDB);
    CheckRegisterByte(RegisterType::L, 0xAE);
    WriteRegisterWord(RegisterType::PC, 0x23BD);
    WriteRegisterWord(RegisterType::SP, 0xE021);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x23BC, 0x42);
}

void test_42_00A3()
{
    if (skip_test_42_00A3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x45E8);
    WriteRegisterWord(RegisterType::SP, 0xC908);
    WriteRegisterByte(RegisterType::A, 0x28);
    WriteRegisterByte(RegisterType::B, 0xE8);
    WriteRegisterByte(RegisterType::C, 0x35);
    WriteRegisterByte(RegisterType::D, 0xCD);
    WriteRegisterByte(RegisterType::E, 0x60);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xEF);
    WriteRegisterByte(RegisterType::L, 0xCE);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x45E8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x28);
    CheckRegisterByte(RegisterType::B, 0xCD);
    CheckRegisterByte(RegisterType::C, 0x35);
    CheckRegisterByte(RegisterType::D, 0xCD);
    CheckRegisterByte(RegisterType::E, 0x60);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xEF);
    CheckRegisterByte(RegisterType::L, 0xCE);
    WriteRegisterWord(RegisterType::PC, 0x45E9);
    WriteRegisterWord(RegisterType::SP, 0xC908);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x45E8, 0x42);
}

void test_42_00A4()
{
    if (skip_test_42_00A4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFA2D);
    WriteRegisterWord(RegisterType::SP, 0xDAF2);
    WriteRegisterByte(RegisterType::A, 0xD4);
    WriteRegisterByte(RegisterType::B, 0xB4);
    WriteRegisterByte(RegisterType::C, 0x72);
    WriteRegisterByte(RegisterType::D, 0x59);
    WriteRegisterByte(RegisterType::E, 0xE6);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x4A);
    WriteRegisterByte(RegisterType::L, 0x7D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xFA2D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD4);
    CheckRegisterByte(RegisterType::B, 0x59);
    CheckRegisterByte(RegisterType::C, 0x72);
    CheckRegisterByte(RegisterType::D, 0x59);
    CheckRegisterByte(RegisterType::E, 0xE6);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x4A);
    CheckRegisterByte(RegisterType::L, 0x7D);
    WriteRegisterWord(RegisterType::PC, 0xFA2E);
    WriteRegisterWord(RegisterType::SP, 0xDAF2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFA2D, 0x42);
}

void test_42_00A5()
{
    if (skip_test_42_00A5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD903);
    WriteRegisterWord(RegisterType::SP, 0x4BFE);
    WriteRegisterByte(RegisterType::A, 0xE7);
    WriteRegisterByte(RegisterType::B, 0xFC);
    WriteRegisterByte(RegisterType::C, 0x0B);
    WriteRegisterByte(RegisterType::D, 0x22);
    WriteRegisterByte(RegisterType::E, 0xEF);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x77);
    WriteRegisterByte(RegisterType::L, 0x72);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD903, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE7);
    CheckRegisterByte(RegisterType::B, 0x22);
    CheckRegisterByte(RegisterType::C, 0x0B);
    CheckRegisterByte(RegisterType::D, 0x22);
    CheckRegisterByte(RegisterType::E, 0xEF);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x77);
    CheckRegisterByte(RegisterType::L, 0x72);
    WriteRegisterWord(RegisterType::PC, 0xD904);
    WriteRegisterWord(RegisterType::SP, 0x4BFE);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD903, 0x42);
}

void test_42_00A6()
{
    if (skip_test_42_00A6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x903B);
    WriteRegisterWord(RegisterType::SP, 0x9033);
    WriteRegisterByte(RegisterType::A, 0xAC);
    WriteRegisterByte(RegisterType::B, 0x6E);
    WriteRegisterByte(RegisterType::C, 0x73);
    WriteRegisterByte(RegisterType::D, 0xFD);
    WriteRegisterByte(RegisterType::E, 0x7F);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x0F);
    WriteRegisterByte(RegisterType::L, 0xD9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x903B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAC);
    CheckRegisterByte(RegisterType::B, 0xFD);
    CheckRegisterByte(RegisterType::C, 0x73);
    CheckRegisterByte(RegisterType::D, 0xFD);
    CheckRegisterByte(RegisterType::E, 0x7F);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x0F);
    CheckRegisterByte(RegisterType::L, 0xD9);
    WriteRegisterWord(RegisterType::PC, 0x903C);
    WriteRegisterWord(RegisterType::SP, 0x9033);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x903B, 0x42);
}

void test_42_00A7()
{
    if (skip_test_42_00A7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x213C);
    WriteRegisterWord(RegisterType::SP, 0x9ECD);
    WriteRegisterByte(RegisterType::A, 0xA1);
    WriteRegisterByte(RegisterType::B, 0x10);
    WriteRegisterByte(RegisterType::C, 0x84);
    WriteRegisterByte(RegisterType::D, 0xE5);
    WriteRegisterByte(RegisterType::E, 0x90);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xDB);
    WriteRegisterByte(RegisterType::L, 0xA5);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x213C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA1);
    CheckRegisterByte(RegisterType::B, 0xE5);
    CheckRegisterByte(RegisterType::C, 0x84);
    CheckRegisterByte(RegisterType::D, 0xE5);
    CheckRegisterByte(RegisterType::E, 0x90);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xDB);
    CheckRegisterByte(RegisterType::L, 0xA5);
    WriteRegisterWord(RegisterType::PC, 0x213D);
    WriteRegisterWord(RegisterType::SP, 0x9ECD);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x213C, 0x42);
}

void test_42_00A8()
{
    if (skip_test_42_00A8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0B3C);
    WriteRegisterWord(RegisterType::SP, 0x5542);
    WriteRegisterByte(RegisterType::A, 0x20);
    WriteRegisterByte(RegisterType::B, 0xF0);
    WriteRegisterByte(RegisterType::C, 0xC1);
    WriteRegisterByte(RegisterType::D, 0xF0);
    WriteRegisterByte(RegisterType::E, 0xEE);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xBC);
    WriteRegisterByte(RegisterType::L, 0x19);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0B3C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x20);
    CheckRegisterByte(RegisterType::B, 0xF0);
    CheckRegisterByte(RegisterType::C, 0xC1);
    CheckRegisterByte(RegisterType::D, 0xF0);
    CheckRegisterByte(RegisterType::E, 0xEE);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xBC);
    CheckRegisterByte(RegisterType::L, 0x19);
    WriteRegisterWord(RegisterType::PC, 0x0B3D);
    WriteRegisterWord(RegisterType::SP, 0x5542);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0B3C, 0x42);
}

void test_42_00A9()
{
    if (skip_test_42_00A9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA042);
    WriteRegisterWord(RegisterType::SP, 0xBF7F);
    WriteRegisterByte(RegisterType::A, 0xA3);
    WriteRegisterByte(RegisterType::B, 0x8A);
    WriteRegisterByte(RegisterType::C, 0x64);
    WriteRegisterByte(RegisterType::D, 0x65);
    WriteRegisterByte(RegisterType::E, 0xCD);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xFE);
    WriteRegisterByte(RegisterType::L, 0x23);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA042, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA3);
    CheckRegisterByte(RegisterType::B, 0x65);
    CheckRegisterByte(RegisterType::C, 0x64);
    CheckRegisterByte(RegisterType::D, 0x65);
    CheckRegisterByte(RegisterType::E, 0xCD);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xFE);
    CheckRegisterByte(RegisterType::L, 0x23);
    WriteRegisterWord(RegisterType::PC, 0xA043);
    WriteRegisterWord(RegisterType::SP, 0xBF7F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA042, 0x42);
}

void test_42_00AA()
{
    if (skip_test_42_00AA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x20EC);
    WriteRegisterWord(RegisterType::SP, 0x6650);
    WriteRegisterByte(RegisterType::A, 0x02);
    WriteRegisterByte(RegisterType::B, 0xC8);
    WriteRegisterByte(RegisterType::C, 0x93);
    WriteRegisterByte(RegisterType::D, 0xCE);
    WriteRegisterByte(RegisterType::E, 0xD9);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xA9);
    WriteRegisterByte(RegisterType::L, 0x20);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x20EC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x02);
    CheckRegisterByte(RegisterType::B, 0xCE);
    CheckRegisterByte(RegisterType::C, 0x93);
    CheckRegisterByte(RegisterType::D, 0xCE);
    CheckRegisterByte(RegisterType::E, 0xD9);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xA9);
    CheckRegisterByte(RegisterType::L, 0x20);
    WriteRegisterWord(RegisterType::PC, 0x20ED);
    WriteRegisterWord(RegisterType::SP, 0x6650);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x20EC, 0x42);
}

void test_42_00AB()
{
    if (skip_test_42_00AB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x433C);
    WriteRegisterWord(RegisterType::SP, 0xCCC0);
    WriteRegisterByte(RegisterType::A, 0x53);
    WriteRegisterByte(RegisterType::B, 0x69);
    WriteRegisterByte(RegisterType::C, 0x21);
    WriteRegisterByte(RegisterType::D, 0x5C);
    WriteRegisterByte(RegisterType::E, 0x3B);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x38);
    WriteRegisterByte(RegisterType::L, 0x19);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x433C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x53);
    CheckRegisterByte(RegisterType::B, 0x5C);
    CheckRegisterByte(RegisterType::C, 0x21);
    CheckRegisterByte(RegisterType::D, 0x5C);
    CheckRegisterByte(RegisterType::E, 0x3B);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x38);
    CheckRegisterByte(RegisterType::L, 0x19);
    WriteRegisterWord(RegisterType::PC, 0x433D);
    WriteRegisterWord(RegisterType::SP, 0xCCC0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x433C, 0x42);
}

void test_42_00AC()
{
    if (skip_test_42_00AC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x117F);
    WriteRegisterWord(RegisterType::SP, 0x4597);
    WriteRegisterByte(RegisterType::A, 0x5B);
    WriteRegisterByte(RegisterType::B, 0x94);
    WriteRegisterByte(RegisterType::C, 0xE9);
    WriteRegisterByte(RegisterType::D, 0xAB);
    WriteRegisterByte(RegisterType::E, 0xAB);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x24);
    WriteRegisterByte(RegisterType::L, 0xED);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x117F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5B);
    CheckRegisterByte(RegisterType::B, 0xAB);
    CheckRegisterByte(RegisterType::C, 0xE9);
    CheckRegisterByte(RegisterType::D, 0xAB);
    CheckRegisterByte(RegisterType::E, 0xAB);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x24);
    CheckRegisterByte(RegisterType::L, 0xED);
    WriteRegisterWord(RegisterType::PC, 0x1180);
    WriteRegisterWord(RegisterType::SP, 0x4597);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x117F, 0x42);
}

void test_42_00AD()
{
    if (skip_test_42_00AD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5050);
    WriteRegisterWord(RegisterType::SP, 0x6325);
    WriteRegisterByte(RegisterType::A, 0x74);
    WriteRegisterByte(RegisterType::B, 0xE5);
    WriteRegisterByte(RegisterType::C, 0x8B);
    WriteRegisterByte(RegisterType::D, 0xFE);
    WriteRegisterByte(RegisterType::E, 0x18);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xD2);
    WriteRegisterByte(RegisterType::L, 0xD8);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5050, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x74);
    CheckRegisterByte(RegisterType::B, 0xFE);
    CheckRegisterByte(RegisterType::C, 0x8B);
    CheckRegisterByte(RegisterType::D, 0xFE);
    CheckRegisterByte(RegisterType::E, 0x18);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xD2);
    CheckRegisterByte(RegisterType::L, 0xD8);
    WriteRegisterWord(RegisterType::PC, 0x5051);
    WriteRegisterWord(RegisterType::SP, 0x6325);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5050, 0x42);
}

void test_42_00AE()
{
    if (skip_test_42_00AE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB9F1);
    WriteRegisterWord(RegisterType::SP, 0xDF1A);
    WriteRegisterByte(RegisterType::A, 0x64);
    WriteRegisterByte(RegisterType::B, 0x88);
    WriteRegisterByte(RegisterType::C, 0xDC);
    WriteRegisterByte(RegisterType::D, 0xB3);
    WriteRegisterByte(RegisterType::E, 0x98);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x30);
    WriteRegisterByte(RegisterType::L, 0x12);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB9F1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x64);
    CheckRegisterByte(RegisterType::B, 0xB3);
    CheckRegisterByte(RegisterType::C, 0xDC);
    CheckRegisterByte(RegisterType::D, 0xB3);
    CheckRegisterByte(RegisterType::E, 0x98);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x30);
    CheckRegisterByte(RegisterType::L, 0x12);
    WriteRegisterWord(RegisterType::PC, 0xB9F2);
    WriteRegisterWord(RegisterType::SP, 0xDF1A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB9F1, 0x42);
}

void test_42_00AF()
{
    if (skip_test_42_00AF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x95FB);
    WriteRegisterWord(RegisterType::SP, 0xFBD6);
    WriteRegisterByte(RegisterType::A, 0xE3);
    WriteRegisterByte(RegisterType::B, 0xF3);
    WriteRegisterByte(RegisterType::C, 0xF6);
    WriteRegisterByte(RegisterType::D, 0x14);
    WriteRegisterByte(RegisterType::E, 0x6F);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x18);
    WriteRegisterByte(RegisterType::L, 0x1F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x95FB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE3);
    CheckRegisterByte(RegisterType::B, 0x14);
    CheckRegisterByte(RegisterType::C, 0xF6);
    CheckRegisterByte(RegisterType::D, 0x14);
    CheckRegisterByte(RegisterType::E, 0x6F);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x18);
    CheckRegisterByte(RegisterType::L, 0x1F);
    WriteRegisterWord(RegisterType::PC, 0x95FC);
    WriteRegisterWord(RegisterType::SP, 0xFBD6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x95FB, 0x42);
}

void test_42_00B0()
{
    if (skip_test_42_00B0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBC3B);
    WriteRegisterWord(RegisterType::SP, 0xA12A);
    WriteRegisterByte(RegisterType::A, 0xE6);
    WriteRegisterByte(RegisterType::B, 0x1D);
    WriteRegisterByte(RegisterType::C, 0xAB);
    WriteRegisterByte(RegisterType::D, 0xA6);
    WriteRegisterByte(RegisterType::E, 0x4A);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xA3);
    WriteRegisterByte(RegisterType::L, 0x7B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBC3B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE6);
    CheckRegisterByte(RegisterType::B, 0xA6);
    CheckRegisterByte(RegisterType::C, 0xAB);
    CheckRegisterByte(RegisterType::D, 0xA6);
    CheckRegisterByte(RegisterType::E, 0x4A);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xA3);
    CheckRegisterByte(RegisterType::L, 0x7B);
    WriteRegisterWord(RegisterType::PC, 0xBC3C);
    WriteRegisterWord(RegisterType::SP, 0xA12A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xBC3B, 0x42);
}

void test_42_00B1()
{
    if (skip_test_42_00B1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x16BB);
    WriteRegisterWord(RegisterType::SP, 0x5283);
    WriteRegisterByte(RegisterType::A, 0x0E);
    WriteRegisterByte(RegisterType::B, 0xD0);
    WriteRegisterByte(RegisterType::C, 0xD9);
    WriteRegisterByte(RegisterType::D, 0x49);
    WriteRegisterByte(RegisterType::E, 0xA2);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x7D);
    WriteRegisterByte(RegisterType::L, 0xD3);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x16BB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0E);
    CheckRegisterByte(RegisterType::B, 0x49);
    CheckRegisterByte(RegisterType::C, 0xD9);
    CheckRegisterByte(RegisterType::D, 0x49);
    CheckRegisterByte(RegisterType::E, 0xA2);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x7D);
    CheckRegisterByte(RegisterType::L, 0xD3);
    WriteRegisterWord(RegisterType::PC, 0x16BC);
    WriteRegisterWord(RegisterType::SP, 0x5283);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x16BB, 0x42);
}

void test_42_00B2()
{
    if (skip_test_42_00B2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD414);
    WriteRegisterWord(RegisterType::SP, 0xDEDA);
    WriteRegisterByte(RegisterType::A, 0x9A);
    WriteRegisterByte(RegisterType::B, 0xE4);
    WriteRegisterByte(RegisterType::C, 0x5B);
    WriteRegisterByte(RegisterType::D, 0x1A);
    WriteRegisterByte(RegisterType::E, 0x8C);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x1E);
    WriteRegisterByte(RegisterType::L, 0x99);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD414, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9A);
    CheckRegisterByte(RegisterType::B, 0x1A);
    CheckRegisterByte(RegisterType::C, 0x5B);
    CheckRegisterByte(RegisterType::D, 0x1A);
    CheckRegisterByte(RegisterType::E, 0x8C);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x1E);
    CheckRegisterByte(RegisterType::L, 0x99);
    WriteRegisterWord(RegisterType::PC, 0xD415);
    WriteRegisterWord(RegisterType::SP, 0xDEDA);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD414, 0x42);
}

void test_42_00B3()
{
    if (skip_test_42_00B3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1260);
    WriteRegisterWord(RegisterType::SP, 0x16B6);
    WriteRegisterByte(RegisterType::A, 0x12);
    WriteRegisterByte(RegisterType::B, 0xE7);
    WriteRegisterByte(RegisterType::C, 0x9F);
    WriteRegisterByte(RegisterType::D, 0x24);
    WriteRegisterByte(RegisterType::E, 0x45);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x41);
    WriteRegisterByte(RegisterType::L, 0xA3);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1260, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x12);
    CheckRegisterByte(RegisterType::B, 0x24);
    CheckRegisterByte(RegisterType::C, 0x9F);
    CheckRegisterByte(RegisterType::D, 0x24);
    CheckRegisterByte(RegisterType::E, 0x45);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x41);
    CheckRegisterByte(RegisterType::L, 0xA3);
    WriteRegisterWord(RegisterType::PC, 0x1261);
    WriteRegisterWord(RegisterType::SP, 0x16B6);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1260, 0x42);
}

void test_42_00B4()
{
    if (skip_test_42_00B4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x280F);
    WriteRegisterWord(RegisterType::SP, 0xCCDB);
    WriteRegisterByte(RegisterType::A, 0x03);
    WriteRegisterByte(RegisterType::B, 0x6B);
    WriteRegisterByte(RegisterType::C, 0xDB);
    WriteRegisterByte(RegisterType::D, 0xA0);
    WriteRegisterByte(RegisterType::E, 0x27);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xB9);
    WriteRegisterByte(RegisterType::L, 0x38);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x280F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x03);
    CheckRegisterByte(RegisterType::B, 0xA0);
    CheckRegisterByte(RegisterType::C, 0xDB);
    CheckRegisterByte(RegisterType::D, 0xA0);
    CheckRegisterByte(RegisterType::E, 0x27);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xB9);
    CheckRegisterByte(RegisterType::L, 0x38);
    WriteRegisterWord(RegisterType::PC, 0x2810);
    WriteRegisterWord(RegisterType::SP, 0xCCDB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x280F, 0x42);
}

void test_42_00B5()
{
    if (skip_test_42_00B5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD510);
    WriteRegisterWord(RegisterType::SP, 0x2822);
    WriteRegisterByte(RegisterType::A, 0x9E);
    WriteRegisterByte(RegisterType::B, 0x25);
    WriteRegisterByte(RegisterType::C, 0xF7);
    WriteRegisterByte(RegisterType::D, 0xEF);
    WriteRegisterByte(RegisterType::E, 0x8D);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x02);
    WriteRegisterByte(RegisterType::L, 0x74);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD510, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9E);
    CheckRegisterByte(RegisterType::B, 0xEF);
    CheckRegisterByte(RegisterType::C, 0xF7);
    CheckRegisterByte(RegisterType::D, 0xEF);
    CheckRegisterByte(RegisterType::E, 0x8D);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x02);
    CheckRegisterByte(RegisterType::L, 0x74);
    WriteRegisterWord(RegisterType::PC, 0xD511);
    WriteRegisterWord(RegisterType::SP, 0x2822);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD510, 0x42);
}

void test_42_00B6()
{
    if (skip_test_42_00B6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFC69);
    WriteRegisterWord(RegisterType::SP, 0xCB23);
    WriteRegisterByte(RegisterType::A, 0xE1);
    WriteRegisterByte(RegisterType::B, 0xE4);
    WriteRegisterByte(RegisterType::C, 0xFB);
    WriteRegisterByte(RegisterType::D, 0x2B);
    WriteRegisterByte(RegisterType::E, 0xE9);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x3F);
    WriteRegisterByte(RegisterType::L, 0xBA);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xFC69, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE1);
    CheckRegisterByte(RegisterType::B, 0x2B);
    CheckRegisterByte(RegisterType::C, 0xFB);
    CheckRegisterByte(RegisterType::D, 0x2B);
    CheckRegisterByte(RegisterType::E, 0xE9);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x3F);
    CheckRegisterByte(RegisterType::L, 0xBA);
    WriteRegisterWord(RegisterType::PC, 0xFC6A);
    WriteRegisterWord(RegisterType::SP, 0xCB23);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFC69, 0x42);
}

void test_42_00B7()
{
    if (skip_test_42_00B7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x15F7);
    WriteRegisterWord(RegisterType::SP, 0x2407);
    WriteRegisterByte(RegisterType::A, 0x2F);
    WriteRegisterByte(RegisterType::B, 0xE8);
    WriteRegisterByte(RegisterType::C, 0x74);
    WriteRegisterByte(RegisterType::D, 0xA7);
    WriteRegisterByte(RegisterType::E, 0x3F);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xA6);
    WriteRegisterByte(RegisterType::L, 0x3E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x15F7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2F);
    CheckRegisterByte(RegisterType::B, 0xA7);
    CheckRegisterByte(RegisterType::C, 0x74);
    CheckRegisterByte(RegisterType::D, 0xA7);
    CheckRegisterByte(RegisterType::E, 0x3F);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xA6);
    CheckRegisterByte(RegisterType::L, 0x3E);
    WriteRegisterWord(RegisterType::PC, 0x15F8);
    WriteRegisterWord(RegisterType::SP, 0x2407);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x15F7, 0x42);
}

void test_42_00B8()
{
    if (skip_test_42_00B8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x01E6);
    WriteRegisterWord(RegisterType::SP, 0xC8CC);
    WriteRegisterByte(RegisterType::A, 0x15);
    WriteRegisterByte(RegisterType::B, 0xE0);
    WriteRegisterByte(RegisterType::C, 0x18);
    WriteRegisterByte(RegisterType::D, 0x2C);
    WriteRegisterByte(RegisterType::E, 0xA5);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xB2);
    WriteRegisterByte(RegisterType::L, 0xFC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x01E6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x15);
    CheckRegisterByte(RegisterType::B, 0x2C);
    CheckRegisterByte(RegisterType::C, 0x18);
    CheckRegisterByte(RegisterType::D, 0x2C);
    CheckRegisterByte(RegisterType::E, 0xA5);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xB2);
    CheckRegisterByte(RegisterType::L, 0xFC);
    WriteRegisterWord(RegisterType::PC, 0x01E7);
    WriteRegisterWord(RegisterType::SP, 0xC8CC);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x01E6, 0x42);
}

void test_42_00B9()
{
    if (skip_test_42_00B9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAAC1);
    WriteRegisterWord(RegisterType::SP, 0x66D0);
    WriteRegisterByte(RegisterType::A, 0x0F);
    WriteRegisterByte(RegisterType::B, 0x04);
    WriteRegisterByte(RegisterType::C, 0x72);
    WriteRegisterByte(RegisterType::D, 0x61);
    WriteRegisterByte(RegisterType::E, 0xE9);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x96);
    WriteRegisterByte(RegisterType::L, 0x4D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xAAC1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0F);
    CheckRegisterByte(RegisterType::B, 0x61);
    CheckRegisterByte(RegisterType::C, 0x72);
    CheckRegisterByte(RegisterType::D, 0x61);
    CheckRegisterByte(RegisterType::E, 0xE9);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x96);
    CheckRegisterByte(RegisterType::L, 0x4D);
    WriteRegisterWord(RegisterType::PC, 0xAAC2);
    WriteRegisterWord(RegisterType::SP, 0x66D0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xAAC1, 0x42);
}

void test_42_00BA()
{
    if (skip_test_42_00BA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5CB6);
    WriteRegisterWord(RegisterType::SP, 0x5EE1);
    WriteRegisterByte(RegisterType::A, 0x20);
    WriteRegisterByte(RegisterType::B, 0x2C);
    WriteRegisterByte(RegisterType::C, 0xCF);
    WriteRegisterByte(RegisterType::D, 0x35);
    WriteRegisterByte(RegisterType::E, 0xDD);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x25);
    WriteRegisterByte(RegisterType::L, 0xCE);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5CB6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x20);
    CheckRegisterByte(RegisterType::B, 0x35);
    CheckRegisterByte(RegisterType::C, 0xCF);
    CheckRegisterByte(RegisterType::D, 0x35);
    CheckRegisterByte(RegisterType::E, 0xDD);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x25);
    CheckRegisterByte(RegisterType::L, 0xCE);
    WriteRegisterWord(RegisterType::PC, 0x5CB7);
    WriteRegisterWord(RegisterType::SP, 0x5EE1);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5CB6, 0x42);
}

void test_42_00BB()
{
    if (skip_test_42_00BB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x62F9);
    WriteRegisterWord(RegisterType::SP, 0xF824);
    WriteRegisterByte(RegisterType::A, 0x8B);
    WriteRegisterByte(RegisterType::B, 0xCE);
    WriteRegisterByte(RegisterType::C, 0x16);
    WriteRegisterByte(RegisterType::D, 0xDB);
    WriteRegisterByte(RegisterType::E, 0x93);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x55);
    WriteRegisterByte(RegisterType::L, 0x90);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x62F9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8B);
    CheckRegisterByte(RegisterType::B, 0xDB);
    CheckRegisterByte(RegisterType::C, 0x16);
    CheckRegisterByte(RegisterType::D, 0xDB);
    CheckRegisterByte(RegisterType::E, 0x93);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x55);
    CheckRegisterByte(RegisterType::L, 0x90);
    WriteRegisterWord(RegisterType::PC, 0x62FA);
    WriteRegisterWord(RegisterType::SP, 0xF824);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x62F9, 0x42);
}

void test_42_00BC()
{
    if (skip_test_42_00BC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB501);
    WriteRegisterWord(RegisterType::SP, 0xFB11);
    WriteRegisterByte(RegisterType::A, 0x25);
    WriteRegisterByte(RegisterType::B, 0x5C);
    WriteRegisterByte(RegisterType::C, 0x89);
    WriteRegisterByte(RegisterType::D, 0xBC);
    WriteRegisterByte(RegisterType::E, 0x15);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xD3);
    WriteRegisterByte(RegisterType::L, 0x4D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB501, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x25);
    CheckRegisterByte(RegisterType::B, 0xBC);
    CheckRegisterByte(RegisterType::C, 0x89);
    CheckRegisterByte(RegisterType::D, 0xBC);
    CheckRegisterByte(RegisterType::E, 0x15);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xD3);
    CheckRegisterByte(RegisterType::L, 0x4D);
    WriteRegisterWord(RegisterType::PC, 0xB502);
    WriteRegisterWord(RegisterType::SP, 0xFB11);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB501, 0x42);
}

void test_42_00BD()
{
    if (skip_test_42_00BD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAADE);
    WriteRegisterWord(RegisterType::SP, 0x03D1);
    WriteRegisterByte(RegisterType::A, 0x70);
    WriteRegisterByte(RegisterType::B, 0x4A);
    WriteRegisterByte(RegisterType::C, 0xD9);
    WriteRegisterByte(RegisterType::D, 0x52);
    WriteRegisterByte(RegisterType::E, 0xC7);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x92);
    WriteRegisterByte(RegisterType::L, 0xF5);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xAADE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x70);
    CheckRegisterByte(RegisterType::B, 0x52);
    CheckRegisterByte(RegisterType::C, 0xD9);
    CheckRegisterByte(RegisterType::D, 0x52);
    CheckRegisterByte(RegisterType::E, 0xC7);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x92);
    CheckRegisterByte(RegisterType::L, 0xF5);
    WriteRegisterWord(RegisterType::PC, 0xAADF);
    WriteRegisterWord(RegisterType::SP, 0x03D1);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAADE, 0x42);
}

void test_42_00BE()
{
    if (skip_test_42_00BE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x766B);
    WriteRegisterWord(RegisterType::SP, 0x6D8B);
    WriteRegisterByte(RegisterType::A, 0x36);
    WriteRegisterByte(RegisterType::B, 0xE2);
    WriteRegisterByte(RegisterType::C, 0x3D);
    WriteRegisterByte(RegisterType::D, 0xEA);
    WriteRegisterByte(RegisterType::E, 0x62);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x23);
    WriteRegisterByte(RegisterType::L, 0xFA);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x766B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x36);
    CheckRegisterByte(RegisterType::B, 0xEA);
    CheckRegisterByte(RegisterType::C, 0x3D);
    CheckRegisterByte(RegisterType::D, 0xEA);
    CheckRegisterByte(RegisterType::E, 0x62);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x23);
    CheckRegisterByte(RegisterType::L, 0xFA);
    WriteRegisterWord(RegisterType::PC, 0x766C);
    WriteRegisterWord(RegisterType::SP, 0x6D8B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x766B, 0x42);
}

void test_42_00BF()
{
    if (skip_test_42_00BF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2692);
    WriteRegisterWord(RegisterType::SP, 0x1FA6);
    WriteRegisterByte(RegisterType::A, 0x1E);
    WriteRegisterByte(RegisterType::B, 0x19);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0x52);
    WriteRegisterByte(RegisterType::E, 0x96);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xAF);
    WriteRegisterByte(RegisterType::L, 0x57);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2692, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1E);
    CheckRegisterByte(RegisterType::B, 0x52);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0x52);
    CheckRegisterByte(RegisterType::E, 0x96);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xAF);
    CheckRegisterByte(RegisterType::L, 0x57);
    WriteRegisterWord(RegisterType::PC, 0x2693);
    WriteRegisterWord(RegisterType::SP, 0x1FA6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2692, 0x42);
}

void test_42_00C0()
{
    if (skip_test_42_00C0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x091D);
    WriteRegisterWord(RegisterType::SP, 0x6FFC);
    WriteRegisterByte(RegisterType::A, 0xC2);
    WriteRegisterByte(RegisterType::B, 0xC7);
    WriteRegisterByte(RegisterType::C, 0x42);
    WriteRegisterByte(RegisterType::D, 0x27);
    WriteRegisterByte(RegisterType::E, 0x29);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x6F);
    WriteRegisterByte(RegisterType::L, 0xDD);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x091D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC2);
    CheckRegisterByte(RegisterType::B, 0x27);
    CheckRegisterByte(RegisterType::C, 0x42);
    CheckRegisterByte(RegisterType::D, 0x27);
    CheckRegisterByte(RegisterType::E, 0x29);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x6F);
    CheckRegisterByte(RegisterType::L, 0xDD);
    WriteRegisterWord(RegisterType::PC, 0x091E);
    WriteRegisterWord(RegisterType::SP, 0x6FFC);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x091D, 0x42);
}

void test_42_00C1()
{
    if (skip_test_42_00C1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7530);
    WriteRegisterWord(RegisterType::SP, 0x0CCD);
    WriteRegisterByte(RegisterType::A, 0xD2);
    WriteRegisterByte(RegisterType::B, 0x9C);
    WriteRegisterByte(RegisterType::C, 0xD9);
    WriteRegisterByte(RegisterType::D, 0xEB);
    WriteRegisterByte(RegisterType::E, 0x2A);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x99);
    WriteRegisterByte(RegisterType::L, 0x1D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7530, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD2);
    CheckRegisterByte(RegisterType::B, 0xEB);
    CheckRegisterByte(RegisterType::C, 0xD9);
    CheckRegisterByte(RegisterType::D, 0xEB);
    CheckRegisterByte(RegisterType::E, 0x2A);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x99);
    CheckRegisterByte(RegisterType::L, 0x1D);
    WriteRegisterWord(RegisterType::PC, 0x7531);
    WriteRegisterWord(RegisterType::SP, 0x0CCD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7530, 0x42);
}

void test_42_00C2()
{
    if (skip_test_42_00C2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6F0B);
    WriteRegisterWord(RegisterType::SP, 0x9C22);
    WriteRegisterByte(RegisterType::A, 0xDE);
    WriteRegisterByte(RegisterType::B, 0x67);
    WriteRegisterByte(RegisterType::C, 0x59);
    WriteRegisterByte(RegisterType::D, 0x0D);
    WriteRegisterByte(RegisterType::E, 0xC3);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x3A);
    WriteRegisterByte(RegisterType::L, 0x0B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6F0B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDE);
    CheckRegisterByte(RegisterType::B, 0x0D);
    CheckRegisterByte(RegisterType::C, 0x59);
    CheckRegisterByte(RegisterType::D, 0x0D);
    CheckRegisterByte(RegisterType::E, 0xC3);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x3A);
    CheckRegisterByte(RegisterType::L, 0x0B);
    WriteRegisterWord(RegisterType::PC, 0x6F0C);
    WriteRegisterWord(RegisterType::SP, 0x9C22);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6F0B, 0x42);
}

void test_42_00C3()
{
    if (skip_test_42_00C3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x55F8);
    WriteRegisterWord(RegisterType::SP, 0x6355);
    WriteRegisterByte(RegisterType::A, 0x59);
    WriteRegisterByte(RegisterType::B, 0x62);
    WriteRegisterByte(RegisterType::C, 0x74);
    WriteRegisterByte(RegisterType::D, 0x09);
    WriteRegisterByte(RegisterType::E, 0x77);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xA6);
    WriteRegisterByte(RegisterType::L, 0xC1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x55F8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x59);
    CheckRegisterByte(RegisterType::B, 0x09);
    CheckRegisterByte(RegisterType::C, 0x74);
    CheckRegisterByte(RegisterType::D, 0x09);
    CheckRegisterByte(RegisterType::E, 0x77);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xA6);
    CheckRegisterByte(RegisterType::L, 0xC1);
    WriteRegisterWord(RegisterType::PC, 0x55F9);
    WriteRegisterWord(RegisterType::SP, 0x6355);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x55F8, 0x42);
}

void test_42_00C4()
{
    if (skip_test_42_00C4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDAB4);
    WriteRegisterWord(RegisterType::SP, 0x17BC);
    WriteRegisterByte(RegisterType::A, 0xA3);
    WriteRegisterByte(RegisterType::B, 0x98);
    WriteRegisterByte(RegisterType::C, 0x34);
    WriteRegisterByte(RegisterType::D, 0x64);
    WriteRegisterByte(RegisterType::E, 0xD6);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x46);
    WriteRegisterByte(RegisterType::L, 0x31);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDAB4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA3);
    CheckRegisterByte(RegisterType::B, 0x64);
    CheckRegisterByte(RegisterType::C, 0x34);
    CheckRegisterByte(RegisterType::D, 0x64);
    CheckRegisterByte(RegisterType::E, 0xD6);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x46);
    CheckRegisterByte(RegisterType::L, 0x31);
    WriteRegisterWord(RegisterType::PC, 0xDAB5);
    WriteRegisterWord(RegisterType::SP, 0x17BC);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xDAB4, 0x42);
}

void test_42_00C5()
{
    if (skip_test_42_00C5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x04F9);
    WriteRegisterWord(RegisterType::SP, 0x16FD);
    WriteRegisterByte(RegisterType::A, 0x33);
    WriteRegisterByte(RegisterType::B, 0xE0);
    WriteRegisterByte(RegisterType::C, 0x75);
    WriteRegisterByte(RegisterType::D, 0x6C);
    WriteRegisterByte(RegisterType::E, 0xC7);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xD8);
    WriteRegisterByte(RegisterType::L, 0x10);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x04F9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x33);
    CheckRegisterByte(RegisterType::B, 0x6C);
    CheckRegisterByte(RegisterType::C, 0x75);
    CheckRegisterByte(RegisterType::D, 0x6C);
    CheckRegisterByte(RegisterType::E, 0xC7);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xD8);
    CheckRegisterByte(RegisterType::L, 0x10);
    WriteRegisterWord(RegisterType::PC, 0x04FA);
    WriteRegisterWord(RegisterType::SP, 0x16FD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x04F9, 0x42);
}

void test_42_00C6()
{
    if (skip_test_42_00C6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x18E4);
    WriteRegisterWord(RegisterType::SP, 0x5167);
    WriteRegisterByte(RegisterType::A, 0xCF);
    WriteRegisterByte(RegisterType::B, 0x83);
    WriteRegisterByte(RegisterType::C, 0xE7);
    WriteRegisterByte(RegisterType::D, 0x70);
    WriteRegisterByte(RegisterType::E, 0x58);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xD1);
    WriteRegisterByte(RegisterType::L, 0xB1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x18E4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCF);
    CheckRegisterByte(RegisterType::B, 0x70);
    CheckRegisterByte(RegisterType::C, 0xE7);
    CheckRegisterByte(RegisterType::D, 0x70);
    CheckRegisterByte(RegisterType::E, 0x58);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xD1);
    CheckRegisterByte(RegisterType::L, 0xB1);
    WriteRegisterWord(RegisterType::PC, 0x18E5);
    WriteRegisterWord(RegisterType::SP, 0x5167);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x18E4, 0x42);
}

void test_42_00C7()
{
    if (skip_test_42_00C7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x39A2);
    WriteRegisterWord(RegisterType::SP, 0x6E6C);
    WriteRegisterByte(RegisterType::A, 0xE1);
    WriteRegisterByte(RegisterType::B, 0x89);
    WriteRegisterByte(RegisterType::C, 0xD4);
    WriteRegisterByte(RegisterType::D, 0xC5);
    WriteRegisterByte(RegisterType::E, 0x4D);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x50);
    WriteRegisterByte(RegisterType::L, 0x07);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x39A2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE1);
    CheckRegisterByte(RegisterType::B, 0xC5);
    CheckRegisterByte(RegisterType::C, 0xD4);
    CheckRegisterByte(RegisterType::D, 0xC5);
    CheckRegisterByte(RegisterType::E, 0x4D);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x50);
    CheckRegisterByte(RegisterType::L, 0x07);
    WriteRegisterWord(RegisterType::PC, 0x39A3);
    WriteRegisterWord(RegisterType::SP, 0x6E6C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x39A2, 0x42);
}

void test_42_00C8()
{
    if (skip_test_42_00C8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x27D4);
    WriteRegisterWord(RegisterType::SP, 0x5A3D);
    WriteRegisterByte(RegisterType::A, 0x68);
    WriteRegisterByte(RegisterType::B, 0x6A);
    WriteRegisterByte(RegisterType::C, 0x6E);
    WriteRegisterByte(RegisterType::D, 0x19);
    WriteRegisterByte(RegisterType::E, 0xE7);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xDC);
    WriteRegisterByte(RegisterType::L, 0x5A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x27D4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x68);
    CheckRegisterByte(RegisterType::B, 0x19);
    CheckRegisterByte(RegisterType::C, 0x6E);
    CheckRegisterByte(RegisterType::D, 0x19);
    CheckRegisterByte(RegisterType::E, 0xE7);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xDC);
    CheckRegisterByte(RegisterType::L, 0x5A);
    WriteRegisterWord(RegisterType::PC, 0x27D5);
    WriteRegisterWord(RegisterType::SP, 0x5A3D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x27D4, 0x42);
}

void test_42_00C9()
{
    if (skip_test_42_00C9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3A4F);
    WriteRegisterWord(RegisterType::SP, 0x7D7A);
    WriteRegisterByte(RegisterType::A, 0xC3);
    WriteRegisterByte(RegisterType::B, 0x0B);
    WriteRegisterByte(RegisterType::C, 0x06);
    WriteRegisterByte(RegisterType::D, 0xC5);
    WriteRegisterByte(RegisterType::E, 0x2E);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xC9);
    WriteRegisterByte(RegisterType::L, 0x18);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3A4F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC3);
    CheckRegisterByte(RegisterType::B, 0xC5);
    CheckRegisterByte(RegisterType::C, 0x06);
    CheckRegisterByte(RegisterType::D, 0xC5);
    CheckRegisterByte(RegisterType::E, 0x2E);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xC9);
    CheckRegisterByte(RegisterType::L, 0x18);
    WriteRegisterWord(RegisterType::PC, 0x3A50);
    WriteRegisterWord(RegisterType::SP, 0x7D7A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3A4F, 0x42);
}

void test_42_00CA()
{
    if (skip_test_42_00CA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE20F);
    WriteRegisterWord(RegisterType::SP, 0x3355);
    WriteRegisterByte(RegisterType::A, 0xCA);
    WriteRegisterByte(RegisterType::B, 0xBD);
    WriteRegisterByte(RegisterType::C, 0xBB);
    WriteRegisterByte(RegisterType::D, 0x9E);
    WriteRegisterByte(RegisterType::E, 0xA2);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x41);
    WriteRegisterByte(RegisterType::L, 0xB0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE20F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCA);
    CheckRegisterByte(RegisterType::B, 0x9E);
    CheckRegisterByte(RegisterType::C, 0xBB);
    CheckRegisterByte(RegisterType::D, 0x9E);
    CheckRegisterByte(RegisterType::E, 0xA2);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x41);
    CheckRegisterByte(RegisterType::L, 0xB0);
    WriteRegisterWord(RegisterType::PC, 0xE210);
    WriteRegisterWord(RegisterType::SP, 0x3355);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE20F, 0x42);
}

void test_42_00CB()
{
    if (skip_test_42_00CB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAE22);
    WriteRegisterWord(RegisterType::SP, 0x7106);
    WriteRegisterByte(RegisterType::A, 0xFE);
    WriteRegisterByte(RegisterType::B, 0xA3);
    WriteRegisterByte(RegisterType::C, 0xE9);
    WriteRegisterByte(RegisterType::D, 0xE7);
    WriteRegisterByte(RegisterType::E, 0x9F);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x2A);
    WriteRegisterByte(RegisterType::L, 0x94);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xAE22, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFE);
    CheckRegisterByte(RegisterType::B, 0xE7);
    CheckRegisterByte(RegisterType::C, 0xE9);
    CheckRegisterByte(RegisterType::D, 0xE7);
    CheckRegisterByte(RegisterType::E, 0x9F);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x2A);
    CheckRegisterByte(RegisterType::L, 0x94);
    WriteRegisterWord(RegisterType::PC, 0xAE23);
    WriteRegisterWord(RegisterType::SP, 0x7106);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xAE22, 0x42);
}

void test_42_00CC()
{
    if (skip_test_42_00CC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE65F);
    WriteRegisterWord(RegisterType::SP, 0xDA57);
    WriteRegisterByte(RegisterType::A, 0xEE);
    WriteRegisterByte(RegisterType::B, 0xB3);
    WriteRegisterByte(RegisterType::C, 0xFA);
    WriteRegisterByte(RegisterType::D, 0xB1);
    WriteRegisterByte(RegisterType::E, 0x0A);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xE9);
    WriteRegisterByte(RegisterType::L, 0x5D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE65F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEE);
    CheckRegisterByte(RegisterType::B, 0xB1);
    CheckRegisterByte(RegisterType::C, 0xFA);
    CheckRegisterByte(RegisterType::D, 0xB1);
    CheckRegisterByte(RegisterType::E, 0x0A);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xE9);
    CheckRegisterByte(RegisterType::L, 0x5D);
    WriteRegisterWord(RegisterType::PC, 0xE660);
    WriteRegisterWord(RegisterType::SP, 0xDA57);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE65F, 0x42);
}

void test_42_00CD()
{
    if (skip_test_42_00CD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x99F3);
    WriteRegisterWord(RegisterType::SP, 0x12A8);
    WriteRegisterByte(RegisterType::A, 0xE0);
    WriteRegisterByte(RegisterType::B, 0x2B);
    WriteRegisterByte(RegisterType::C, 0x6E);
    WriteRegisterByte(RegisterType::D, 0x88);
    WriteRegisterByte(RegisterType::E, 0x98);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x40);
    WriteRegisterByte(RegisterType::L, 0x03);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x99F3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE0);
    CheckRegisterByte(RegisterType::B, 0x88);
    CheckRegisterByte(RegisterType::C, 0x6E);
    CheckRegisterByte(RegisterType::D, 0x88);
    CheckRegisterByte(RegisterType::E, 0x98);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x40);
    CheckRegisterByte(RegisterType::L, 0x03);
    WriteRegisterWord(RegisterType::PC, 0x99F4);
    WriteRegisterWord(RegisterType::SP, 0x12A8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x99F3, 0x42);
}

void test_42_00CE()
{
    if (skip_test_42_00CE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB7A0);
    WriteRegisterWord(RegisterType::SP, 0x5668);
    WriteRegisterByte(RegisterType::A, 0x71);
    WriteRegisterByte(RegisterType::B, 0x8F);
    WriteRegisterByte(RegisterType::C, 0xA1);
    WriteRegisterByte(RegisterType::D, 0xA4);
    WriteRegisterByte(RegisterType::E, 0x50);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xED);
    WriteRegisterByte(RegisterType::L, 0x5B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB7A0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x71);
    CheckRegisterByte(RegisterType::B, 0xA4);
    CheckRegisterByte(RegisterType::C, 0xA1);
    CheckRegisterByte(RegisterType::D, 0xA4);
    CheckRegisterByte(RegisterType::E, 0x50);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xED);
    CheckRegisterByte(RegisterType::L, 0x5B);
    WriteRegisterWord(RegisterType::PC, 0xB7A1);
    WriteRegisterWord(RegisterType::SP, 0x5668);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB7A0, 0x42);
}

void test_42_00CF()
{
    if (skip_test_42_00CF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF370);
    WriteRegisterWord(RegisterType::SP, 0x8391);
    WriteRegisterByte(RegisterType::A, 0xA6);
    WriteRegisterByte(RegisterType::B, 0x77);
    WriteRegisterByte(RegisterType::C, 0xCF);
    WriteRegisterByte(RegisterType::D, 0x9C);
    WriteRegisterByte(RegisterType::E, 0x54);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xE4);
    WriteRegisterByte(RegisterType::L, 0xC7);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF370, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA6);
    CheckRegisterByte(RegisterType::B, 0x9C);
    CheckRegisterByte(RegisterType::C, 0xCF);
    CheckRegisterByte(RegisterType::D, 0x9C);
    CheckRegisterByte(RegisterType::E, 0x54);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xE4);
    CheckRegisterByte(RegisterType::L, 0xC7);
    WriteRegisterWord(RegisterType::PC, 0xF371);
    WriteRegisterWord(RegisterType::SP, 0x8391);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF370, 0x42);
}

void test_42_00D0()
{
    if (skip_test_42_00D0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2B07);
    WriteRegisterWord(RegisterType::SP, 0x16A9);
    WriteRegisterByte(RegisterType::A, 0x3D);
    WriteRegisterByte(RegisterType::B, 0x8A);
    WriteRegisterByte(RegisterType::C, 0xDA);
    WriteRegisterByte(RegisterType::D, 0xA7);
    WriteRegisterByte(RegisterType::E, 0xBA);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x69);
    WriteRegisterByte(RegisterType::L, 0xB8);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2B07, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3D);
    CheckRegisterByte(RegisterType::B, 0xA7);
    CheckRegisterByte(RegisterType::C, 0xDA);
    CheckRegisterByte(RegisterType::D, 0xA7);
    CheckRegisterByte(RegisterType::E, 0xBA);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x69);
    CheckRegisterByte(RegisterType::L, 0xB8);
    WriteRegisterWord(RegisterType::PC, 0x2B08);
    WriteRegisterWord(RegisterType::SP, 0x16A9);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2B07, 0x42);
}

void test_42_00D1()
{
    if (skip_test_42_00D1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD216);
    WriteRegisterWord(RegisterType::SP, 0x07EB);
    WriteRegisterByte(RegisterType::A, 0x6E);
    WriteRegisterByte(RegisterType::B, 0x07);
    WriteRegisterByte(RegisterType::C, 0xD0);
    WriteRegisterByte(RegisterType::D, 0x83);
    WriteRegisterByte(RegisterType::E, 0x27);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xBD);
    WriteRegisterByte(RegisterType::L, 0x95);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD216, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6E);
    CheckRegisterByte(RegisterType::B, 0x83);
    CheckRegisterByte(RegisterType::C, 0xD0);
    CheckRegisterByte(RegisterType::D, 0x83);
    CheckRegisterByte(RegisterType::E, 0x27);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xBD);
    CheckRegisterByte(RegisterType::L, 0x95);
    WriteRegisterWord(RegisterType::PC, 0xD217);
    WriteRegisterWord(RegisterType::SP, 0x07EB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD216, 0x42);
}

void test_42_00D2()
{
    if (skip_test_42_00D2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6BD0);
    WriteRegisterWord(RegisterType::SP, 0xCD10);
    WriteRegisterByte(RegisterType::A, 0xBE);
    WriteRegisterByte(RegisterType::B, 0x5E);
    WriteRegisterByte(RegisterType::C, 0xA2);
    WriteRegisterByte(RegisterType::D, 0x0E);
    WriteRegisterByte(RegisterType::E, 0x4F);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x1D);
    WriteRegisterByte(RegisterType::L, 0x63);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6BD0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBE);
    CheckRegisterByte(RegisterType::B, 0x0E);
    CheckRegisterByte(RegisterType::C, 0xA2);
    CheckRegisterByte(RegisterType::D, 0x0E);
    CheckRegisterByte(RegisterType::E, 0x4F);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x1D);
    CheckRegisterByte(RegisterType::L, 0x63);
    WriteRegisterWord(RegisterType::PC, 0x6BD1);
    WriteRegisterWord(RegisterType::SP, 0xCD10);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6BD0, 0x42);
}

void test_42_00D3()
{
    if (skip_test_42_00D3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7B48);
    WriteRegisterWord(RegisterType::SP, 0xD0F5);
    WriteRegisterByte(RegisterType::A, 0x67);
    WriteRegisterByte(RegisterType::B, 0xCE);
    WriteRegisterByte(RegisterType::C, 0x24);
    WriteRegisterByte(RegisterType::D, 0x6C);
    WriteRegisterByte(RegisterType::E, 0x5B);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x54);
    WriteRegisterByte(RegisterType::L, 0xB6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7B48, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x67);
    CheckRegisterByte(RegisterType::B, 0x6C);
    CheckRegisterByte(RegisterType::C, 0x24);
    CheckRegisterByte(RegisterType::D, 0x6C);
    CheckRegisterByte(RegisterType::E, 0x5B);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x54);
    CheckRegisterByte(RegisterType::L, 0xB6);
    WriteRegisterWord(RegisterType::PC, 0x7B49);
    WriteRegisterWord(RegisterType::SP, 0xD0F5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7B48, 0x42);
}

void test_42_00D4()
{
    if (skip_test_42_00D4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0D54);
    WriteRegisterWord(RegisterType::SP, 0x07B6);
    WriteRegisterByte(RegisterType::A, 0x7C);
    WriteRegisterByte(RegisterType::B, 0xDF);
    WriteRegisterByte(RegisterType::C, 0x64);
    WriteRegisterByte(RegisterType::D, 0x89);
    WriteRegisterByte(RegisterType::E, 0xA3);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x53);
    WriteRegisterByte(RegisterType::L, 0x7D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0D54, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7C);
    CheckRegisterByte(RegisterType::B, 0x89);
    CheckRegisterByte(RegisterType::C, 0x64);
    CheckRegisterByte(RegisterType::D, 0x89);
    CheckRegisterByte(RegisterType::E, 0xA3);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x53);
    CheckRegisterByte(RegisterType::L, 0x7D);
    WriteRegisterWord(RegisterType::PC, 0x0D55);
    WriteRegisterWord(RegisterType::SP, 0x07B6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0D54, 0x42);
}

void test_42_00D5()
{
    if (skip_test_42_00D5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFF83);
    WriteRegisterWord(RegisterType::SP, 0x90E9);
    WriteRegisterByte(RegisterType::A, 0xE6);
    WriteRegisterByte(RegisterType::B, 0xD0);
    WriteRegisterByte(RegisterType::C, 0x36);
    WriteRegisterByte(RegisterType::D, 0x6F);
    WriteRegisterByte(RegisterType::E, 0x76);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x12);
    WriteRegisterByte(RegisterType::L, 0x77);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xFF83, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE6);
    CheckRegisterByte(RegisterType::B, 0x6F);
    CheckRegisterByte(RegisterType::C, 0x36);
    CheckRegisterByte(RegisterType::D, 0x6F);
    CheckRegisterByte(RegisterType::E, 0x76);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x12);
    CheckRegisterByte(RegisterType::L, 0x77);
    WriteRegisterWord(RegisterType::PC, 0xFF84);
    WriteRegisterWord(RegisterType::SP, 0x90E9);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xFF83, 0x42);
}

void test_42_00D6()
{
    if (skip_test_42_00D6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEBD2);
    WriteRegisterWord(RegisterType::SP, 0xDD71);
    WriteRegisterByte(RegisterType::A, 0x94);
    WriteRegisterByte(RegisterType::B, 0x86);
    WriteRegisterByte(RegisterType::C, 0xD2);
    WriteRegisterByte(RegisterType::D, 0x32);
    WriteRegisterByte(RegisterType::E, 0x2A);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x5D);
    WriteRegisterByte(RegisterType::L, 0x06);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xEBD2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x94);
    CheckRegisterByte(RegisterType::B, 0x32);
    CheckRegisterByte(RegisterType::C, 0xD2);
    CheckRegisterByte(RegisterType::D, 0x32);
    CheckRegisterByte(RegisterType::E, 0x2A);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x5D);
    CheckRegisterByte(RegisterType::L, 0x06);
    WriteRegisterWord(RegisterType::PC, 0xEBD3);
    WriteRegisterWord(RegisterType::SP, 0xDD71);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xEBD2, 0x42);
}

void test_42_00D7()
{
    if (skip_test_42_00D7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5371);
    WriteRegisterWord(RegisterType::SP, 0xD45C);
    WriteRegisterByte(RegisterType::A, 0x43);
    WriteRegisterByte(RegisterType::B, 0x34);
    WriteRegisterByte(RegisterType::C, 0xD1);
    WriteRegisterByte(RegisterType::D, 0x0F);
    WriteRegisterByte(RegisterType::E, 0xF5);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xE4);
    WriteRegisterByte(RegisterType::L, 0xDC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5371, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x43);
    CheckRegisterByte(RegisterType::B, 0x0F);
    CheckRegisterByte(RegisterType::C, 0xD1);
    CheckRegisterByte(RegisterType::D, 0x0F);
    CheckRegisterByte(RegisterType::E, 0xF5);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xE4);
    CheckRegisterByte(RegisterType::L, 0xDC);
    WriteRegisterWord(RegisterType::PC, 0x5372);
    WriteRegisterWord(RegisterType::SP, 0xD45C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5371, 0x42);
}

void test_42_00D8()
{
    if (skip_test_42_00D8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB18E);
    WriteRegisterWord(RegisterType::SP, 0x4348);
    WriteRegisterByte(RegisterType::A, 0x4F);
    WriteRegisterByte(RegisterType::B, 0x64);
    WriteRegisterByte(RegisterType::C, 0xFA);
    WriteRegisterByte(RegisterType::D, 0x3C);
    WriteRegisterByte(RegisterType::E, 0xEF);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x3C);
    WriteRegisterByte(RegisterType::L, 0x23);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB18E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4F);
    CheckRegisterByte(RegisterType::B, 0x3C);
    CheckRegisterByte(RegisterType::C, 0xFA);
    CheckRegisterByte(RegisterType::D, 0x3C);
    CheckRegisterByte(RegisterType::E, 0xEF);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x3C);
    CheckRegisterByte(RegisterType::L, 0x23);
    WriteRegisterWord(RegisterType::PC, 0xB18F);
    WriteRegisterWord(RegisterType::SP, 0x4348);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB18E, 0x42);
}

void test_42_00D9()
{
    if (skip_test_42_00D9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE594);
    WriteRegisterWord(RegisterType::SP, 0x8464);
    WriteRegisterByte(RegisterType::A, 0x98);
    WriteRegisterByte(RegisterType::B, 0x68);
    WriteRegisterByte(RegisterType::C, 0x34);
    WriteRegisterByte(RegisterType::D, 0xF7);
    WriteRegisterByte(RegisterType::E, 0xB5);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xAC);
    WriteRegisterByte(RegisterType::L, 0xD0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE594, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x98);
    CheckRegisterByte(RegisterType::B, 0xF7);
    CheckRegisterByte(RegisterType::C, 0x34);
    CheckRegisterByte(RegisterType::D, 0xF7);
    CheckRegisterByte(RegisterType::E, 0xB5);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xAC);
    CheckRegisterByte(RegisterType::L, 0xD0);
    WriteRegisterWord(RegisterType::PC, 0xE595);
    WriteRegisterWord(RegisterType::SP, 0x8464);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE594, 0x42);
}

void test_42_00DA()
{
    if (skip_test_42_00DA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6160);
    WriteRegisterWord(RegisterType::SP, 0x701A);
    WriteRegisterByte(RegisterType::A, 0xF2);
    WriteRegisterByte(RegisterType::B, 0x6F);
    WriteRegisterByte(RegisterType::C, 0x82);
    WriteRegisterByte(RegisterType::D, 0xCF);
    WriteRegisterByte(RegisterType::E, 0xFB);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xA3);
    WriteRegisterByte(RegisterType::L, 0xC3);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6160, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF2);
    CheckRegisterByte(RegisterType::B, 0xCF);
    CheckRegisterByte(RegisterType::C, 0x82);
    CheckRegisterByte(RegisterType::D, 0xCF);
    CheckRegisterByte(RegisterType::E, 0xFB);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xA3);
    CheckRegisterByte(RegisterType::L, 0xC3);
    WriteRegisterWord(RegisterType::PC, 0x6161);
    WriteRegisterWord(RegisterType::SP, 0x701A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6160, 0x42);
}

void test_42_00DB()
{
    if (skip_test_42_00DB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD283);
    WriteRegisterWord(RegisterType::SP, 0xB6E9);
    WriteRegisterByte(RegisterType::A, 0x7F);
    WriteRegisterByte(RegisterType::B, 0x99);
    WriteRegisterByte(RegisterType::C, 0x99);
    WriteRegisterByte(RegisterType::D, 0x91);
    WriteRegisterByte(RegisterType::E, 0x53);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xCA);
    WriteRegisterByte(RegisterType::L, 0x4D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD283, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7F);
    CheckRegisterByte(RegisterType::B, 0x91);
    CheckRegisterByte(RegisterType::C, 0x99);
    CheckRegisterByte(RegisterType::D, 0x91);
    CheckRegisterByte(RegisterType::E, 0x53);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xCA);
    CheckRegisterByte(RegisterType::L, 0x4D);
    WriteRegisterWord(RegisterType::PC, 0xD284);
    WriteRegisterWord(RegisterType::SP, 0xB6E9);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD283, 0x42);
}

void test_42_00DC()
{
    if (skip_test_42_00DC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2F8B);
    WriteRegisterWord(RegisterType::SP, 0xDE88);
    WriteRegisterByte(RegisterType::A, 0x74);
    WriteRegisterByte(RegisterType::B, 0x01);
    WriteRegisterByte(RegisterType::C, 0xA8);
    WriteRegisterByte(RegisterType::D, 0x90);
    WriteRegisterByte(RegisterType::E, 0x01);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xF0);
    WriteRegisterByte(RegisterType::L, 0x77);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x2F8B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x74);
    CheckRegisterByte(RegisterType::B, 0x90);
    CheckRegisterByte(RegisterType::C, 0xA8);
    CheckRegisterByte(RegisterType::D, 0x90);
    CheckRegisterByte(RegisterType::E, 0x01);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xF0);
    CheckRegisterByte(RegisterType::L, 0x77);
    WriteRegisterWord(RegisterType::PC, 0x2F8C);
    WriteRegisterWord(RegisterType::SP, 0xDE88);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2F8B, 0x42);
}

void test_42_00DD()
{
    if (skip_test_42_00DD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2988);
    WriteRegisterWord(RegisterType::SP, 0x5FCF);
    WriteRegisterByte(RegisterType::A, 0x10);
    WriteRegisterByte(RegisterType::B, 0x91);
    WriteRegisterByte(RegisterType::C, 0xE2);
    WriteRegisterByte(RegisterType::D, 0xC7);
    WriteRegisterByte(RegisterType::E, 0x15);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x75);
    WriteRegisterByte(RegisterType::L, 0x51);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2988, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x10);
    CheckRegisterByte(RegisterType::B, 0xC7);
    CheckRegisterByte(RegisterType::C, 0xE2);
    CheckRegisterByte(RegisterType::D, 0xC7);
    CheckRegisterByte(RegisterType::E, 0x15);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x75);
    CheckRegisterByte(RegisterType::L, 0x51);
    WriteRegisterWord(RegisterType::PC, 0x2989);
    WriteRegisterWord(RegisterType::SP, 0x5FCF);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2988, 0x42);
}

void test_42_00DE()
{
    if (skip_test_42_00DE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6236);
    WriteRegisterWord(RegisterType::SP, 0x118A);
    WriteRegisterByte(RegisterType::A, 0xEC);
    WriteRegisterByte(RegisterType::B, 0xC8);
    WriteRegisterByte(RegisterType::C, 0x2A);
    WriteRegisterByte(RegisterType::D, 0x1A);
    WriteRegisterByte(RegisterType::E, 0x88);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xDB);
    WriteRegisterByte(RegisterType::L, 0xE5);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6236, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEC);
    CheckRegisterByte(RegisterType::B, 0x1A);
    CheckRegisterByte(RegisterType::C, 0x2A);
    CheckRegisterByte(RegisterType::D, 0x1A);
    CheckRegisterByte(RegisterType::E, 0x88);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xDB);
    CheckRegisterByte(RegisterType::L, 0xE5);
    WriteRegisterWord(RegisterType::PC, 0x6237);
    WriteRegisterWord(RegisterType::SP, 0x118A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6236, 0x42);
}

void test_42_00DF()
{
    if (skip_test_42_00DF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x227E);
    WriteRegisterWord(RegisterType::SP, 0x49B6);
    WriteRegisterByte(RegisterType::A, 0xA8);
    WriteRegisterByte(RegisterType::B, 0xFF);
    WriteRegisterByte(RegisterType::C, 0x39);
    WriteRegisterByte(RegisterType::D, 0x72);
    WriteRegisterByte(RegisterType::E, 0xA0);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x3B);
    WriteRegisterByte(RegisterType::L, 0x93);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x227E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA8);
    CheckRegisterByte(RegisterType::B, 0x72);
    CheckRegisterByte(RegisterType::C, 0x39);
    CheckRegisterByte(RegisterType::D, 0x72);
    CheckRegisterByte(RegisterType::E, 0xA0);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x3B);
    CheckRegisterByte(RegisterType::L, 0x93);
    WriteRegisterWord(RegisterType::PC, 0x227F);
    WriteRegisterWord(RegisterType::SP, 0x49B6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x227E, 0x42);
}

void test_42_00E0()
{
    if (skip_test_42_00E0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x17F6);
    WriteRegisterWord(RegisterType::SP, 0x2D5D);
    WriteRegisterByte(RegisterType::A, 0xB1);
    WriteRegisterByte(RegisterType::B, 0x73);
    WriteRegisterByte(RegisterType::C, 0x60);
    WriteRegisterByte(RegisterType::D, 0x2A);
    WriteRegisterByte(RegisterType::E, 0x94);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x33);
    WriteRegisterByte(RegisterType::L, 0x67);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x17F6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB1);
    CheckRegisterByte(RegisterType::B, 0x2A);
    CheckRegisterByte(RegisterType::C, 0x60);
    CheckRegisterByte(RegisterType::D, 0x2A);
    CheckRegisterByte(RegisterType::E, 0x94);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x33);
    CheckRegisterByte(RegisterType::L, 0x67);
    WriteRegisterWord(RegisterType::PC, 0x17F7);
    WriteRegisterWord(RegisterType::SP, 0x2D5D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x17F6, 0x42);
}

void test_42_00E1()
{
    if (skip_test_42_00E1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4750);
    WriteRegisterWord(RegisterType::SP, 0xAA5A);
    WriteRegisterByte(RegisterType::A, 0x59);
    WriteRegisterByte(RegisterType::B, 0x4D);
    WriteRegisterByte(RegisterType::C, 0xBB);
    WriteRegisterByte(RegisterType::D, 0x86);
    WriteRegisterByte(RegisterType::E, 0xA4);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xAD);
    WriteRegisterByte(RegisterType::L, 0xE9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4750, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x59);
    CheckRegisterByte(RegisterType::B, 0x86);
    CheckRegisterByte(RegisterType::C, 0xBB);
    CheckRegisterByte(RegisterType::D, 0x86);
    CheckRegisterByte(RegisterType::E, 0xA4);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xAD);
    CheckRegisterByte(RegisterType::L, 0xE9);
    WriteRegisterWord(RegisterType::PC, 0x4751);
    WriteRegisterWord(RegisterType::SP, 0xAA5A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x4750, 0x42);
}

void test_42_00E2()
{
    if (skip_test_42_00E2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x433A);
    WriteRegisterWord(RegisterType::SP, 0x938F);
    WriteRegisterByte(RegisterType::A, 0xB5);
    WriteRegisterByte(RegisterType::B, 0x84);
    WriteRegisterByte(RegisterType::C, 0x9F);
    WriteRegisterByte(RegisterType::D, 0x5C);
    WriteRegisterByte(RegisterType::E, 0x40);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x82);
    WriteRegisterByte(RegisterType::L, 0xE4);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x433A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB5);
    CheckRegisterByte(RegisterType::B, 0x5C);
    CheckRegisterByte(RegisterType::C, 0x9F);
    CheckRegisterByte(RegisterType::D, 0x5C);
    CheckRegisterByte(RegisterType::E, 0x40);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x82);
    CheckRegisterByte(RegisterType::L, 0xE4);
    WriteRegisterWord(RegisterType::PC, 0x433B);
    WriteRegisterWord(RegisterType::SP, 0x938F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x433A, 0x42);
}

void test_42_00E3()
{
    if (skip_test_42_00E3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x283F);
    WriteRegisterWord(RegisterType::SP, 0xB016);
    WriteRegisterByte(RegisterType::A, 0x31);
    WriteRegisterByte(RegisterType::B, 0xFC);
    WriteRegisterByte(RegisterType::C, 0x7E);
    WriteRegisterByte(RegisterType::D, 0xEF);
    WriteRegisterByte(RegisterType::E, 0xCF);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x37);
    WriteRegisterByte(RegisterType::L, 0xB4);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x283F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x31);
    CheckRegisterByte(RegisterType::B, 0xEF);
    CheckRegisterByte(RegisterType::C, 0x7E);
    CheckRegisterByte(RegisterType::D, 0xEF);
    CheckRegisterByte(RegisterType::E, 0xCF);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x37);
    CheckRegisterByte(RegisterType::L, 0xB4);
    WriteRegisterWord(RegisterType::PC, 0x2840);
    WriteRegisterWord(RegisterType::SP, 0xB016);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x283F, 0x42);
}

void test_42_00E4()
{
    if (skip_test_42_00E4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC882);
    WriteRegisterWord(RegisterType::SP, 0x371F);
    WriteRegisterByte(RegisterType::A, 0xBB);
    WriteRegisterByte(RegisterType::B, 0x4C);
    WriteRegisterByte(RegisterType::C, 0xAA);
    WriteRegisterByte(RegisterType::D, 0xB0);
    WriteRegisterByte(RegisterType::E, 0x15);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x75);
    WriteRegisterByte(RegisterType::L, 0xB4);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC882, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBB);
    CheckRegisterByte(RegisterType::B, 0xB0);
    CheckRegisterByte(RegisterType::C, 0xAA);
    CheckRegisterByte(RegisterType::D, 0xB0);
    CheckRegisterByte(RegisterType::E, 0x15);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x75);
    CheckRegisterByte(RegisterType::L, 0xB4);
    WriteRegisterWord(RegisterType::PC, 0xC883);
    WriteRegisterWord(RegisterType::SP, 0x371F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC882, 0x42);
}

void test_42_00E5()
{
    if (skip_test_42_00E5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCB17);
    WriteRegisterWord(RegisterType::SP, 0x0BE5);
    WriteRegisterByte(RegisterType::A, 0xA2);
    WriteRegisterByte(RegisterType::B, 0xB1);
    WriteRegisterByte(RegisterType::C, 0x3B);
    WriteRegisterByte(RegisterType::D, 0xC0);
    WriteRegisterByte(RegisterType::E, 0xF6);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xDB);
    WriteRegisterByte(RegisterType::L, 0x6D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCB17, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA2);
    CheckRegisterByte(RegisterType::B, 0xC0);
    CheckRegisterByte(RegisterType::C, 0x3B);
    CheckRegisterByte(RegisterType::D, 0xC0);
    CheckRegisterByte(RegisterType::E, 0xF6);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xDB);
    CheckRegisterByte(RegisterType::L, 0x6D);
    WriteRegisterWord(RegisterType::PC, 0xCB18);
    WriteRegisterWord(RegisterType::SP, 0x0BE5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xCB17, 0x42);
}

void test_42_00E6()
{
    if (skip_test_42_00E6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7FE1);
    WriteRegisterWord(RegisterType::SP, 0x0399);
    WriteRegisterByte(RegisterType::A, 0x5C);
    WriteRegisterByte(RegisterType::B, 0xB1);
    WriteRegisterByte(RegisterType::C, 0xEB);
    WriteRegisterByte(RegisterType::D, 0x32);
    WriteRegisterByte(RegisterType::E, 0x96);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x30);
    WriteRegisterByte(RegisterType::L, 0x26);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7FE1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5C);
    CheckRegisterByte(RegisterType::B, 0x32);
    CheckRegisterByte(RegisterType::C, 0xEB);
    CheckRegisterByte(RegisterType::D, 0x32);
    CheckRegisterByte(RegisterType::E, 0x96);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x30);
    CheckRegisterByte(RegisterType::L, 0x26);
    WriteRegisterWord(RegisterType::PC, 0x7FE2);
    WriteRegisterWord(RegisterType::SP, 0x0399);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7FE1, 0x42);
}

void test_42_00E7()
{
    if (skip_test_42_00E7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3454);
    WriteRegisterWord(RegisterType::SP, 0x7CAC);
    WriteRegisterByte(RegisterType::A, 0xC9);
    WriteRegisterByte(RegisterType::B, 0xAD);
    WriteRegisterByte(RegisterType::C, 0x6B);
    WriteRegisterByte(RegisterType::D, 0x44);
    WriteRegisterByte(RegisterType::E, 0x7B);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x23);
    WriteRegisterByte(RegisterType::L, 0xDA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3454, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC9);
    CheckRegisterByte(RegisterType::B, 0x44);
    CheckRegisterByte(RegisterType::C, 0x6B);
    CheckRegisterByte(RegisterType::D, 0x44);
    CheckRegisterByte(RegisterType::E, 0x7B);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x23);
    CheckRegisterByte(RegisterType::L, 0xDA);
    WriteRegisterWord(RegisterType::PC, 0x3455);
    WriteRegisterWord(RegisterType::SP, 0x7CAC);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3454, 0x42);
}

void test_42_00E8()
{
    if (skip_test_42_00E8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD38B);
    WriteRegisterWord(RegisterType::SP, 0xBD21);
    WriteRegisterByte(RegisterType::A, 0x30);
    WriteRegisterByte(RegisterType::B, 0xF8);
    WriteRegisterByte(RegisterType::C, 0x7D);
    WriteRegisterByte(RegisterType::D, 0x71);
    WriteRegisterByte(RegisterType::E, 0xB9);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xAB);
    WriteRegisterByte(RegisterType::L, 0x9D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD38B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x30);
    CheckRegisterByte(RegisterType::B, 0x71);
    CheckRegisterByte(RegisterType::C, 0x7D);
    CheckRegisterByte(RegisterType::D, 0x71);
    CheckRegisterByte(RegisterType::E, 0xB9);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xAB);
    CheckRegisterByte(RegisterType::L, 0x9D);
    WriteRegisterWord(RegisterType::PC, 0xD38C);
    WriteRegisterWord(RegisterType::SP, 0xBD21);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD38B, 0x42);
}

void test_42_00E9()
{
    if (skip_test_42_00E9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA873);
    WriteRegisterWord(RegisterType::SP, 0x8485);
    WriteRegisterByte(RegisterType::A, 0xB0);
    WriteRegisterByte(RegisterType::B, 0x5F);
    WriteRegisterByte(RegisterType::C, 0x8D);
    WriteRegisterByte(RegisterType::D, 0x59);
    WriteRegisterByte(RegisterType::E, 0xBB);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x32);
    WriteRegisterByte(RegisterType::L, 0x22);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA873, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB0);
    CheckRegisterByte(RegisterType::B, 0x59);
    CheckRegisterByte(RegisterType::C, 0x8D);
    CheckRegisterByte(RegisterType::D, 0x59);
    CheckRegisterByte(RegisterType::E, 0xBB);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x32);
    CheckRegisterByte(RegisterType::L, 0x22);
    WriteRegisterWord(RegisterType::PC, 0xA874);
    WriteRegisterWord(RegisterType::SP, 0x8485);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA873, 0x42);
}

void test_42_00EA()
{
    if (skip_test_42_00EA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x481B);
    WriteRegisterWord(RegisterType::SP, 0x36E5);
    WriteRegisterByte(RegisterType::A, 0x30);
    WriteRegisterByte(RegisterType::B, 0x4D);
    WriteRegisterByte(RegisterType::C, 0xA2);
    WriteRegisterByte(RegisterType::D, 0x87);
    WriteRegisterByte(RegisterType::E, 0xF8);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x55);
    WriteRegisterByte(RegisterType::L, 0xC5);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x481B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x30);
    CheckRegisterByte(RegisterType::B, 0x87);
    CheckRegisterByte(RegisterType::C, 0xA2);
    CheckRegisterByte(RegisterType::D, 0x87);
    CheckRegisterByte(RegisterType::E, 0xF8);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x55);
    CheckRegisterByte(RegisterType::L, 0xC5);
    WriteRegisterWord(RegisterType::PC, 0x481C);
    WriteRegisterWord(RegisterType::SP, 0x36E5);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x481B, 0x42);
}

void test_42_00EB()
{
    if (skip_test_42_00EB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x083B);
    WriteRegisterWord(RegisterType::SP, 0x0FB0);
    WriteRegisterByte(RegisterType::A, 0x90);
    WriteRegisterByte(RegisterType::B, 0x1C);
    WriteRegisterByte(RegisterType::C, 0x4A);
    WriteRegisterByte(RegisterType::D, 0xDF);
    WriteRegisterByte(RegisterType::E, 0xE5);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x72);
    WriteRegisterByte(RegisterType::L, 0x8E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x083B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x90);
    CheckRegisterByte(RegisterType::B, 0xDF);
    CheckRegisterByte(RegisterType::C, 0x4A);
    CheckRegisterByte(RegisterType::D, 0xDF);
    CheckRegisterByte(RegisterType::E, 0xE5);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x72);
    CheckRegisterByte(RegisterType::L, 0x8E);
    WriteRegisterWord(RegisterType::PC, 0x083C);
    WriteRegisterWord(RegisterType::SP, 0x0FB0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x083B, 0x42);
}

void test_42_00EC()
{
    if (skip_test_42_00EC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x82F1);
    WriteRegisterWord(RegisterType::SP, 0x96F1);
    WriteRegisterByte(RegisterType::A, 0xA1);
    WriteRegisterByte(RegisterType::B, 0x94);
    WriteRegisterByte(RegisterType::C, 0x29);
    WriteRegisterByte(RegisterType::D, 0xD0);
    WriteRegisterByte(RegisterType::E, 0xFE);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xE6);
    WriteRegisterByte(RegisterType::L, 0xDB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x82F1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA1);
    CheckRegisterByte(RegisterType::B, 0xD0);
    CheckRegisterByte(RegisterType::C, 0x29);
    CheckRegisterByte(RegisterType::D, 0xD0);
    CheckRegisterByte(RegisterType::E, 0xFE);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xE6);
    CheckRegisterByte(RegisterType::L, 0xDB);
    WriteRegisterWord(RegisterType::PC, 0x82F2);
    WriteRegisterWord(RegisterType::SP, 0x96F1);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x82F1, 0x42);
}

void test_42_00ED()
{
    if (skip_test_42_00ED)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA8DE);
    WriteRegisterWord(RegisterType::SP, 0x8970);
    WriteRegisterByte(RegisterType::A, 0x40);
    WriteRegisterByte(RegisterType::B, 0x0A);
    WriteRegisterByte(RegisterType::C, 0x21);
    WriteRegisterByte(RegisterType::D, 0xBA);
    WriteRegisterByte(RegisterType::E, 0x5B);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xAA);
    WriteRegisterByte(RegisterType::L, 0x37);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA8DE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x40);
    CheckRegisterByte(RegisterType::B, 0xBA);
    CheckRegisterByte(RegisterType::C, 0x21);
    CheckRegisterByte(RegisterType::D, 0xBA);
    CheckRegisterByte(RegisterType::E, 0x5B);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xAA);
    CheckRegisterByte(RegisterType::L, 0x37);
    WriteRegisterWord(RegisterType::PC, 0xA8DF);
    WriteRegisterWord(RegisterType::SP, 0x8970);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA8DE, 0x42);
}

void test_42_00EE()
{
    if (skip_test_42_00EE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB0E3);
    WriteRegisterWord(RegisterType::SP, 0x8549);
    WriteRegisterByte(RegisterType::A, 0xEA);
    WriteRegisterByte(RegisterType::B, 0x5B);
    WriteRegisterByte(RegisterType::C, 0x37);
    WriteRegisterByte(RegisterType::D, 0xCF);
    WriteRegisterByte(RegisterType::E, 0x54);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x19);
    WriteRegisterByte(RegisterType::L, 0xAE);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB0E3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEA);
    CheckRegisterByte(RegisterType::B, 0xCF);
    CheckRegisterByte(RegisterType::C, 0x37);
    CheckRegisterByte(RegisterType::D, 0xCF);
    CheckRegisterByte(RegisterType::E, 0x54);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x19);
    CheckRegisterByte(RegisterType::L, 0xAE);
    WriteRegisterWord(RegisterType::PC, 0xB0E4);
    WriteRegisterWord(RegisterType::SP, 0x8549);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB0E3, 0x42);
}

void test_42_00EF()
{
    if (skip_test_42_00EF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x561B);
    WriteRegisterWord(RegisterType::SP, 0x81AD);
    WriteRegisterByte(RegisterType::A, 0x4F);
    WriteRegisterByte(RegisterType::B, 0x00);
    WriteRegisterByte(RegisterType::C, 0x4D);
    WriteRegisterByte(RegisterType::D, 0xCE);
    WriteRegisterByte(RegisterType::E, 0xD3);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xEF);
    WriteRegisterByte(RegisterType::L, 0xCA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x561B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4F);
    CheckRegisterByte(RegisterType::B, 0xCE);
    CheckRegisterByte(RegisterType::C, 0x4D);
    CheckRegisterByte(RegisterType::D, 0xCE);
    CheckRegisterByte(RegisterType::E, 0xD3);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xEF);
    CheckRegisterByte(RegisterType::L, 0xCA);
    WriteRegisterWord(RegisterType::PC, 0x561C);
    WriteRegisterWord(RegisterType::SP, 0x81AD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x561B, 0x42);
}

void test_42_00F0()
{
    if (skip_test_42_00F0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC080);
    WriteRegisterWord(RegisterType::SP, 0xC506);
    WriteRegisterByte(RegisterType::A, 0x9C);
    WriteRegisterByte(RegisterType::B, 0x62);
    WriteRegisterByte(RegisterType::C, 0xC9);
    WriteRegisterByte(RegisterType::D, 0xDC);
    WriteRegisterByte(RegisterType::E, 0x8B);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x50);
    WriteRegisterByte(RegisterType::L, 0x62);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC080, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9C);
    CheckRegisterByte(RegisterType::B, 0xDC);
    CheckRegisterByte(RegisterType::C, 0xC9);
    CheckRegisterByte(RegisterType::D, 0xDC);
    CheckRegisterByte(RegisterType::E, 0x8B);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x50);
    CheckRegisterByte(RegisterType::L, 0x62);
    WriteRegisterWord(RegisterType::PC, 0xC081);
    WriteRegisterWord(RegisterType::SP, 0xC506);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC080, 0x42);
}

void test_42_00F1()
{
    if (skip_test_42_00F1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x231E);
    WriteRegisterWord(RegisterType::SP, 0xCBF2);
    WriteRegisterByte(RegisterType::A, 0x18);
    WriteRegisterByte(RegisterType::B, 0x78);
    WriteRegisterByte(RegisterType::C, 0xDB);
    WriteRegisterByte(RegisterType::D, 0x66);
    WriteRegisterByte(RegisterType::E, 0x4C);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x35);
    WriteRegisterByte(RegisterType::L, 0xA6);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x231E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x18);
    CheckRegisterByte(RegisterType::B, 0x66);
    CheckRegisterByte(RegisterType::C, 0xDB);
    CheckRegisterByte(RegisterType::D, 0x66);
    CheckRegisterByte(RegisterType::E, 0x4C);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x35);
    CheckRegisterByte(RegisterType::L, 0xA6);
    WriteRegisterWord(RegisterType::PC, 0x231F);
    WriteRegisterWord(RegisterType::SP, 0xCBF2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x231E, 0x42);
}

void test_42_00F2()
{
    if (skip_test_42_00F2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x134D);
    WriteRegisterWord(RegisterType::SP, 0x6BBA);
    WriteRegisterByte(RegisterType::A, 0xFA);
    WriteRegisterByte(RegisterType::B, 0x19);
    WriteRegisterByte(RegisterType::C, 0x6C);
    WriteRegisterByte(RegisterType::D, 0x62);
    WriteRegisterByte(RegisterType::E, 0x4A);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xBC);
    WriteRegisterByte(RegisterType::L, 0xCC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x134D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFA);
    CheckRegisterByte(RegisterType::B, 0x62);
    CheckRegisterByte(RegisterType::C, 0x6C);
    CheckRegisterByte(RegisterType::D, 0x62);
    CheckRegisterByte(RegisterType::E, 0x4A);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xBC);
    CheckRegisterByte(RegisterType::L, 0xCC);
    WriteRegisterWord(RegisterType::PC, 0x134E);
    WriteRegisterWord(RegisterType::SP, 0x6BBA);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x134D, 0x42);
}

void test_42_00F3()
{
    if (skip_test_42_00F3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB32F);
    WriteRegisterWord(RegisterType::SP, 0xE670);
    WriteRegisterByte(RegisterType::A, 0x25);
    WriteRegisterByte(RegisterType::B, 0x40);
    WriteRegisterByte(RegisterType::C, 0xEE);
    WriteRegisterByte(RegisterType::D, 0x68);
    WriteRegisterByte(RegisterType::E, 0x8D);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x03);
    WriteRegisterByte(RegisterType::L, 0xAF);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB32F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x25);
    CheckRegisterByte(RegisterType::B, 0x68);
    CheckRegisterByte(RegisterType::C, 0xEE);
    CheckRegisterByte(RegisterType::D, 0x68);
    CheckRegisterByte(RegisterType::E, 0x8D);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x03);
    CheckRegisterByte(RegisterType::L, 0xAF);
    WriteRegisterWord(RegisterType::PC, 0xB330);
    WriteRegisterWord(RegisterType::SP, 0xE670);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB32F, 0x42);
}

void test_42_00F4()
{
    if (skip_test_42_00F4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6FA7);
    WriteRegisterWord(RegisterType::SP, 0x22E0);
    WriteRegisterByte(RegisterType::A, 0xCE);
    WriteRegisterByte(RegisterType::B, 0x96);
    WriteRegisterByte(RegisterType::C, 0x64);
    WriteRegisterByte(RegisterType::D, 0xF0);
    WriteRegisterByte(RegisterType::E, 0x28);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xC6);
    WriteRegisterByte(RegisterType::L, 0x39);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6FA7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCE);
    CheckRegisterByte(RegisterType::B, 0xF0);
    CheckRegisterByte(RegisterType::C, 0x64);
    CheckRegisterByte(RegisterType::D, 0xF0);
    CheckRegisterByte(RegisterType::E, 0x28);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xC6);
    CheckRegisterByte(RegisterType::L, 0x39);
    WriteRegisterWord(RegisterType::PC, 0x6FA8);
    WriteRegisterWord(RegisterType::SP, 0x22E0);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6FA7, 0x42);
}

void test_42_00F5()
{
    if (skip_test_42_00F5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1191);
    WriteRegisterWord(RegisterType::SP, 0x4495);
    WriteRegisterByte(RegisterType::A, 0xDD);
    WriteRegisterByte(RegisterType::B, 0x82);
    WriteRegisterByte(RegisterType::C, 0x76);
    WriteRegisterByte(RegisterType::D, 0x52);
    WriteRegisterByte(RegisterType::E, 0x24);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xE1);
    WriteRegisterByte(RegisterType::L, 0x25);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1191, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDD);
    CheckRegisterByte(RegisterType::B, 0x52);
    CheckRegisterByte(RegisterType::C, 0x76);
    CheckRegisterByte(RegisterType::D, 0x52);
    CheckRegisterByte(RegisterType::E, 0x24);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xE1);
    CheckRegisterByte(RegisterType::L, 0x25);
    WriteRegisterWord(RegisterType::PC, 0x1192);
    WriteRegisterWord(RegisterType::SP, 0x4495);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1191, 0x42);
}

void test_42_00F6()
{
    if (skip_test_42_00F6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x79DB);
    WriteRegisterWord(RegisterType::SP, 0xD862);
    WriteRegisterByte(RegisterType::A, 0xC3);
    WriteRegisterByte(RegisterType::B, 0xED);
    WriteRegisterByte(RegisterType::C, 0x1C);
    WriteRegisterByte(RegisterType::D, 0x4D);
    WriteRegisterByte(RegisterType::E, 0x90);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x5B);
    WriteRegisterByte(RegisterType::L, 0x6B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x79DB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC3);
    CheckRegisterByte(RegisterType::B, 0x4D);
    CheckRegisterByte(RegisterType::C, 0x1C);
    CheckRegisterByte(RegisterType::D, 0x4D);
    CheckRegisterByte(RegisterType::E, 0x90);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x5B);
    CheckRegisterByte(RegisterType::L, 0x6B);
    WriteRegisterWord(RegisterType::PC, 0x79DC);
    WriteRegisterWord(RegisterType::SP, 0xD862);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x79DB, 0x42);
}

void test_42_00F7()
{
    if (skip_test_42_00F7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x887B);
    WriteRegisterWord(RegisterType::SP, 0x1B5E);
    WriteRegisterByte(RegisterType::A, 0x06);
    WriteRegisterByte(RegisterType::B, 0x05);
    WriteRegisterByte(RegisterType::C, 0x73);
    WriteRegisterByte(RegisterType::D, 0xB8);
    WriteRegisterByte(RegisterType::E, 0x33);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x5B);
    WriteRegisterByte(RegisterType::L, 0xEA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x887B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x06);
    CheckRegisterByte(RegisterType::B, 0xB8);
    CheckRegisterByte(RegisterType::C, 0x73);
    CheckRegisterByte(RegisterType::D, 0xB8);
    CheckRegisterByte(RegisterType::E, 0x33);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x5B);
    CheckRegisterByte(RegisterType::L, 0xEA);
    WriteRegisterWord(RegisterType::PC, 0x887C);
    WriteRegisterWord(RegisterType::SP, 0x1B5E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x887B, 0x42);
}

void test_42_00F8()
{
    if (skip_test_42_00F8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC3BB);
    WriteRegisterWord(RegisterType::SP, 0x9072);
    WriteRegisterByte(RegisterType::A, 0xB0);
    WriteRegisterByte(RegisterType::B, 0x55);
    WriteRegisterByte(RegisterType::C, 0x2A);
    WriteRegisterByte(RegisterType::D, 0x2F);
    WriteRegisterByte(RegisterType::E, 0x2B);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x4B);
    WriteRegisterByte(RegisterType::L, 0xF0);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC3BB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB0);
    CheckRegisterByte(RegisterType::B, 0x2F);
    CheckRegisterByte(RegisterType::C, 0x2A);
    CheckRegisterByte(RegisterType::D, 0x2F);
    CheckRegisterByte(RegisterType::E, 0x2B);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x4B);
    CheckRegisterByte(RegisterType::L, 0xF0);
    WriteRegisterWord(RegisterType::PC, 0xC3BC);
    WriteRegisterWord(RegisterType::SP, 0x9072);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xC3BB, 0x42);
}

void test_42_00F9()
{
    if (skip_test_42_00F9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x047E);
    WriteRegisterWord(RegisterType::SP, 0xA648);
    WriteRegisterByte(RegisterType::A, 0x15);
    WriteRegisterByte(RegisterType::B, 0x15);
    WriteRegisterByte(RegisterType::C, 0x6B);
    WriteRegisterByte(RegisterType::D, 0x56);
    WriteRegisterByte(RegisterType::E, 0xC1);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xEC);
    WriteRegisterByte(RegisterType::L, 0x66);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x047E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x15);
    CheckRegisterByte(RegisterType::B, 0x56);
    CheckRegisterByte(RegisterType::C, 0x6B);
    CheckRegisterByte(RegisterType::D, 0x56);
    CheckRegisterByte(RegisterType::E, 0xC1);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xEC);
    CheckRegisterByte(RegisterType::L, 0x66);
    WriteRegisterWord(RegisterType::PC, 0x047F);
    WriteRegisterWord(RegisterType::SP, 0xA648);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x047E, 0x42);
}

void test_42_00FA()
{
    if (skip_test_42_00FA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x53C8);
    WriteRegisterWord(RegisterType::SP, 0x5930);
    WriteRegisterByte(RegisterType::A, 0xD9);
    WriteRegisterByte(RegisterType::B, 0x60);
    WriteRegisterByte(RegisterType::C, 0xD6);
    WriteRegisterByte(RegisterType::D, 0xF5);
    WriteRegisterByte(RegisterType::E, 0x3D);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x19);
    WriteRegisterByte(RegisterType::L, 0x19);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x53C8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD9);
    CheckRegisterByte(RegisterType::B, 0xF5);
    CheckRegisterByte(RegisterType::C, 0xD6);
    CheckRegisterByte(RegisterType::D, 0xF5);
    CheckRegisterByte(RegisterType::E, 0x3D);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x19);
    CheckRegisterByte(RegisterType::L, 0x19);
    WriteRegisterWord(RegisterType::PC, 0x53C9);
    WriteRegisterWord(RegisterType::SP, 0x5930);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x53C8, 0x42);
}

void test_42_00FB()
{
    if (skip_test_42_00FB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9084);
    WriteRegisterWord(RegisterType::SP, 0x643D);
    WriteRegisterByte(RegisterType::A, 0xDC);
    WriteRegisterByte(RegisterType::B, 0x75);
    WriteRegisterByte(RegisterType::C, 0xE2);
    WriteRegisterByte(RegisterType::D, 0x4E);
    WriteRegisterByte(RegisterType::E, 0xA9);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x8D);
    WriteRegisterByte(RegisterType::L, 0xEC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9084, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDC);
    CheckRegisterByte(RegisterType::B, 0x4E);
    CheckRegisterByte(RegisterType::C, 0xE2);
    CheckRegisterByte(RegisterType::D, 0x4E);
    CheckRegisterByte(RegisterType::E, 0xA9);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x8D);
    CheckRegisterByte(RegisterType::L, 0xEC);
    WriteRegisterWord(RegisterType::PC, 0x9085);
    WriteRegisterWord(RegisterType::SP, 0x643D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x9084, 0x42);
}

void test_42_00FC()
{
    if (skip_test_42_00FC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6236);
    WriteRegisterWord(RegisterType::SP, 0x5858);
    WriteRegisterByte(RegisterType::A, 0xF3);
    WriteRegisterByte(RegisterType::B, 0x29);
    WriteRegisterByte(RegisterType::C, 0x49);
    WriteRegisterByte(RegisterType::D, 0xDA);
    WriteRegisterByte(RegisterType::E, 0xF4);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x2A);
    WriteRegisterByte(RegisterType::L, 0x07);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6236, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF3);
    CheckRegisterByte(RegisterType::B, 0xDA);
    CheckRegisterByte(RegisterType::C, 0x49);
    CheckRegisterByte(RegisterType::D, 0xDA);
    CheckRegisterByte(RegisterType::E, 0xF4);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x2A);
    CheckRegisterByte(RegisterType::L, 0x07);
    WriteRegisterWord(RegisterType::PC, 0x6237);
    WriteRegisterWord(RegisterType::SP, 0x5858);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6236, 0x42);
}

void test_42_00FD()
{
    if (skip_test_42_00FD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6FA7);
    WriteRegisterWord(RegisterType::SP, 0x1034);
    WriteRegisterByte(RegisterType::A, 0x83);
    WriteRegisterByte(RegisterType::B, 0xD5);
    WriteRegisterByte(RegisterType::C, 0x51);
    WriteRegisterByte(RegisterType::D, 0xC0);
    WriteRegisterByte(RegisterType::E, 0x06);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xB0);
    WriteRegisterByte(RegisterType::L, 0x39);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6FA7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x83);
    CheckRegisterByte(RegisterType::B, 0xC0);
    CheckRegisterByte(RegisterType::C, 0x51);
    CheckRegisterByte(RegisterType::D, 0xC0);
    CheckRegisterByte(RegisterType::E, 0x06);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xB0);
    CheckRegisterByte(RegisterType::L, 0x39);
    WriteRegisterWord(RegisterType::PC, 0x6FA8);
    WriteRegisterWord(RegisterType::SP, 0x1034);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6FA7, 0x42);
}

void test_42_00FE()
{
    if (skip_test_42_00FE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x60D3);
    WriteRegisterWord(RegisterType::SP, 0x063C);
    WriteRegisterByte(RegisterType::A, 0x43);
    WriteRegisterByte(RegisterType::B, 0xF2);
    WriteRegisterByte(RegisterType::C, 0x18);
    WriteRegisterByte(RegisterType::D, 0xF5);
    WriteRegisterByte(RegisterType::E, 0x3B);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xBA);
    WriteRegisterByte(RegisterType::L, 0xB8);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x60D3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x43);
    CheckRegisterByte(RegisterType::B, 0xF5);
    CheckRegisterByte(RegisterType::C, 0x18);
    CheckRegisterByte(RegisterType::D, 0xF5);
    CheckRegisterByte(RegisterType::E, 0x3B);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xBA);
    CheckRegisterByte(RegisterType::L, 0xB8);
    WriteRegisterWord(RegisterType::PC, 0x60D4);
    WriteRegisterWord(RegisterType::SP, 0x063C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x60D3, 0x42);
}

void test_42_00FF()
{
    if (skip_test_42_00FF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD39E);
    WriteRegisterWord(RegisterType::SP, 0xB538);
    WriteRegisterByte(RegisterType::A, 0x97);
    WriteRegisterByte(RegisterType::B, 0x24);
    WriteRegisterByte(RegisterType::C, 0x17);
    WriteRegisterByte(RegisterType::D, 0xDE);
    WriteRegisterByte(RegisterType::E, 0xEB);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xD7);
    WriteRegisterByte(RegisterType::L, 0x35);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD39E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x97);
    CheckRegisterByte(RegisterType::B, 0xDE);
    CheckRegisterByte(RegisterType::C, 0x17);
    CheckRegisterByte(RegisterType::D, 0xDE);
    CheckRegisterByte(RegisterType::E, 0xEB);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xD7);
    CheckRegisterByte(RegisterType::L, 0x35);
    WriteRegisterWord(RegisterType::PC, 0xD39F);
    WriteRegisterWord(RegisterType::SP, 0xB538);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD39E, 0x42);
}

void test_42_0100()
{
    if (skip_test_42_0100)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0A97);
    WriteRegisterWord(RegisterType::SP, 0x73BF);
    WriteRegisterByte(RegisterType::A, 0x60);
    WriteRegisterByte(RegisterType::B, 0x31);
    WriteRegisterByte(RegisterType::C, 0x57);
    WriteRegisterByte(RegisterType::D, 0xEB);
    WriteRegisterByte(RegisterType::E, 0x6E);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x3D);
    WriteRegisterByte(RegisterType::L, 0x28);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0A97, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x60);
    CheckRegisterByte(RegisterType::B, 0xEB);
    CheckRegisterByte(RegisterType::C, 0x57);
    CheckRegisterByte(RegisterType::D, 0xEB);
    CheckRegisterByte(RegisterType::E, 0x6E);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x3D);
    CheckRegisterByte(RegisterType::L, 0x28);
    WriteRegisterWord(RegisterType::PC, 0x0A98);
    WriteRegisterWord(RegisterType::SP, 0x73BF);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0A97, 0x42);
}

void test_42_0101()
{
    if (skip_test_42_0101)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF636);
    WriteRegisterWord(RegisterType::SP, 0x93E5);
    WriteRegisterByte(RegisterType::A, 0xDA);
    WriteRegisterByte(RegisterType::B, 0x87);
    WriteRegisterByte(RegisterType::C, 0xFD);
    WriteRegisterByte(RegisterType::D, 0x92);
    WriteRegisterByte(RegisterType::E, 0x8A);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xB0);
    WriteRegisterByte(RegisterType::L, 0x53);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF636, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDA);
    CheckRegisterByte(RegisterType::B, 0x92);
    CheckRegisterByte(RegisterType::C, 0xFD);
    CheckRegisterByte(RegisterType::D, 0x92);
    CheckRegisterByte(RegisterType::E, 0x8A);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xB0);
    CheckRegisterByte(RegisterType::L, 0x53);
    WriteRegisterWord(RegisterType::PC, 0xF637);
    WriteRegisterWord(RegisterType::SP, 0x93E5);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF636, 0x42);
}

void test_42_0102()
{
    if (skip_test_42_0102)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x44C6);
    WriteRegisterWord(RegisterType::SP, 0x6E63);
    WriteRegisterByte(RegisterType::A, 0x84);
    WriteRegisterByte(RegisterType::B, 0x7E);
    WriteRegisterByte(RegisterType::C, 0x97);
    WriteRegisterByte(RegisterType::D, 0x7B);
    WriteRegisterByte(RegisterType::E, 0xB8);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xBB);
    WriteRegisterByte(RegisterType::L, 0xF3);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x44C6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x84);
    CheckRegisterByte(RegisterType::B, 0x7B);
    CheckRegisterByte(RegisterType::C, 0x97);
    CheckRegisterByte(RegisterType::D, 0x7B);
    CheckRegisterByte(RegisterType::E, 0xB8);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xBB);
    CheckRegisterByte(RegisterType::L, 0xF3);
    WriteRegisterWord(RegisterType::PC, 0x44C7);
    WriteRegisterWord(RegisterType::SP, 0x6E63);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x44C6, 0x42);
}

void test_42_0103()
{
    if (skip_test_42_0103)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0458);
    WriteRegisterWord(RegisterType::SP, 0xA8E2);
    WriteRegisterByte(RegisterType::A, 0xBF);
    WriteRegisterByte(RegisterType::B, 0x84);
    WriteRegisterByte(RegisterType::C, 0xD5);
    WriteRegisterByte(RegisterType::D, 0x28);
    WriteRegisterByte(RegisterType::E, 0xEA);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x54);
    WriteRegisterByte(RegisterType::L, 0xD7);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0458, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBF);
    CheckRegisterByte(RegisterType::B, 0x28);
    CheckRegisterByte(RegisterType::C, 0xD5);
    CheckRegisterByte(RegisterType::D, 0x28);
    CheckRegisterByte(RegisterType::E, 0xEA);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x54);
    CheckRegisterByte(RegisterType::L, 0xD7);
    WriteRegisterWord(RegisterType::PC, 0x0459);
    WriteRegisterWord(RegisterType::SP, 0xA8E2);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0458, 0x42);
}

void test_42_0104()
{
    if (skip_test_42_0104)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD1EE);
    WriteRegisterWord(RegisterType::SP, 0x3235);
    WriteRegisterByte(RegisterType::A, 0x38);
    WriteRegisterByte(RegisterType::B, 0xB5);
    WriteRegisterByte(RegisterType::C, 0x88);
    WriteRegisterByte(RegisterType::D, 0xDC);
    WriteRegisterByte(RegisterType::E, 0x46);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xA1);
    WriteRegisterByte(RegisterType::L, 0x33);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD1EE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x38);
    CheckRegisterByte(RegisterType::B, 0xDC);
    CheckRegisterByte(RegisterType::C, 0x88);
    CheckRegisterByte(RegisterType::D, 0xDC);
    CheckRegisterByte(RegisterType::E, 0x46);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xA1);
    CheckRegisterByte(RegisterType::L, 0x33);
    WriteRegisterWord(RegisterType::PC, 0xD1EF);
    WriteRegisterWord(RegisterType::SP, 0x3235);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD1EE, 0x42);
}

void test_42_0105()
{
    if (skip_test_42_0105)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6C48);
    WriteRegisterWord(RegisterType::SP, 0x16B0);
    WriteRegisterByte(RegisterType::A, 0x55);
    WriteRegisterByte(RegisterType::B, 0x5D);
    WriteRegisterByte(RegisterType::C, 0x5A);
    WriteRegisterByte(RegisterType::D, 0xF7);
    WriteRegisterByte(RegisterType::E, 0x96);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xAC);
    WriteRegisterByte(RegisterType::L, 0x1D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6C48, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x55);
    CheckRegisterByte(RegisterType::B, 0xF7);
    CheckRegisterByte(RegisterType::C, 0x5A);
    CheckRegisterByte(RegisterType::D, 0xF7);
    CheckRegisterByte(RegisterType::E, 0x96);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xAC);
    CheckRegisterByte(RegisterType::L, 0x1D);
    WriteRegisterWord(RegisterType::PC, 0x6C49);
    WriteRegisterWord(RegisterType::SP, 0x16B0);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6C48, 0x42);
}

void test_42_0106()
{
    if (skip_test_42_0106)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD714);
    WriteRegisterWord(RegisterType::SP, 0x8BCF);
    WriteRegisterByte(RegisterType::A, 0xA8);
    WriteRegisterByte(RegisterType::B, 0xEF);
    WriteRegisterByte(RegisterType::C, 0xDA);
    WriteRegisterByte(RegisterType::D, 0xA8);
    WriteRegisterByte(RegisterType::E, 0x41);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x6A);
    WriteRegisterByte(RegisterType::L, 0xED);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD714, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA8);
    CheckRegisterByte(RegisterType::B, 0xA8);
    CheckRegisterByte(RegisterType::C, 0xDA);
    CheckRegisterByte(RegisterType::D, 0xA8);
    CheckRegisterByte(RegisterType::E, 0x41);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x6A);
    CheckRegisterByte(RegisterType::L, 0xED);
    WriteRegisterWord(RegisterType::PC, 0xD715);
    WriteRegisterWord(RegisterType::SP, 0x8BCF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD714, 0x42);
}

void test_42_0107()
{
    if (skip_test_42_0107)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE4BB);
    WriteRegisterWord(RegisterType::SP, 0x80DD);
    WriteRegisterByte(RegisterType::A, 0xFF);
    WriteRegisterByte(RegisterType::B, 0x88);
    WriteRegisterByte(RegisterType::C, 0x11);
    WriteRegisterByte(RegisterType::D, 0x18);
    WriteRegisterByte(RegisterType::E, 0xE6);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x1F);
    WriteRegisterByte(RegisterType::L, 0x13);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE4BB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFF);
    CheckRegisterByte(RegisterType::B, 0x18);
    CheckRegisterByte(RegisterType::C, 0x11);
    CheckRegisterByte(RegisterType::D, 0x18);
    CheckRegisterByte(RegisterType::E, 0xE6);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x1F);
    CheckRegisterByte(RegisterType::L, 0x13);
    WriteRegisterWord(RegisterType::PC, 0xE4BC);
    WriteRegisterWord(RegisterType::SP, 0x80DD);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE4BB, 0x42);
}

void test_42_0108()
{
    if (skip_test_42_0108)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDB3D);
    WriteRegisterWord(RegisterType::SP, 0x78B3);
    WriteRegisterByte(RegisterType::A, 0x66);
    WriteRegisterByte(RegisterType::B, 0x71);
    WriteRegisterByte(RegisterType::C, 0xDB);
    WriteRegisterByte(RegisterType::D, 0x5A);
    WriteRegisterByte(RegisterType::E, 0x28);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x0F);
    WriteRegisterByte(RegisterType::L, 0x46);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDB3D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x66);
    CheckRegisterByte(RegisterType::B, 0x5A);
    CheckRegisterByte(RegisterType::C, 0xDB);
    CheckRegisterByte(RegisterType::D, 0x5A);
    CheckRegisterByte(RegisterType::E, 0x28);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x0F);
    CheckRegisterByte(RegisterType::L, 0x46);
    WriteRegisterWord(RegisterType::PC, 0xDB3E);
    WriteRegisterWord(RegisterType::SP, 0x78B3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDB3D, 0x42);
}

void test_42_0109()
{
    if (skip_test_42_0109)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x737B);
    WriteRegisterWord(RegisterType::SP, 0xA22F);
    WriteRegisterByte(RegisterType::A, 0x52);
    WriteRegisterByte(RegisterType::B, 0x29);
    WriteRegisterByte(RegisterType::C, 0xB2);
    WriteRegisterByte(RegisterType::D, 0x71);
    WriteRegisterByte(RegisterType::E, 0xD6);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xAA);
    WriteRegisterByte(RegisterType::L, 0xFC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x737B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x52);
    CheckRegisterByte(RegisterType::B, 0x71);
    CheckRegisterByte(RegisterType::C, 0xB2);
    CheckRegisterByte(RegisterType::D, 0x71);
    CheckRegisterByte(RegisterType::E, 0xD6);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xAA);
    CheckRegisterByte(RegisterType::L, 0xFC);
    WriteRegisterWord(RegisterType::PC, 0x737C);
    WriteRegisterWord(RegisterType::SP, 0xA22F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x737B, 0x42);
}

void test_42_010A()
{
    if (skip_test_42_010A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9D26);
    WriteRegisterWord(RegisterType::SP, 0x2825);
    WriteRegisterByte(RegisterType::A, 0x45);
    WriteRegisterByte(RegisterType::B, 0xB9);
    WriteRegisterByte(RegisterType::C, 0xD4);
    WriteRegisterByte(RegisterType::D, 0xBE);
    WriteRegisterByte(RegisterType::E, 0x2D);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x02);
    WriteRegisterByte(RegisterType::L, 0xED);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9D26, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x45);
    CheckRegisterByte(RegisterType::B, 0xBE);
    CheckRegisterByte(RegisterType::C, 0xD4);
    CheckRegisterByte(RegisterType::D, 0xBE);
    CheckRegisterByte(RegisterType::E, 0x2D);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x02);
    CheckRegisterByte(RegisterType::L, 0xED);
    WriteRegisterWord(RegisterType::PC, 0x9D27);
    WriteRegisterWord(RegisterType::SP, 0x2825);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9D26, 0x42);
}

void test_42_010B()
{
    if (skip_test_42_010B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4E52);
    WriteRegisterWord(RegisterType::SP, 0xF51D);
    WriteRegisterByte(RegisterType::A, 0x8A);
    WriteRegisterByte(RegisterType::B, 0x4A);
    WriteRegisterByte(RegisterType::C, 0xA3);
    WriteRegisterByte(RegisterType::D, 0x20);
    WriteRegisterByte(RegisterType::E, 0xA9);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x9F);
    WriteRegisterByte(RegisterType::L, 0xB1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4E52, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8A);
    CheckRegisterByte(RegisterType::B, 0x20);
    CheckRegisterByte(RegisterType::C, 0xA3);
    CheckRegisterByte(RegisterType::D, 0x20);
    CheckRegisterByte(RegisterType::E, 0xA9);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x9F);
    CheckRegisterByte(RegisterType::L, 0xB1);
    WriteRegisterWord(RegisterType::PC, 0x4E53);
    WriteRegisterWord(RegisterType::SP, 0xF51D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4E52, 0x42);
}

void test_42_010C()
{
    if (skip_test_42_010C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x66DE);
    WriteRegisterWord(RegisterType::SP, 0x0679);
    WriteRegisterByte(RegisterType::A, 0x94);
    WriteRegisterByte(RegisterType::B, 0x41);
    WriteRegisterByte(RegisterType::C, 0xE8);
    WriteRegisterByte(RegisterType::D, 0xCE);
    WriteRegisterByte(RegisterType::E, 0xAF);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x1C);
    WriteRegisterByte(RegisterType::L, 0xDA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x66DE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x94);
    CheckRegisterByte(RegisterType::B, 0xCE);
    CheckRegisterByte(RegisterType::C, 0xE8);
    CheckRegisterByte(RegisterType::D, 0xCE);
    CheckRegisterByte(RegisterType::E, 0xAF);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x1C);
    CheckRegisterByte(RegisterType::L, 0xDA);
    WriteRegisterWord(RegisterType::PC, 0x66DF);
    WriteRegisterWord(RegisterType::SP, 0x0679);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x66DE, 0x42);
}

void test_42_010D()
{
    if (skip_test_42_010D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9659);
    WriteRegisterWord(RegisterType::SP, 0x0CE5);
    WriteRegisterByte(RegisterType::A, 0xC9);
    WriteRegisterByte(RegisterType::B, 0x15);
    WriteRegisterByte(RegisterType::C, 0xAB);
    WriteRegisterByte(RegisterType::D, 0x15);
    WriteRegisterByte(RegisterType::E, 0xD7);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x1F);
    WriteRegisterByte(RegisterType::L, 0x71);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9659, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC9);
    CheckRegisterByte(RegisterType::B, 0x15);
    CheckRegisterByte(RegisterType::C, 0xAB);
    CheckRegisterByte(RegisterType::D, 0x15);
    CheckRegisterByte(RegisterType::E, 0xD7);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x1F);
    CheckRegisterByte(RegisterType::L, 0x71);
    WriteRegisterWord(RegisterType::PC, 0x965A);
    WriteRegisterWord(RegisterType::SP, 0x0CE5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x9659, 0x42);
}

void test_42_010E()
{
    if (skip_test_42_010E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0F66);
    WriteRegisterWord(RegisterType::SP, 0xC022);
    WriteRegisterByte(RegisterType::A, 0x0D);
    WriteRegisterByte(RegisterType::B, 0x0F);
    WriteRegisterByte(RegisterType::C, 0xB0);
    WriteRegisterByte(RegisterType::D, 0xF3);
    WriteRegisterByte(RegisterType::E, 0xB0);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x42);
    WriteRegisterByte(RegisterType::L, 0x23);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0F66, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0D);
    CheckRegisterByte(RegisterType::B, 0xF3);
    CheckRegisterByte(RegisterType::C, 0xB0);
    CheckRegisterByte(RegisterType::D, 0xF3);
    CheckRegisterByte(RegisterType::E, 0xB0);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x42);
    CheckRegisterByte(RegisterType::L, 0x23);
    WriteRegisterWord(RegisterType::PC, 0x0F67);
    WriteRegisterWord(RegisterType::SP, 0xC022);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0F66, 0x42);
}

void test_42_010F()
{
    if (skip_test_42_010F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFA90);
    WriteRegisterWord(RegisterType::SP, 0x9892);
    WriteRegisterByte(RegisterType::A, 0xCC);
    WriteRegisterByte(RegisterType::B, 0x7A);
    WriteRegisterByte(RegisterType::C, 0x7C);
    WriteRegisterByte(RegisterType::D, 0x7A);
    WriteRegisterByte(RegisterType::E, 0x0D);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x99);
    WriteRegisterByte(RegisterType::L, 0x5C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xFA90, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCC);
    CheckRegisterByte(RegisterType::B, 0x7A);
    CheckRegisterByte(RegisterType::C, 0x7C);
    CheckRegisterByte(RegisterType::D, 0x7A);
    CheckRegisterByte(RegisterType::E, 0x0D);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x99);
    CheckRegisterByte(RegisterType::L, 0x5C);
    WriteRegisterWord(RegisterType::PC, 0xFA91);
    WriteRegisterWord(RegisterType::SP, 0x9892);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFA90, 0x42);
}

void test_42_0110()
{
    if (skip_test_42_0110)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x900C);
    WriteRegisterWord(RegisterType::SP, 0x64AF);
    WriteRegisterByte(RegisterType::A, 0x79);
    WriteRegisterByte(RegisterType::B, 0x4F);
    WriteRegisterByte(RegisterType::C, 0xEC);
    WriteRegisterByte(RegisterType::D, 0xFF);
    WriteRegisterByte(RegisterType::E, 0x1C);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x61);
    WriteRegisterByte(RegisterType::L, 0xD0);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x900C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x79);
    CheckRegisterByte(RegisterType::B, 0xFF);
    CheckRegisterByte(RegisterType::C, 0xEC);
    CheckRegisterByte(RegisterType::D, 0xFF);
    CheckRegisterByte(RegisterType::E, 0x1C);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x61);
    CheckRegisterByte(RegisterType::L, 0xD0);
    WriteRegisterWord(RegisterType::PC, 0x900D);
    WriteRegisterWord(RegisterType::SP, 0x64AF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x900C, 0x42);
}

void test_42_0111()
{
    if (skip_test_42_0111)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9016);
    WriteRegisterWord(RegisterType::SP, 0x23A4);
    WriteRegisterByte(RegisterType::A, 0xAA);
    WriteRegisterByte(RegisterType::B, 0x30);
    WriteRegisterByte(RegisterType::C, 0x43);
    WriteRegisterByte(RegisterType::D, 0x24);
    WriteRegisterByte(RegisterType::E, 0xC5);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xD0);
    WriteRegisterByte(RegisterType::L, 0x26);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9016, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAA);
    CheckRegisterByte(RegisterType::B, 0x24);
    CheckRegisterByte(RegisterType::C, 0x43);
    CheckRegisterByte(RegisterType::D, 0x24);
    CheckRegisterByte(RegisterType::E, 0xC5);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xD0);
    CheckRegisterByte(RegisterType::L, 0x26);
    WriteRegisterWord(RegisterType::PC, 0x9017);
    WriteRegisterWord(RegisterType::SP, 0x23A4);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9016, 0x42);
}

void test_42_0112()
{
    if (skip_test_42_0112)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2BDF);
    WriteRegisterWord(RegisterType::SP, 0xAAA5);
    WriteRegisterByte(RegisterType::A, 0xC1);
    WriteRegisterByte(RegisterType::B, 0xD4);
    WriteRegisterByte(RegisterType::C, 0xC7);
    WriteRegisterByte(RegisterType::D, 0x52);
    WriteRegisterByte(RegisterType::E, 0xD6);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x05);
    WriteRegisterByte(RegisterType::L, 0x4A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x2BDF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC1);
    CheckRegisterByte(RegisterType::B, 0x52);
    CheckRegisterByte(RegisterType::C, 0xC7);
    CheckRegisterByte(RegisterType::D, 0x52);
    CheckRegisterByte(RegisterType::E, 0xD6);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x05);
    CheckRegisterByte(RegisterType::L, 0x4A);
    WriteRegisterWord(RegisterType::PC, 0x2BE0);
    WriteRegisterWord(RegisterType::SP, 0xAAA5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2BDF, 0x42);
}

void test_42_0113()
{
    if (skip_test_42_0113)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB2A2);
    WriteRegisterWord(RegisterType::SP, 0x12DB);
    WriteRegisterByte(RegisterType::A, 0x6B);
    WriteRegisterByte(RegisterType::B, 0xE6);
    WriteRegisterByte(RegisterType::C, 0xC1);
    WriteRegisterByte(RegisterType::D, 0x54);
    WriteRegisterByte(RegisterType::E, 0x32);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xDF);
    WriteRegisterByte(RegisterType::L, 0xA5);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB2A2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6B);
    CheckRegisterByte(RegisterType::B, 0x54);
    CheckRegisterByte(RegisterType::C, 0xC1);
    CheckRegisterByte(RegisterType::D, 0x54);
    CheckRegisterByte(RegisterType::E, 0x32);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xDF);
    CheckRegisterByte(RegisterType::L, 0xA5);
    WriteRegisterWord(RegisterType::PC, 0xB2A3);
    WriteRegisterWord(RegisterType::SP, 0x12DB);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB2A2, 0x42);
}

void test_42_0114()
{
    if (skip_test_42_0114)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFC06);
    WriteRegisterWord(RegisterType::SP, 0x9F0D);
    WriteRegisterByte(RegisterType::A, 0xC5);
    WriteRegisterByte(RegisterType::B, 0xAA);
    WriteRegisterByte(RegisterType::C, 0x24);
    WriteRegisterByte(RegisterType::D, 0x98);
    WriteRegisterByte(RegisterType::E, 0x5D);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x62);
    WriteRegisterByte(RegisterType::L, 0xBA);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xFC06, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC5);
    CheckRegisterByte(RegisterType::B, 0x98);
    CheckRegisterByte(RegisterType::C, 0x24);
    CheckRegisterByte(RegisterType::D, 0x98);
    CheckRegisterByte(RegisterType::E, 0x5D);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x62);
    CheckRegisterByte(RegisterType::L, 0xBA);
    WriteRegisterWord(RegisterType::PC, 0xFC07);
    WriteRegisterWord(RegisterType::SP, 0x9F0D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFC06, 0x42);
}

void test_42_0115()
{
    if (skip_test_42_0115)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9231);
    WriteRegisterWord(RegisterType::SP, 0xF205);
    WriteRegisterByte(RegisterType::A, 0xAF);
    WriteRegisterByte(RegisterType::B, 0x99);
    WriteRegisterByte(RegisterType::C, 0x3B);
    WriteRegisterByte(RegisterType::D, 0x54);
    WriteRegisterByte(RegisterType::E, 0x9F);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xA7);
    WriteRegisterByte(RegisterType::L, 0xA7);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9231, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAF);
    CheckRegisterByte(RegisterType::B, 0x54);
    CheckRegisterByte(RegisterType::C, 0x3B);
    CheckRegisterByte(RegisterType::D, 0x54);
    CheckRegisterByte(RegisterType::E, 0x9F);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xA7);
    CheckRegisterByte(RegisterType::L, 0xA7);
    WriteRegisterWord(RegisterType::PC, 0x9232);
    WriteRegisterWord(RegisterType::SP, 0xF205);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9231, 0x42);
}

void test_42_0116()
{
    if (skip_test_42_0116)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3CD7);
    WriteRegisterWord(RegisterType::SP, 0x6DAF);
    WriteRegisterByte(RegisterType::A, 0x63);
    WriteRegisterByte(RegisterType::B, 0x6C);
    WriteRegisterByte(RegisterType::C, 0x88);
    WriteRegisterByte(RegisterType::D, 0xE5);
    WriteRegisterByte(RegisterType::E, 0x30);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x3D);
    WriteRegisterByte(RegisterType::L, 0x28);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3CD7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x63);
    CheckRegisterByte(RegisterType::B, 0xE5);
    CheckRegisterByte(RegisterType::C, 0x88);
    CheckRegisterByte(RegisterType::D, 0xE5);
    CheckRegisterByte(RegisterType::E, 0x30);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x3D);
    CheckRegisterByte(RegisterType::L, 0x28);
    WriteRegisterWord(RegisterType::PC, 0x3CD8);
    WriteRegisterWord(RegisterType::SP, 0x6DAF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3CD7, 0x42);
}

void test_42_0117()
{
    if (skip_test_42_0117)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6E1C);
    WriteRegisterWord(RegisterType::SP, 0x126C);
    WriteRegisterByte(RegisterType::A, 0x2E);
    WriteRegisterByte(RegisterType::B, 0x0C);
    WriteRegisterByte(RegisterType::C, 0xF5);
    WriteRegisterByte(RegisterType::D, 0xD8);
    WriteRegisterByte(RegisterType::E, 0xF7);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x7E);
    WriteRegisterByte(RegisterType::L, 0x78);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6E1C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2E);
    CheckRegisterByte(RegisterType::B, 0xD8);
    CheckRegisterByte(RegisterType::C, 0xF5);
    CheckRegisterByte(RegisterType::D, 0xD8);
    CheckRegisterByte(RegisterType::E, 0xF7);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x7E);
    CheckRegisterByte(RegisterType::L, 0x78);
    WriteRegisterWord(RegisterType::PC, 0x6E1D);
    WriteRegisterWord(RegisterType::SP, 0x126C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6E1C, 0x42);
}

void test_42_0118()
{
    if (skip_test_42_0118)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0653);
    WriteRegisterWord(RegisterType::SP, 0x4173);
    WriteRegisterByte(RegisterType::A, 0x41);
    WriteRegisterByte(RegisterType::B, 0x00);
    WriteRegisterByte(RegisterType::C, 0x4C);
    WriteRegisterByte(RegisterType::D, 0xC5);
    WriteRegisterByte(RegisterType::E, 0x96);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x53);
    WriteRegisterByte(RegisterType::L, 0xA5);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0653, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x41);
    CheckRegisterByte(RegisterType::B, 0xC5);
    CheckRegisterByte(RegisterType::C, 0x4C);
    CheckRegisterByte(RegisterType::D, 0xC5);
    CheckRegisterByte(RegisterType::E, 0x96);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x53);
    CheckRegisterByte(RegisterType::L, 0xA5);
    WriteRegisterWord(RegisterType::PC, 0x0654);
    WriteRegisterWord(RegisterType::SP, 0x4173);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0653, 0x42);
}

void test_42_0119()
{
    if (skip_test_42_0119)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDF80);
    WriteRegisterWord(RegisterType::SP, 0x1FCA);
    WriteRegisterByte(RegisterType::A, 0x99);
    WriteRegisterByte(RegisterType::B, 0xDB);
    WriteRegisterByte(RegisterType::C, 0xFC);
    WriteRegisterByte(RegisterType::D, 0x01);
    WriteRegisterByte(RegisterType::E, 0x81);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x2B);
    WriteRegisterByte(RegisterType::L, 0x7A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xDF80, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x99);
    CheckRegisterByte(RegisterType::B, 0x01);
    CheckRegisterByte(RegisterType::C, 0xFC);
    CheckRegisterByte(RegisterType::D, 0x01);
    CheckRegisterByte(RegisterType::E, 0x81);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x2B);
    CheckRegisterByte(RegisterType::L, 0x7A);
    WriteRegisterWord(RegisterType::PC, 0xDF81);
    WriteRegisterWord(RegisterType::SP, 0x1FCA);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDF80, 0x42);
}

void test_42_011A()
{
    if (skip_test_42_011A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2664);
    WriteRegisterWord(RegisterType::SP, 0xB33B);
    WriteRegisterByte(RegisterType::A, 0x34);
    WriteRegisterByte(RegisterType::B, 0x64);
    WriteRegisterByte(RegisterType::C, 0x3F);
    WriteRegisterByte(RegisterType::D, 0x05);
    WriteRegisterByte(RegisterType::E, 0x28);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x4A);
    WriteRegisterByte(RegisterType::L, 0x67);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x2664, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x34);
    CheckRegisterByte(RegisterType::B, 0x05);
    CheckRegisterByte(RegisterType::C, 0x3F);
    CheckRegisterByte(RegisterType::D, 0x05);
    CheckRegisterByte(RegisterType::E, 0x28);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x4A);
    CheckRegisterByte(RegisterType::L, 0x67);
    WriteRegisterWord(RegisterType::PC, 0x2665);
    WriteRegisterWord(RegisterType::SP, 0xB33B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2664, 0x42);
}

void test_42_011B()
{
    if (skip_test_42_011B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3885);
    WriteRegisterWord(RegisterType::SP, 0xB4E2);
    WriteRegisterByte(RegisterType::A, 0xAE);
    WriteRegisterByte(RegisterType::B, 0x2C);
    WriteRegisterByte(RegisterType::C, 0xEC);
    WriteRegisterByte(RegisterType::D, 0xCE);
    WriteRegisterByte(RegisterType::E, 0x2A);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x12);
    WriteRegisterByte(RegisterType::L, 0x8B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3885, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAE);
    CheckRegisterByte(RegisterType::B, 0xCE);
    CheckRegisterByte(RegisterType::C, 0xEC);
    CheckRegisterByte(RegisterType::D, 0xCE);
    CheckRegisterByte(RegisterType::E, 0x2A);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x12);
    CheckRegisterByte(RegisterType::L, 0x8B);
    WriteRegisterWord(RegisterType::PC, 0x3886);
    WriteRegisterWord(RegisterType::SP, 0xB4E2);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3885, 0x42);
}

void test_42_011C()
{
    if (skip_test_42_011C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA286);
    WriteRegisterWord(RegisterType::SP, 0x8454);
    WriteRegisterByte(RegisterType::A, 0xEA);
    WriteRegisterByte(RegisterType::B, 0x8C);
    WriteRegisterByte(RegisterType::C, 0xCE);
    WriteRegisterByte(RegisterType::D, 0xB9);
    WriteRegisterByte(RegisterType::E, 0xDF);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xC4);
    WriteRegisterByte(RegisterType::L, 0x0D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA286, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEA);
    CheckRegisterByte(RegisterType::B, 0xB9);
    CheckRegisterByte(RegisterType::C, 0xCE);
    CheckRegisterByte(RegisterType::D, 0xB9);
    CheckRegisterByte(RegisterType::E, 0xDF);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xC4);
    CheckRegisterByte(RegisterType::L, 0x0D);
    WriteRegisterWord(RegisterType::PC, 0xA287);
    WriteRegisterWord(RegisterType::SP, 0x8454);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA286, 0x42);
}

void test_42_011D()
{
    if (skip_test_42_011D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9F05);
    WriteRegisterWord(RegisterType::SP, 0x26E5);
    WriteRegisterByte(RegisterType::A, 0xD6);
    WriteRegisterByte(RegisterType::B, 0x7D);
    WriteRegisterByte(RegisterType::C, 0xE4);
    WriteRegisterByte(RegisterType::D, 0xBB);
    WriteRegisterByte(RegisterType::E, 0xF2);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x93);
    WriteRegisterByte(RegisterType::L, 0xE7);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9F05, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD6);
    CheckRegisterByte(RegisterType::B, 0xBB);
    CheckRegisterByte(RegisterType::C, 0xE4);
    CheckRegisterByte(RegisterType::D, 0xBB);
    CheckRegisterByte(RegisterType::E, 0xF2);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x93);
    CheckRegisterByte(RegisterType::L, 0xE7);
    WriteRegisterWord(RegisterType::PC, 0x9F06);
    WriteRegisterWord(RegisterType::SP, 0x26E5);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9F05, 0x42);
}

void test_42_011E()
{
    if (skip_test_42_011E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB3FC);
    WriteRegisterWord(RegisterType::SP, 0x9A0A);
    WriteRegisterByte(RegisterType::A, 0xFC);
    WriteRegisterByte(RegisterType::B, 0x6F);
    WriteRegisterByte(RegisterType::C, 0x1F);
    WriteRegisterByte(RegisterType::D, 0x02);
    WriteRegisterByte(RegisterType::E, 0xE9);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xC0);
    WriteRegisterByte(RegisterType::L, 0x6F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB3FC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFC);
    CheckRegisterByte(RegisterType::B, 0x02);
    CheckRegisterByte(RegisterType::C, 0x1F);
    CheckRegisterByte(RegisterType::D, 0x02);
    CheckRegisterByte(RegisterType::E, 0xE9);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xC0);
    CheckRegisterByte(RegisterType::L, 0x6F);
    WriteRegisterWord(RegisterType::PC, 0xB3FD);
    WriteRegisterWord(RegisterType::SP, 0x9A0A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB3FC, 0x42);
}

void test_42_011F()
{
    if (skip_test_42_011F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5AF1);
    WriteRegisterWord(RegisterType::SP, 0x3EAE);
    WriteRegisterByte(RegisterType::A, 0x02);
    WriteRegisterByte(RegisterType::B, 0xDD);
    WriteRegisterByte(RegisterType::C, 0x1E);
    WriteRegisterByte(RegisterType::D, 0x31);
    WriteRegisterByte(RegisterType::E, 0x3E);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x1B);
    WriteRegisterByte(RegisterType::L, 0xC5);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5AF1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x02);
    CheckRegisterByte(RegisterType::B, 0x31);
    CheckRegisterByte(RegisterType::C, 0x1E);
    CheckRegisterByte(RegisterType::D, 0x31);
    CheckRegisterByte(RegisterType::E, 0x3E);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x1B);
    CheckRegisterByte(RegisterType::L, 0xC5);
    WriteRegisterWord(RegisterType::PC, 0x5AF2);
    WriteRegisterWord(RegisterType::SP, 0x3EAE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5AF1, 0x42);
}

void test_42_0120()
{
    if (skip_test_42_0120)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8D96);
    WriteRegisterWord(RegisterType::SP, 0xC7AD);
    WriteRegisterByte(RegisterType::A, 0xA7);
    WriteRegisterByte(RegisterType::B, 0xF0);
    WriteRegisterByte(RegisterType::C, 0x26);
    WriteRegisterByte(RegisterType::D, 0xBC);
    WriteRegisterByte(RegisterType::E, 0x60);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x4C);
    WriteRegisterByte(RegisterType::L, 0xDF);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8D96, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA7);
    CheckRegisterByte(RegisterType::B, 0xBC);
    CheckRegisterByte(RegisterType::C, 0x26);
    CheckRegisterByte(RegisterType::D, 0xBC);
    CheckRegisterByte(RegisterType::E, 0x60);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x4C);
    CheckRegisterByte(RegisterType::L, 0xDF);
    WriteRegisterWord(RegisterType::PC, 0x8D97);
    WriteRegisterWord(RegisterType::SP, 0xC7AD);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8D96, 0x42);
}

void test_42_0121()
{
    if (skip_test_42_0121)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x47CE);
    WriteRegisterWord(RegisterType::SP, 0x6D33);
    WriteRegisterByte(RegisterType::A, 0x9C);
    WriteRegisterByte(RegisterType::B, 0x53);
    WriteRegisterByte(RegisterType::C, 0x17);
    WriteRegisterByte(RegisterType::D, 0x99);
    WriteRegisterByte(RegisterType::E, 0x73);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x5A);
    WriteRegisterByte(RegisterType::L, 0x16);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x47CE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9C);
    CheckRegisterByte(RegisterType::B, 0x99);
    CheckRegisterByte(RegisterType::C, 0x17);
    CheckRegisterByte(RegisterType::D, 0x99);
    CheckRegisterByte(RegisterType::E, 0x73);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x5A);
    CheckRegisterByte(RegisterType::L, 0x16);
    WriteRegisterWord(RegisterType::PC, 0x47CF);
    WriteRegisterWord(RegisterType::SP, 0x6D33);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x47CE, 0x42);
}

void test_42_0122()
{
    if (skip_test_42_0122)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x14B6);
    WriteRegisterWord(RegisterType::SP, 0x3A0D);
    WriteRegisterByte(RegisterType::A, 0xD3);
    WriteRegisterByte(RegisterType::B, 0x33);
    WriteRegisterByte(RegisterType::C, 0xA5);
    WriteRegisterByte(RegisterType::D, 0x2C);
    WriteRegisterByte(RegisterType::E, 0x53);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x39);
    WriteRegisterByte(RegisterType::L, 0xEF);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x14B6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD3);
    CheckRegisterByte(RegisterType::B, 0x2C);
    CheckRegisterByte(RegisterType::C, 0xA5);
    CheckRegisterByte(RegisterType::D, 0x2C);
    CheckRegisterByte(RegisterType::E, 0x53);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x39);
    CheckRegisterByte(RegisterType::L, 0xEF);
    WriteRegisterWord(RegisterType::PC, 0x14B7);
    WriteRegisterWord(RegisterType::SP, 0x3A0D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x14B6, 0x42);
}

void test_42_0123()
{
    if (skip_test_42_0123)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8D2C);
    WriteRegisterWord(RegisterType::SP, 0x65D7);
    WriteRegisterByte(RegisterType::A, 0xA1);
    WriteRegisterByte(RegisterType::B, 0x2C);
    WriteRegisterByte(RegisterType::C, 0x1D);
    WriteRegisterByte(RegisterType::D, 0xEA);
    WriteRegisterByte(RegisterType::E, 0x31);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x5D);
    WriteRegisterByte(RegisterType::L, 0xCD);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8D2C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA1);
    CheckRegisterByte(RegisterType::B, 0xEA);
    CheckRegisterByte(RegisterType::C, 0x1D);
    CheckRegisterByte(RegisterType::D, 0xEA);
    CheckRegisterByte(RegisterType::E, 0x31);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x5D);
    CheckRegisterByte(RegisterType::L, 0xCD);
    WriteRegisterWord(RegisterType::PC, 0x8D2D);
    WriteRegisterWord(RegisterType::SP, 0x65D7);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8D2C, 0x42);
}

void test_42_0124()
{
    if (skip_test_42_0124)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF74B);
    WriteRegisterWord(RegisterType::SP, 0x45F0);
    WriteRegisterByte(RegisterType::A, 0xE2);
    WriteRegisterByte(RegisterType::B, 0xBE);
    WriteRegisterByte(RegisterType::C, 0xBB);
    WriteRegisterByte(RegisterType::D, 0x34);
    WriteRegisterByte(RegisterType::E, 0x26);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x4A);
    WriteRegisterByte(RegisterType::L, 0xD3);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF74B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE2);
    CheckRegisterByte(RegisterType::B, 0x34);
    CheckRegisterByte(RegisterType::C, 0xBB);
    CheckRegisterByte(RegisterType::D, 0x34);
    CheckRegisterByte(RegisterType::E, 0x26);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x4A);
    CheckRegisterByte(RegisterType::L, 0xD3);
    WriteRegisterWord(RegisterType::PC, 0xF74C);
    WriteRegisterWord(RegisterType::SP, 0x45F0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF74B, 0x42);
}

void test_42_0125()
{
    if (skip_test_42_0125)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0C4D);
    WriteRegisterWord(RegisterType::SP, 0xAC92);
    WriteRegisterByte(RegisterType::A, 0x26);
    WriteRegisterByte(RegisterType::B, 0x1F);
    WriteRegisterByte(RegisterType::C, 0xF0);
    WriteRegisterByte(RegisterType::D, 0x87);
    WriteRegisterByte(RegisterType::E, 0xF0);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x65);
    WriteRegisterByte(RegisterType::L, 0x5C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0C4D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x26);
    CheckRegisterByte(RegisterType::B, 0x87);
    CheckRegisterByte(RegisterType::C, 0xF0);
    CheckRegisterByte(RegisterType::D, 0x87);
    CheckRegisterByte(RegisterType::E, 0xF0);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x65);
    CheckRegisterByte(RegisterType::L, 0x5C);
    WriteRegisterWord(RegisterType::PC, 0x0C4E);
    WriteRegisterWord(RegisterType::SP, 0xAC92);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0C4D, 0x42);
}

void test_42_0126()
{
    if (skip_test_42_0126)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC6E2);
    WriteRegisterWord(RegisterType::SP, 0x6E38);
    WriteRegisterByte(RegisterType::A, 0x15);
    WriteRegisterByte(RegisterType::B, 0xE8);
    WriteRegisterByte(RegisterType::C, 0xD1);
    WriteRegisterByte(RegisterType::D, 0x3E);
    WriteRegisterByte(RegisterType::E, 0xBC);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xA6);
    WriteRegisterByte(RegisterType::L, 0xF0);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC6E2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x15);
    CheckRegisterByte(RegisterType::B, 0x3E);
    CheckRegisterByte(RegisterType::C, 0xD1);
    CheckRegisterByte(RegisterType::D, 0x3E);
    CheckRegisterByte(RegisterType::E, 0xBC);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xA6);
    CheckRegisterByte(RegisterType::L, 0xF0);
    WriteRegisterWord(RegisterType::PC, 0xC6E3);
    WriteRegisterWord(RegisterType::SP, 0x6E38);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xC6E2, 0x42);
}

void test_42_0127()
{
    if (skip_test_42_0127)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF87F);
    WriteRegisterWord(RegisterType::SP, 0x112F);
    WriteRegisterByte(RegisterType::A, 0xC6);
    WriteRegisterByte(RegisterType::B, 0x73);
    WriteRegisterByte(RegisterType::C, 0x08);
    WriteRegisterByte(RegisterType::D, 0x1B);
    WriteRegisterByte(RegisterType::E, 0xC2);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x8B);
    WriteRegisterByte(RegisterType::L, 0x73);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF87F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC6);
    CheckRegisterByte(RegisterType::B, 0x1B);
    CheckRegisterByte(RegisterType::C, 0x08);
    CheckRegisterByte(RegisterType::D, 0x1B);
    CheckRegisterByte(RegisterType::E, 0xC2);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x8B);
    CheckRegisterByte(RegisterType::L, 0x73);
    WriteRegisterWord(RegisterType::PC, 0xF880);
    WriteRegisterWord(RegisterType::SP, 0x112F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF87F, 0x42);
}

void test_42_0128()
{
    if (skip_test_42_0128)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x641C);
    WriteRegisterWord(RegisterType::SP, 0xA37E);
    WriteRegisterByte(RegisterType::A, 0x1C);
    WriteRegisterByte(RegisterType::B, 0xD3);
    WriteRegisterByte(RegisterType::C, 0x6B);
    WriteRegisterByte(RegisterType::D, 0x51);
    WriteRegisterByte(RegisterType::E, 0xB0);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xA7);
    WriteRegisterByte(RegisterType::L, 0x94);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x641C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1C);
    CheckRegisterByte(RegisterType::B, 0x51);
    CheckRegisterByte(RegisterType::C, 0x6B);
    CheckRegisterByte(RegisterType::D, 0x51);
    CheckRegisterByte(RegisterType::E, 0xB0);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xA7);
    CheckRegisterByte(RegisterType::L, 0x94);
    WriteRegisterWord(RegisterType::PC, 0x641D);
    WriteRegisterWord(RegisterType::SP, 0xA37E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x641C, 0x42);
}

void test_42_0129()
{
    if (skip_test_42_0129)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0F46);
    WriteRegisterWord(RegisterType::SP, 0x0D85);
    WriteRegisterByte(RegisterType::A, 0x0B);
    WriteRegisterByte(RegisterType::B, 0x04);
    WriteRegisterByte(RegisterType::C, 0xCB);
    WriteRegisterByte(RegisterType::D, 0x4D);
    WriteRegisterByte(RegisterType::E, 0x3E);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x81);
    WriteRegisterByte(RegisterType::L, 0xDF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0F46, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0B);
    CheckRegisterByte(RegisterType::B, 0x4D);
    CheckRegisterByte(RegisterType::C, 0xCB);
    CheckRegisterByte(RegisterType::D, 0x4D);
    CheckRegisterByte(RegisterType::E, 0x3E);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x81);
    CheckRegisterByte(RegisterType::L, 0xDF);
    WriteRegisterWord(RegisterType::PC, 0x0F47);
    WriteRegisterWord(RegisterType::SP, 0x0D85);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0F46, 0x42);
}

void test_42_012A()
{
    if (skip_test_42_012A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3889);
    WriteRegisterWord(RegisterType::SP, 0x7834);
    WriteRegisterByte(RegisterType::A, 0x10);
    WriteRegisterByte(RegisterType::B, 0xF3);
    WriteRegisterByte(RegisterType::C, 0x90);
    WriteRegisterByte(RegisterType::D, 0xD5);
    WriteRegisterByte(RegisterType::E, 0x2D);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x28);
    WriteRegisterByte(RegisterType::L, 0x67);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3889, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x10);
    CheckRegisterByte(RegisterType::B, 0xD5);
    CheckRegisterByte(RegisterType::C, 0x90);
    CheckRegisterByte(RegisterType::D, 0xD5);
    CheckRegisterByte(RegisterType::E, 0x2D);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x28);
    CheckRegisterByte(RegisterType::L, 0x67);
    WriteRegisterWord(RegisterType::PC, 0x388A);
    WriteRegisterWord(RegisterType::SP, 0x7834);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3889, 0x42);
}

void test_42_012B()
{
    if (skip_test_42_012B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC604);
    WriteRegisterWord(RegisterType::SP, 0x1E08);
    WriteRegisterByte(RegisterType::A, 0xA7);
    WriteRegisterByte(RegisterType::B, 0x95);
    WriteRegisterByte(RegisterType::C, 0x1E);
    WriteRegisterByte(RegisterType::D, 0xDA);
    WriteRegisterByte(RegisterType::E, 0x6D);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x1E);
    WriteRegisterByte(RegisterType::L, 0x91);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC604, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA7);
    CheckRegisterByte(RegisterType::B, 0xDA);
    CheckRegisterByte(RegisterType::C, 0x1E);
    CheckRegisterByte(RegisterType::D, 0xDA);
    CheckRegisterByte(RegisterType::E, 0x6D);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x1E);
    CheckRegisterByte(RegisterType::L, 0x91);
    WriteRegisterWord(RegisterType::PC, 0xC605);
    WriteRegisterWord(RegisterType::SP, 0x1E08);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC604, 0x42);
}

void test_42_012C()
{
    if (skip_test_42_012C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x16BC);
    WriteRegisterWord(RegisterType::SP, 0x75DD);
    WriteRegisterByte(RegisterType::A, 0x6B);
    WriteRegisterByte(RegisterType::B, 0x24);
    WriteRegisterByte(RegisterType::C, 0x0F);
    WriteRegisterByte(RegisterType::D, 0x4B);
    WriteRegisterByte(RegisterType::E, 0xF8);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x96);
    WriteRegisterByte(RegisterType::L, 0x8E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x16BC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6B);
    CheckRegisterByte(RegisterType::B, 0x4B);
    CheckRegisterByte(RegisterType::C, 0x0F);
    CheckRegisterByte(RegisterType::D, 0x4B);
    CheckRegisterByte(RegisterType::E, 0xF8);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x96);
    CheckRegisterByte(RegisterType::L, 0x8E);
    WriteRegisterWord(RegisterType::PC, 0x16BD);
    WriteRegisterWord(RegisterType::SP, 0x75DD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x16BC, 0x42);
}

void test_42_012D()
{
    if (skip_test_42_012D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x05A0);
    WriteRegisterWord(RegisterType::SP, 0xD097);
    WriteRegisterByte(RegisterType::A, 0x23);
    WriteRegisterByte(RegisterType::B, 0x09);
    WriteRegisterByte(RegisterType::C, 0x36);
    WriteRegisterByte(RegisterType::D, 0x51);
    WriteRegisterByte(RegisterType::E, 0x9E);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xAD);
    WriteRegisterByte(RegisterType::L, 0xEE);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x05A0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x23);
    CheckRegisterByte(RegisterType::B, 0x51);
    CheckRegisterByte(RegisterType::C, 0x36);
    CheckRegisterByte(RegisterType::D, 0x51);
    CheckRegisterByte(RegisterType::E, 0x9E);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xAD);
    CheckRegisterByte(RegisterType::L, 0xEE);
    WriteRegisterWord(RegisterType::PC, 0x05A1);
    WriteRegisterWord(RegisterType::SP, 0xD097);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x05A0, 0x42);
}

void test_42_012E()
{
    if (skip_test_42_012E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA124);
    WriteRegisterWord(RegisterType::SP, 0x810F);
    WriteRegisterByte(RegisterType::A, 0x00);
    WriteRegisterByte(RegisterType::B, 0xA5);
    WriteRegisterByte(RegisterType::C, 0x38);
    WriteRegisterByte(RegisterType::D, 0xD3);
    WriteRegisterByte(RegisterType::E, 0x72);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xAB);
    WriteRegisterByte(RegisterType::L, 0x3C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA124, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x00);
    CheckRegisterByte(RegisterType::B, 0xD3);
    CheckRegisterByte(RegisterType::C, 0x38);
    CheckRegisterByte(RegisterType::D, 0xD3);
    CheckRegisterByte(RegisterType::E, 0x72);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xAB);
    CheckRegisterByte(RegisterType::L, 0x3C);
    WriteRegisterWord(RegisterType::PC, 0xA125);
    WriteRegisterWord(RegisterType::SP, 0x810F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA124, 0x42);
}

void test_42_012F()
{
    if (skip_test_42_012F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDCD8);
    WriteRegisterWord(RegisterType::SP, 0xF600);
    WriteRegisterByte(RegisterType::A, 0xB7);
    WriteRegisterByte(RegisterType::B, 0xFB);
    WriteRegisterByte(RegisterType::C, 0xCF);
    WriteRegisterByte(RegisterType::D, 0x3B);
    WriteRegisterByte(RegisterType::E, 0xBC);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xAC);
    WriteRegisterByte(RegisterType::L, 0x28);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xDCD8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB7);
    CheckRegisterByte(RegisterType::B, 0x3B);
    CheckRegisterByte(RegisterType::C, 0xCF);
    CheckRegisterByte(RegisterType::D, 0x3B);
    CheckRegisterByte(RegisterType::E, 0xBC);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xAC);
    CheckRegisterByte(RegisterType::L, 0x28);
    WriteRegisterWord(RegisterType::PC, 0xDCD9);
    WriteRegisterWord(RegisterType::SP, 0xF600);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xDCD8, 0x42);
}

void test_42_0130()
{
    if (skip_test_42_0130)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA164);
    WriteRegisterWord(RegisterType::SP, 0x5456);
    WriteRegisterByte(RegisterType::A, 0x17);
    WriteRegisterByte(RegisterType::B, 0x7B);
    WriteRegisterByte(RegisterType::C, 0x75);
    WriteRegisterByte(RegisterType::D, 0x9D);
    WriteRegisterByte(RegisterType::E, 0x75);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xB3);
    WriteRegisterByte(RegisterType::L, 0x24);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA164, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x17);
    CheckRegisterByte(RegisterType::B, 0x9D);
    CheckRegisterByte(RegisterType::C, 0x75);
    CheckRegisterByte(RegisterType::D, 0x9D);
    CheckRegisterByte(RegisterType::E, 0x75);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xB3);
    CheckRegisterByte(RegisterType::L, 0x24);
    WriteRegisterWord(RegisterType::PC, 0xA165);
    WriteRegisterWord(RegisterType::SP, 0x5456);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA164, 0x42);
}

void test_42_0131()
{
    if (skip_test_42_0131)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x06E6);
    WriteRegisterWord(RegisterType::SP, 0x60E5);
    WriteRegisterByte(RegisterType::A, 0x04);
    WriteRegisterByte(RegisterType::B, 0x54);
    WriteRegisterByte(RegisterType::C, 0x47);
    WriteRegisterByte(RegisterType::D, 0xE8);
    WriteRegisterByte(RegisterType::E, 0x4A);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x01);
    WriteRegisterByte(RegisterType::L, 0x47);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x06E6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x04);
    CheckRegisterByte(RegisterType::B, 0xE8);
    CheckRegisterByte(RegisterType::C, 0x47);
    CheckRegisterByte(RegisterType::D, 0xE8);
    CheckRegisterByte(RegisterType::E, 0x4A);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x01);
    CheckRegisterByte(RegisterType::L, 0x47);
    WriteRegisterWord(RegisterType::PC, 0x06E7);
    WriteRegisterWord(RegisterType::SP, 0x60E5);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x06E6, 0x42);
}

void test_42_0132()
{
    if (skip_test_42_0132)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2FDB);
    WriteRegisterWord(RegisterType::SP, 0x6747);
    WriteRegisterByte(RegisterType::A, 0x17);
    WriteRegisterByte(RegisterType::B, 0x41);
    WriteRegisterByte(RegisterType::C, 0x19);
    WriteRegisterByte(RegisterType::D, 0x4B);
    WriteRegisterByte(RegisterType::E, 0xA4);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xC2);
    WriteRegisterByte(RegisterType::L, 0xB6);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2FDB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x17);
    CheckRegisterByte(RegisterType::B, 0x4B);
    CheckRegisterByte(RegisterType::C, 0x19);
    CheckRegisterByte(RegisterType::D, 0x4B);
    CheckRegisterByte(RegisterType::E, 0xA4);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xC2);
    CheckRegisterByte(RegisterType::L, 0xB6);
    WriteRegisterWord(RegisterType::PC, 0x2FDC);
    WriteRegisterWord(RegisterType::SP, 0x6747);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2FDB, 0x42);
}

void test_42_0133()
{
    if (skip_test_42_0133)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7D83);
    WriteRegisterWord(RegisterType::SP, 0x840E);
    WriteRegisterByte(RegisterType::A, 0x03);
    WriteRegisterByte(RegisterType::B, 0xEF);
    WriteRegisterByte(RegisterType::C, 0x56);
    WriteRegisterByte(RegisterType::D, 0x7D);
    WriteRegisterByte(RegisterType::E, 0xAA);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x04);
    WriteRegisterByte(RegisterType::L, 0x4A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7D83, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x03);
    CheckRegisterByte(RegisterType::B, 0x7D);
    CheckRegisterByte(RegisterType::C, 0x56);
    CheckRegisterByte(RegisterType::D, 0x7D);
    CheckRegisterByte(RegisterType::E, 0xAA);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x04);
    CheckRegisterByte(RegisterType::L, 0x4A);
    WriteRegisterWord(RegisterType::PC, 0x7D84);
    WriteRegisterWord(RegisterType::SP, 0x840E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7D83, 0x42);
}

void test_42_0134()
{
    if (skip_test_42_0134)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE2F8);
    WriteRegisterWord(RegisterType::SP, 0xE36F);
    WriteRegisterByte(RegisterType::A, 0xF0);
    WriteRegisterByte(RegisterType::B, 0x98);
    WriteRegisterByte(RegisterType::C, 0xC1);
    WriteRegisterByte(RegisterType::D, 0xF3);
    WriteRegisterByte(RegisterType::E, 0x24);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xFC);
    WriteRegisterByte(RegisterType::L, 0x84);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE2F8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF0);
    CheckRegisterByte(RegisterType::B, 0xF3);
    CheckRegisterByte(RegisterType::C, 0xC1);
    CheckRegisterByte(RegisterType::D, 0xF3);
    CheckRegisterByte(RegisterType::E, 0x24);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xFC);
    CheckRegisterByte(RegisterType::L, 0x84);
    WriteRegisterWord(RegisterType::PC, 0xE2F9);
    WriteRegisterWord(RegisterType::SP, 0xE36F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE2F8, 0x42);
}

void test_42_0135()
{
    if (skip_test_42_0135)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD17D);
    WriteRegisterWord(RegisterType::SP, 0xEAEB);
    WriteRegisterByte(RegisterType::A, 0x4A);
    WriteRegisterByte(RegisterType::B, 0x3B);
    WriteRegisterByte(RegisterType::C, 0x3A);
    WriteRegisterByte(RegisterType::D, 0x8A);
    WriteRegisterByte(RegisterType::E, 0x02);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x20);
    WriteRegisterByte(RegisterType::L, 0x06);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD17D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4A);
    CheckRegisterByte(RegisterType::B, 0x8A);
    CheckRegisterByte(RegisterType::C, 0x3A);
    CheckRegisterByte(RegisterType::D, 0x8A);
    CheckRegisterByte(RegisterType::E, 0x02);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x20);
    CheckRegisterByte(RegisterType::L, 0x06);
    WriteRegisterWord(RegisterType::PC, 0xD17E);
    WriteRegisterWord(RegisterType::SP, 0xEAEB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD17D, 0x42);
}

void test_42_0136()
{
    if (skip_test_42_0136)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3E29);
    WriteRegisterWord(RegisterType::SP, 0xA383);
    WriteRegisterByte(RegisterType::A, 0x63);
    WriteRegisterByte(RegisterType::B, 0xA8);
    WriteRegisterByte(RegisterType::C, 0x63);
    WriteRegisterByte(RegisterType::D, 0x90);
    WriteRegisterByte(RegisterType::E, 0xAD);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x00);
    WriteRegisterByte(RegisterType::L, 0xBA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3E29, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x63);
    CheckRegisterByte(RegisterType::B, 0x90);
    CheckRegisterByte(RegisterType::C, 0x63);
    CheckRegisterByte(RegisterType::D, 0x90);
    CheckRegisterByte(RegisterType::E, 0xAD);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x00);
    CheckRegisterByte(RegisterType::L, 0xBA);
    WriteRegisterWord(RegisterType::PC, 0x3E2A);
    WriteRegisterWord(RegisterType::SP, 0xA383);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3E29, 0x42);
}

void test_42_0137()
{
    if (skip_test_42_0137)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8E5E);
    WriteRegisterWord(RegisterType::SP, 0x42B0);
    WriteRegisterByte(RegisterType::A, 0xCD);
    WriteRegisterByte(RegisterType::B, 0xF6);
    WriteRegisterByte(RegisterType::C, 0xC9);
    WriteRegisterByte(RegisterType::D, 0x97);
    WriteRegisterByte(RegisterType::E, 0xBB);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x3B);
    WriteRegisterByte(RegisterType::L, 0xB6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8E5E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCD);
    CheckRegisterByte(RegisterType::B, 0x97);
    CheckRegisterByte(RegisterType::C, 0xC9);
    CheckRegisterByte(RegisterType::D, 0x97);
    CheckRegisterByte(RegisterType::E, 0xBB);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x3B);
    CheckRegisterByte(RegisterType::L, 0xB6);
    WriteRegisterWord(RegisterType::PC, 0x8E5F);
    WriteRegisterWord(RegisterType::SP, 0x42B0);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8E5E, 0x42);
}

void test_42_0138()
{
    if (skip_test_42_0138)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2052);
    WriteRegisterWord(RegisterType::SP, 0x1556);
    WriteRegisterByte(RegisterType::A, 0xB2);
    WriteRegisterByte(RegisterType::B, 0x2E);
    WriteRegisterByte(RegisterType::C, 0x11);
    WriteRegisterByte(RegisterType::D, 0xD6);
    WriteRegisterByte(RegisterType::E, 0x98);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xCD);
    WriteRegisterByte(RegisterType::L, 0xCD);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2052, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB2);
    CheckRegisterByte(RegisterType::B, 0xD6);
    CheckRegisterByte(RegisterType::C, 0x11);
    CheckRegisterByte(RegisterType::D, 0xD6);
    CheckRegisterByte(RegisterType::E, 0x98);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xCD);
    CheckRegisterByte(RegisterType::L, 0xCD);
    WriteRegisterWord(RegisterType::PC, 0x2053);
    WriteRegisterWord(RegisterType::SP, 0x1556);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2052, 0x42);
}

void test_42_0139()
{
    if (skip_test_42_0139)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF8A9);
    WriteRegisterWord(RegisterType::SP, 0x5B3B);
    WriteRegisterByte(RegisterType::A, 0x51);
    WriteRegisterByte(RegisterType::B, 0x14);
    WriteRegisterByte(RegisterType::C, 0xEA);
    WriteRegisterByte(RegisterType::D, 0xBA);
    WriteRegisterByte(RegisterType::E, 0x23);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x2D);
    WriteRegisterByte(RegisterType::L, 0xB9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF8A9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x51);
    CheckRegisterByte(RegisterType::B, 0xBA);
    CheckRegisterByte(RegisterType::C, 0xEA);
    CheckRegisterByte(RegisterType::D, 0xBA);
    CheckRegisterByte(RegisterType::E, 0x23);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x2D);
    CheckRegisterByte(RegisterType::L, 0xB9);
    WriteRegisterWord(RegisterType::PC, 0xF8AA);
    WriteRegisterWord(RegisterType::SP, 0x5B3B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF8A9, 0x42);
}

void test_42_013A()
{
    if (skip_test_42_013A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD9E3);
    WriteRegisterWord(RegisterType::SP, 0xEF42);
    WriteRegisterByte(RegisterType::A, 0x3C);
    WriteRegisterByte(RegisterType::B, 0x8D);
    WriteRegisterByte(RegisterType::C, 0xA2);
    WriteRegisterByte(RegisterType::D, 0x95);
    WriteRegisterByte(RegisterType::E, 0x9F);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xFA);
    WriteRegisterByte(RegisterType::L, 0xF1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD9E3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3C);
    CheckRegisterByte(RegisterType::B, 0x95);
    CheckRegisterByte(RegisterType::C, 0xA2);
    CheckRegisterByte(RegisterType::D, 0x95);
    CheckRegisterByte(RegisterType::E, 0x9F);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xFA);
    CheckRegisterByte(RegisterType::L, 0xF1);
    WriteRegisterWord(RegisterType::PC, 0xD9E4);
    WriteRegisterWord(RegisterType::SP, 0xEF42);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD9E3, 0x42);
}

void test_42_013B()
{
    if (skip_test_42_013B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB184);
    WriteRegisterWord(RegisterType::SP, 0x03EC);
    WriteRegisterByte(RegisterType::A, 0xA2);
    WriteRegisterByte(RegisterType::B, 0xB5);
    WriteRegisterByte(RegisterType::C, 0x9F);
    WriteRegisterByte(RegisterType::D, 0x29);
    WriteRegisterByte(RegisterType::E, 0x27);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x1A);
    WriteRegisterByte(RegisterType::L, 0xD9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB184, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA2);
    CheckRegisterByte(RegisterType::B, 0x29);
    CheckRegisterByte(RegisterType::C, 0x9F);
    CheckRegisterByte(RegisterType::D, 0x29);
    CheckRegisterByte(RegisterType::E, 0x27);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x1A);
    CheckRegisterByte(RegisterType::L, 0xD9);
    WriteRegisterWord(RegisterType::PC, 0xB185);
    WriteRegisterWord(RegisterType::SP, 0x03EC);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB184, 0x42);
}

void test_42_013C()
{
    if (skip_test_42_013C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x730A);
    WriteRegisterWord(RegisterType::SP, 0x8A74);
    WriteRegisterByte(RegisterType::A, 0xA8);
    WriteRegisterByte(RegisterType::B, 0x82);
    WriteRegisterByte(RegisterType::C, 0x52);
    WriteRegisterByte(RegisterType::D, 0xA6);
    WriteRegisterByte(RegisterType::E, 0x26);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x4B);
    WriteRegisterByte(RegisterType::L, 0x89);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x730A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA8);
    CheckRegisterByte(RegisterType::B, 0xA6);
    CheckRegisterByte(RegisterType::C, 0x52);
    CheckRegisterByte(RegisterType::D, 0xA6);
    CheckRegisterByte(RegisterType::E, 0x26);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x4B);
    CheckRegisterByte(RegisterType::L, 0x89);
    WriteRegisterWord(RegisterType::PC, 0x730B);
    WriteRegisterWord(RegisterType::SP, 0x8A74);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x730A, 0x42);
}

void test_42_013D()
{
    if (skip_test_42_013D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6BD2);
    WriteRegisterWord(RegisterType::SP, 0x9052);
    WriteRegisterByte(RegisterType::A, 0x44);
    WriteRegisterByte(RegisterType::B, 0xFC);
    WriteRegisterByte(RegisterType::C, 0x1D);
    WriteRegisterByte(RegisterType::D, 0xF6);
    WriteRegisterByte(RegisterType::E, 0x9B);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xE6);
    WriteRegisterByte(RegisterType::L, 0x6F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6BD2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x44);
    CheckRegisterByte(RegisterType::B, 0xF6);
    CheckRegisterByte(RegisterType::C, 0x1D);
    CheckRegisterByte(RegisterType::D, 0xF6);
    CheckRegisterByte(RegisterType::E, 0x9B);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xE6);
    CheckRegisterByte(RegisterType::L, 0x6F);
    WriteRegisterWord(RegisterType::PC, 0x6BD3);
    WriteRegisterWord(RegisterType::SP, 0x9052);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6BD2, 0x42);
}

void test_42_013E()
{
    if (skip_test_42_013E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5E5D);
    WriteRegisterWord(RegisterType::SP, 0x2D07);
    WriteRegisterByte(RegisterType::A, 0x7A);
    WriteRegisterByte(RegisterType::B, 0x0B);
    WriteRegisterByte(RegisterType::C, 0xC7);
    WriteRegisterByte(RegisterType::D, 0xBD);
    WriteRegisterByte(RegisterType::E, 0xBE);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x22);
    WriteRegisterByte(RegisterType::L, 0xDB);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5E5D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7A);
    CheckRegisterByte(RegisterType::B, 0xBD);
    CheckRegisterByte(RegisterType::C, 0xC7);
    CheckRegisterByte(RegisterType::D, 0xBD);
    CheckRegisterByte(RegisterType::E, 0xBE);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x22);
    CheckRegisterByte(RegisterType::L, 0xDB);
    WriteRegisterWord(RegisterType::PC, 0x5E5E);
    WriteRegisterWord(RegisterType::SP, 0x2D07);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5E5D, 0x42);
}

void test_42_013F()
{
    if (skip_test_42_013F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4B69);
    WriteRegisterWord(RegisterType::SP, 0x8937);
    WriteRegisterByte(RegisterType::A, 0xE2);
    WriteRegisterByte(RegisterType::B, 0x6F);
    WriteRegisterByte(RegisterType::C, 0x40);
    WriteRegisterByte(RegisterType::D, 0x31);
    WriteRegisterByte(RegisterType::E, 0x5D);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xC3);
    WriteRegisterByte(RegisterType::L, 0x68);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x4B69, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE2);
    CheckRegisterByte(RegisterType::B, 0x31);
    CheckRegisterByte(RegisterType::C, 0x40);
    CheckRegisterByte(RegisterType::D, 0x31);
    CheckRegisterByte(RegisterType::E, 0x5D);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xC3);
    CheckRegisterByte(RegisterType::L, 0x68);
    WriteRegisterWord(RegisterType::PC, 0x4B6A);
    WriteRegisterWord(RegisterType::SP, 0x8937);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4B69, 0x42);
}

void test_42_0140()
{
    if (skip_test_42_0140)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7339);
    WriteRegisterWord(RegisterType::SP, 0x77A3);
    WriteRegisterByte(RegisterType::A, 0x8D);
    WriteRegisterByte(RegisterType::B, 0x9E);
    WriteRegisterByte(RegisterType::C, 0xE1);
    WriteRegisterByte(RegisterType::D, 0x10);
    WriteRegisterByte(RegisterType::E, 0x21);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xA4);
    WriteRegisterByte(RegisterType::L, 0x0E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7339, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8D);
    CheckRegisterByte(RegisterType::B, 0x10);
    CheckRegisterByte(RegisterType::C, 0xE1);
    CheckRegisterByte(RegisterType::D, 0x10);
    CheckRegisterByte(RegisterType::E, 0x21);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xA4);
    CheckRegisterByte(RegisterType::L, 0x0E);
    WriteRegisterWord(RegisterType::PC, 0x733A);
    WriteRegisterWord(RegisterType::SP, 0x77A3);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7339, 0x42);
}

void test_42_0141()
{
    if (skip_test_42_0141)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0365);
    WriteRegisterWord(RegisterType::SP, 0x26B9);
    WriteRegisterByte(RegisterType::A, 0x0A);
    WriteRegisterByte(RegisterType::B, 0x55);
    WriteRegisterByte(RegisterType::C, 0x33);
    WriteRegisterByte(RegisterType::D, 0xC5);
    WriteRegisterByte(RegisterType::E, 0x06);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xE6);
    WriteRegisterByte(RegisterType::L, 0xE3);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0365, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0A);
    CheckRegisterByte(RegisterType::B, 0xC5);
    CheckRegisterByte(RegisterType::C, 0x33);
    CheckRegisterByte(RegisterType::D, 0xC5);
    CheckRegisterByte(RegisterType::E, 0x06);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xE6);
    CheckRegisterByte(RegisterType::L, 0xE3);
    WriteRegisterWord(RegisterType::PC, 0x0366);
    WriteRegisterWord(RegisterType::SP, 0x26B9);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0365, 0x42);
}

void test_42_0142()
{
    if (skip_test_42_0142)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x79C6);
    WriteRegisterWord(RegisterType::SP, 0x402D);
    WriteRegisterByte(RegisterType::A, 0xC6);
    WriteRegisterByte(RegisterType::B, 0x9B);
    WriteRegisterByte(RegisterType::C, 0xE1);
    WriteRegisterByte(RegisterType::D, 0x4B);
    WriteRegisterByte(RegisterType::E, 0xD9);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x77);
    WriteRegisterByte(RegisterType::L, 0x47);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x79C6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC6);
    CheckRegisterByte(RegisterType::B, 0x4B);
    CheckRegisterByte(RegisterType::C, 0xE1);
    CheckRegisterByte(RegisterType::D, 0x4B);
    CheckRegisterByte(RegisterType::E, 0xD9);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x77);
    CheckRegisterByte(RegisterType::L, 0x47);
    WriteRegisterWord(RegisterType::PC, 0x79C7);
    WriteRegisterWord(RegisterType::SP, 0x402D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x79C6, 0x42);
}

void test_42_0143()
{
    if (skip_test_42_0143)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC751);
    WriteRegisterWord(RegisterType::SP, 0x1067);
    WriteRegisterByte(RegisterType::A, 0x82);
    WriteRegisterByte(RegisterType::B, 0x26);
    WriteRegisterByte(RegisterType::C, 0xF1);
    WriteRegisterByte(RegisterType::D, 0x51);
    WriteRegisterByte(RegisterType::E, 0xB6);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x11);
    WriteRegisterByte(RegisterType::L, 0x57);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC751, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x82);
    CheckRegisterByte(RegisterType::B, 0x51);
    CheckRegisterByte(RegisterType::C, 0xF1);
    CheckRegisterByte(RegisterType::D, 0x51);
    CheckRegisterByte(RegisterType::E, 0xB6);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x11);
    CheckRegisterByte(RegisterType::L, 0x57);
    WriteRegisterWord(RegisterType::PC, 0xC752);
    WriteRegisterWord(RegisterType::SP, 0x1067);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC751, 0x42);
}

void test_42_0144()
{
    if (skip_test_42_0144)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5CE8);
    WriteRegisterWord(RegisterType::SP, 0x1397);
    WriteRegisterByte(RegisterType::A, 0xB6);
    WriteRegisterByte(RegisterType::B, 0x13);
    WriteRegisterByte(RegisterType::C, 0x53);
    WriteRegisterByte(RegisterType::D, 0xEF);
    WriteRegisterByte(RegisterType::E, 0xC1);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xB5);
    WriteRegisterByte(RegisterType::L, 0x7C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5CE8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB6);
    CheckRegisterByte(RegisterType::B, 0xEF);
    CheckRegisterByte(RegisterType::C, 0x53);
    CheckRegisterByte(RegisterType::D, 0xEF);
    CheckRegisterByte(RegisterType::E, 0xC1);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xB5);
    CheckRegisterByte(RegisterType::L, 0x7C);
    WriteRegisterWord(RegisterType::PC, 0x5CE9);
    WriteRegisterWord(RegisterType::SP, 0x1397);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5CE8, 0x42);
}

void test_42_0145()
{
    if (skip_test_42_0145)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8FAA);
    WriteRegisterWord(RegisterType::SP, 0xA73F);
    WriteRegisterByte(RegisterType::A, 0x01);
    WriteRegisterByte(RegisterType::B, 0x19);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0x13);
    WriteRegisterByte(RegisterType::E, 0xAE);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x7F);
    WriteRegisterByte(RegisterType::L, 0x9B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8FAA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x01);
    CheckRegisterByte(RegisterType::B, 0x13);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0x13);
    CheckRegisterByte(RegisterType::E, 0xAE);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x7F);
    CheckRegisterByte(RegisterType::L, 0x9B);
    WriteRegisterWord(RegisterType::PC, 0x8FAB);
    WriteRegisterWord(RegisterType::SP, 0xA73F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8FAA, 0x42);
}

void test_42_0146()
{
    if (skip_test_42_0146)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB131);
    WriteRegisterWord(RegisterType::SP, 0x4669);
    WriteRegisterByte(RegisterType::A, 0x8C);
    WriteRegisterByte(RegisterType::B, 0xB0);
    WriteRegisterByte(RegisterType::C, 0x0D);
    WriteRegisterByte(RegisterType::D, 0xBA);
    WriteRegisterByte(RegisterType::E, 0x46);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xFB);
    WriteRegisterByte(RegisterType::L, 0xFE);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB131, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8C);
    CheckRegisterByte(RegisterType::B, 0xBA);
    CheckRegisterByte(RegisterType::C, 0x0D);
    CheckRegisterByte(RegisterType::D, 0xBA);
    CheckRegisterByte(RegisterType::E, 0x46);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xFB);
    CheckRegisterByte(RegisterType::L, 0xFE);
    WriteRegisterWord(RegisterType::PC, 0xB132);
    WriteRegisterWord(RegisterType::SP, 0x4669);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB131, 0x42);
}

void test_42_0147()
{
    if (skip_test_42_0147)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1084);
    WriteRegisterWord(RegisterType::SP, 0xD532);
    WriteRegisterByte(RegisterType::A, 0x87);
    WriteRegisterByte(RegisterType::B, 0x69);
    WriteRegisterByte(RegisterType::C, 0x1B);
    WriteRegisterByte(RegisterType::D, 0x1A);
    WriteRegisterByte(RegisterType::E, 0x0A);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x4E);
    WriteRegisterByte(RegisterType::L, 0x50);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1084, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x87);
    CheckRegisterByte(RegisterType::B, 0x1A);
    CheckRegisterByte(RegisterType::C, 0x1B);
    CheckRegisterByte(RegisterType::D, 0x1A);
    CheckRegisterByte(RegisterType::E, 0x0A);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x4E);
    CheckRegisterByte(RegisterType::L, 0x50);
    WriteRegisterWord(RegisterType::PC, 0x1085);
    WriteRegisterWord(RegisterType::SP, 0xD532);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1084, 0x42);
}

void test_42_0148()
{
    if (skip_test_42_0148)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7334);
    WriteRegisterWord(RegisterType::SP, 0x1304);
    WriteRegisterByte(RegisterType::A, 0x90);
    WriteRegisterByte(RegisterType::B, 0x8D);
    WriteRegisterByte(RegisterType::C, 0xF6);
    WriteRegisterByte(RegisterType::D, 0x24);
    WriteRegisterByte(RegisterType::E, 0xC0);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xA2);
    WriteRegisterByte(RegisterType::L, 0x2D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7334, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x90);
    CheckRegisterByte(RegisterType::B, 0x24);
    CheckRegisterByte(RegisterType::C, 0xF6);
    CheckRegisterByte(RegisterType::D, 0x24);
    CheckRegisterByte(RegisterType::E, 0xC0);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xA2);
    CheckRegisterByte(RegisterType::L, 0x2D);
    WriteRegisterWord(RegisterType::PC, 0x7335);
    WriteRegisterWord(RegisterType::SP, 0x1304);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7334, 0x42);
}

void test_42_0149()
{
    if (skip_test_42_0149)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7E2A);
    WriteRegisterWord(RegisterType::SP, 0xE5C8);
    WriteRegisterByte(RegisterType::A, 0xE3);
    WriteRegisterByte(RegisterType::B, 0x64);
    WriteRegisterByte(RegisterType::C, 0x5F);
    WriteRegisterByte(RegisterType::D, 0xCD);
    WriteRegisterByte(RegisterType::E, 0x40);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x8C);
    WriteRegisterByte(RegisterType::L, 0xB1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7E2A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE3);
    CheckRegisterByte(RegisterType::B, 0xCD);
    CheckRegisterByte(RegisterType::C, 0x5F);
    CheckRegisterByte(RegisterType::D, 0xCD);
    CheckRegisterByte(RegisterType::E, 0x40);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x8C);
    CheckRegisterByte(RegisterType::L, 0xB1);
    WriteRegisterWord(RegisterType::PC, 0x7E2B);
    WriteRegisterWord(RegisterType::SP, 0xE5C8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7E2A, 0x42);
}

void test_42_014A()
{
    if (skip_test_42_014A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC0B9);
    WriteRegisterWord(RegisterType::SP, 0x28ED);
    WriteRegisterByte(RegisterType::A, 0x8D);
    WriteRegisterByte(RegisterType::B, 0x47);
    WriteRegisterByte(RegisterType::C, 0x0E);
    WriteRegisterByte(RegisterType::D, 0xC7);
    WriteRegisterByte(RegisterType::E, 0xBD);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x9D);
    WriteRegisterByte(RegisterType::L, 0xA0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC0B9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8D);
    CheckRegisterByte(RegisterType::B, 0xC7);
    CheckRegisterByte(RegisterType::C, 0x0E);
    CheckRegisterByte(RegisterType::D, 0xC7);
    CheckRegisterByte(RegisterType::E, 0xBD);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x9D);
    CheckRegisterByte(RegisterType::L, 0xA0);
    WriteRegisterWord(RegisterType::PC, 0xC0BA);
    WriteRegisterWord(RegisterType::SP, 0x28ED);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC0B9, 0x42);
}

void test_42_014B()
{
    if (skip_test_42_014B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCDB5);
    WriteRegisterWord(RegisterType::SP, 0x1BFD);
    WriteRegisterByte(RegisterType::A, 0x79);
    WriteRegisterByte(RegisterType::B, 0x33);
    WriteRegisterByte(RegisterType::C, 0xBB);
    WriteRegisterByte(RegisterType::D, 0x69);
    WriteRegisterByte(RegisterType::E, 0x64);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x70);
    WriteRegisterByte(RegisterType::L, 0x54);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCDB5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x79);
    CheckRegisterByte(RegisterType::B, 0x69);
    CheckRegisterByte(RegisterType::C, 0xBB);
    CheckRegisterByte(RegisterType::D, 0x69);
    CheckRegisterByte(RegisterType::E, 0x64);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x70);
    CheckRegisterByte(RegisterType::L, 0x54);
    WriteRegisterWord(RegisterType::PC, 0xCDB6);
    WriteRegisterWord(RegisterType::SP, 0x1BFD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xCDB5, 0x42);
}

void test_42_014C()
{
    if (skip_test_42_014C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7264);
    WriteRegisterWord(RegisterType::SP, 0x562E);
    WriteRegisterByte(RegisterType::A, 0xCB);
    WriteRegisterByte(RegisterType::B, 0x3B);
    WriteRegisterByte(RegisterType::C, 0x44);
    WriteRegisterByte(RegisterType::D, 0xA8);
    WriteRegisterByte(RegisterType::E, 0x11);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x9F);
    WriteRegisterByte(RegisterType::L, 0x18);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7264, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCB);
    CheckRegisterByte(RegisterType::B, 0xA8);
    CheckRegisterByte(RegisterType::C, 0x44);
    CheckRegisterByte(RegisterType::D, 0xA8);
    CheckRegisterByte(RegisterType::E, 0x11);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x9F);
    CheckRegisterByte(RegisterType::L, 0x18);
    WriteRegisterWord(RegisterType::PC, 0x7265);
    WriteRegisterWord(RegisterType::SP, 0x562E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7264, 0x42);
}

void test_42_014D()
{
    if (skip_test_42_014D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x58F2);
    WriteRegisterWord(RegisterType::SP, 0x03B6);
    WriteRegisterByte(RegisterType::A, 0x57);
    WriteRegisterByte(RegisterType::B, 0x79);
    WriteRegisterByte(RegisterType::C, 0x96);
    WriteRegisterByte(RegisterType::D, 0x95);
    WriteRegisterByte(RegisterType::E, 0x08);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x15);
    WriteRegisterByte(RegisterType::L, 0x1B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x58F2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x57);
    CheckRegisterByte(RegisterType::B, 0x95);
    CheckRegisterByte(RegisterType::C, 0x96);
    CheckRegisterByte(RegisterType::D, 0x95);
    CheckRegisterByte(RegisterType::E, 0x08);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x15);
    CheckRegisterByte(RegisterType::L, 0x1B);
    WriteRegisterWord(RegisterType::PC, 0x58F3);
    WriteRegisterWord(RegisterType::SP, 0x03B6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x58F2, 0x42);
}

void test_42_014E()
{
    if (skip_test_42_014E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0839);
    WriteRegisterWord(RegisterType::SP, 0xD5C9);
    WriteRegisterByte(RegisterType::A, 0xF3);
    WriteRegisterByte(RegisterType::B, 0xF1);
    WriteRegisterByte(RegisterType::C, 0x74);
    WriteRegisterByte(RegisterType::D, 0x9E);
    WriteRegisterByte(RegisterType::E, 0x2B);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x1F);
    WriteRegisterByte(RegisterType::L, 0x04);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0839, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF3);
    CheckRegisterByte(RegisterType::B, 0x9E);
    CheckRegisterByte(RegisterType::C, 0x74);
    CheckRegisterByte(RegisterType::D, 0x9E);
    CheckRegisterByte(RegisterType::E, 0x2B);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x1F);
    CheckRegisterByte(RegisterType::L, 0x04);
    WriteRegisterWord(RegisterType::PC, 0x083A);
    WriteRegisterWord(RegisterType::SP, 0xD5C9);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0839, 0x42);
}

void test_42_014F()
{
    if (skip_test_42_014F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6B7D);
    WriteRegisterWord(RegisterType::SP, 0xEA0D);
    WriteRegisterByte(RegisterType::A, 0x52);
    WriteRegisterByte(RegisterType::B, 0x9F);
    WriteRegisterByte(RegisterType::C, 0x1A);
    WriteRegisterByte(RegisterType::D, 0x2A);
    WriteRegisterByte(RegisterType::E, 0x1B);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xEF);
    WriteRegisterByte(RegisterType::L, 0x9A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6B7D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x52);
    CheckRegisterByte(RegisterType::B, 0x2A);
    CheckRegisterByte(RegisterType::C, 0x1A);
    CheckRegisterByte(RegisterType::D, 0x2A);
    CheckRegisterByte(RegisterType::E, 0x1B);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xEF);
    CheckRegisterByte(RegisterType::L, 0x9A);
    WriteRegisterWord(RegisterType::PC, 0x6B7E);
    WriteRegisterWord(RegisterType::SP, 0xEA0D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6B7D, 0x42);
}

void test_42_0150()
{
    if (skip_test_42_0150)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6C3D);
    WriteRegisterWord(RegisterType::SP, 0x1C87);
    WriteRegisterByte(RegisterType::A, 0x7A);
    WriteRegisterByte(RegisterType::B, 0x0E);
    WriteRegisterByte(RegisterType::C, 0xC2);
    WriteRegisterByte(RegisterType::D, 0x8A);
    WriteRegisterByte(RegisterType::E, 0x01);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x61);
    WriteRegisterByte(RegisterType::L, 0x71);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6C3D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7A);
    CheckRegisterByte(RegisterType::B, 0x8A);
    CheckRegisterByte(RegisterType::C, 0xC2);
    CheckRegisterByte(RegisterType::D, 0x8A);
    CheckRegisterByte(RegisterType::E, 0x01);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x61);
    CheckRegisterByte(RegisterType::L, 0x71);
    WriteRegisterWord(RegisterType::PC, 0x6C3E);
    WriteRegisterWord(RegisterType::SP, 0x1C87);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6C3D, 0x42);
}

void test_42_0151()
{
    if (skip_test_42_0151)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x037E);
    WriteRegisterWord(RegisterType::SP, 0xD89C);
    WriteRegisterByte(RegisterType::A, 0xCF);
    WriteRegisterByte(RegisterType::B, 0xF1);
    WriteRegisterByte(RegisterType::C, 0x4F);
    WriteRegisterByte(RegisterType::D, 0x61);
    WriteRegisterByte(RegisterType::E, 0x76);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xFF);
    WriteRegisterByte(RegisterType::L, 0x81);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x037E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCF);
    CheckRegisterByte(RegisterType::B, 0x61);
    CheckRegisterByte(RegisterType::C, 0x4F);
    CheckRegisterByte(RegisterType::D, 0x61);
    CheckRegisterByte(RegisterType::E, 0x76);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xFF);
    CheckRegisterByte(RegisterType::L, 0x81);
    WriteRegisterWord(RegisterType::PC, 0x037F);
    WriteRegisterWord(RegisterType::SP, 0xD89C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x037E, 0x42);
}

void test_42_0152()
{
    if (skip_test_42_0152)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEF4E);
    WriteRegisterWord(RegisterType::SP, 0x50DB);
    WriteRegisterByte(RegisterType::A, 0xE6);
    WriteRegisterByte(RegisterType::B, 0x54);
    WriteRegisterByte(RegisterType::C, 0x34);
    WriteRegisterByte(RegisterType::D, 0x51);
    WriteRegisterByte(RegisterType::E, 0x5F);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x52);
    WriteRegisterByte(RegisterType::L, 0x50);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xEF4E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE6);
    CheckRegisterByte(RegisterType::B, 0x51);
    CheckRegisterByte(RegisterType::C, 0x34);
    CheckRegisterByte(RegisterType::D, 0x51);
    CheckRegisterByte(RegisterType::E, 0x5F);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x52);
    CheckRegisterByte(RegisterType::L, 0x50);
    WriteRegisterWord(RegisterType::PC, 0xEF4F);
    WriteRegisterWord(RegisterType::SP, 0x50DB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xEF4E, 0x42);
}

void test_42_0153()
{
    if (skip_test_42_0153)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD9C3);
    WriteRegisterWord(RegisterType::SP, 0xAFB0);
    WriteRegisterByte(RegisterType::A, 0x8D);
    WriteRegisterByte(RegisterType::B, 0x71);
    WriteRegisterByte(RegisterType::C, 0x27);
    WriteRegisterByte(RegisterType::D, 0xDA);
    WriteRegisterByte(RegisterType::E, 0x66);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x9D);
    WriteRegisterByte(RegisterType::L, 0xBA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xD9C3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8D);
    CheckRegisterByte(RegisterType::B, 0xDA);
    CheckRegisterByte(RegisterType::C, 0x27);
    CheckRegisterByte(RegisterType::D, 0xDA);
    CheckRegisterByte(RegisterType::E, 0x66);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x9D);
    CheckRegisterByte(RegisterType::L, 0xBA);
    WriteRegisterWord(RegisterType::PC, 0xD9C4);
    WriteRegisterWord(RegisterType::SP, 0xAFB0);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD9C3, 0x42);
}

void test_42_0154()
{
    if (skip_test_42_0154)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1231);
    WriteRegisterWord(RegisterType::SP, 0x0675);
    WriteRegisterByte(RegisterType::A, 0x7B);
    WriteRegisterByte(RegisterType::B, 0x97);
    WriteRegisterByte(RegisterType::C, 0xA7);
    WriteRegisterByte(RegisterType::D, 0x33);
    WriteRegisterByte(RegisterType::E, 0x79);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x38);
    WriteRegisterByte(RegisterType::L, 0x7F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1231, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7B);
    CheckRegisterByte(RegisterType::B, 0x33);
    CheckRegisterByte(RegisterType::C, 0xA7);
    CheckRegisterByte(RegisterType::D, 0x33);
    CheckRegisterByte(RegisterType::E, 0x79);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x38);
    CheckRegisterByte(RegisterType::L, 0x7F);
    WriteRegisterWord(RegisterType::PC, 0x1232);
    WriteRegisterWord(RegisterType::SP, 0x0675);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1231, 0x42);
}

void test_42_0155()
{
    if (skip_test_42_0155)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x96A5);
    WriteRegisterWord(RegisterType::SP, 0xA84E);
    WriteRegisterByte(RegisterType::A, 0x5F);
    WriteRegisterByte(RegisterType::B, 0xA6);
    WriteRegisterByte(RegisterType::C, 0x03);
    WriteRegisterByte(RegisterType::D, 0x21);
    WriteRegisterByte(RegisterType::E, 0x0C);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x81);
    WriteRegisterByte(RegisterType::L, 0x90);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x96A5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5F);
    CheckRegisterByte(RegisterType::B, 0x21);
    CheckRegisterByte(RegisterType::C, 0x03);
    CheckRegisterByte(RegisterType::D, 0x21);
    CheckRegisterByte(RegisterType::E, 0x0C);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x81);
    CheckRegisterByte(RegisterType::L, 0x90);
    WriteRegisterWord(RegisterType::PC, 0x96A6);
    WriteRegisterWord(RegisterType::SP, 0xA84E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x96A5, 0x42);
}

void test_42_0156()
{
    if (skip_test_42_0156)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x76C7);
    WriteRegisterWord(RegisterType::SP, 0x0E9F);
    WriteRegisterByte(RegisterType::A, 0x0F);
    WriteRegisterByte(RegisterType::B, 0x30);
    WriteRegisterByte(RegisterType::C, 0xEC);
    WriteRegisterByte(RegisterType::D, 0xF9);
    WriteRegisterByte(RegisterType::E, 0x38);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x70);
    WriteRegisterByte(RegisterType::L, 0x1A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x76C7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0F);
    CheckRegisterByte(RegisterType::B, 0xF9);
    CheckRegisterByte(RegisterType::C, 0xEC);
    CheckRegisterByte(RegisterType::D, 0xF9);
    CheckRegisterByte(RegisterType::E, 0x38);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x70);
    CheckRegisterByte(RegisterType::L, 0x1A);
    WriteRegisterWord(RegisterType::PC, 0x76C8);
    WriteRegisterWord(RegisterType::SP, 0x0E9F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x76C7, 0x42);
}

void test_42_0157()
{
    if (skip_test_42_0157)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x71AA);
    WriteRegisterWord(RegisterType::SP, 0x4101);
    WriteRegisterByte(RegisterType::A, 0xBA);
    WriteRegisterByte(RegisterType::B, 0xBC);
    WriteRegisterByte(RegisterType::C, 0x6B);
    WriteRegisterByte(RegisterType::D, 0x3F);
    WriteRegisterByte(RegisterType::E, 0x6B);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xC4);
    WriteRegisterByte(RegisterType::L, 0xC0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x71AA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBA);
    CheckRegisterByte(RegisterType::B, 0x3F);
    CheckRegisterByte(RegisterType::C, 0x6B);
    CheckRegisterByte(RegisterType::D, 0x3F);
    CheckRegisterByte(RegisterType::E, 0x6B);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xC4);
    CheckRegisterByte(RegisterType::L, 0xC0);
    WriteRegisterWord(RegisterType::PC, 0x71AB);
    WriteRegisterWord(RegisterType::SP, 0x4101);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x71AA, 0x42);
}

void test_42_0158()
{
    if (skip_test_42_0158)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDB3D);
    WriteRegisterWord(RegisterType::SP, 0x5BB9);
    WriteRegisterByte(RegisterType::A, 0x8C);
    WriteRegisterByte(RegisterType::B, 0xD4);
    WriteRegisterByte(RegisterType::C, 0xEC);
    WriteRegisterByte(RegisterType::D, 0x38);
    WriteRegisterByte(RegisterType::E, 0x11);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x12);
    WriteRegisterByte(RegisterType::L, 0x91);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xDB3D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8C);
    CheckRegisterByte(RegisterType::B, 0x38);
    CheckRegisterByte(RegisterType::C, 0xEC);
    CheckRegisterByte(RegisterType::D, 0x38);
    CheckRegisterByte(RegisterType::E, 0x11);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x12);
    CheckRegisterByte(RegisterType::L, 0x91);
    WriteRegisterWord(RegisterType::PC, 0xDB3E);
    WriteRegisterWord(RegisterType::SP, 0x5BB9);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDB3D, 0x42);
}

void test_42_0159()
{
    if (skip_test_42_0159)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE03C);
    WriteRegisterWord(RegisterType::SP, 0xCA7C);
    WriteRegisterByte(RegisterType::A, 0x27);
    WriteRegisterByte(RegisterType::B, 0x2C);
    WriteRegisterByte(RegisterType::C, 0x93);
    WriteRegisterByte(RegisterType::D, 0x8E);
    WriteRegisterByte(RegisterType::E, 0xFF);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x9D);
    WriteRegisterByte(RegisterType::L, 0xA0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE03C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x27);
    CheckRegisterByte(RegisterType::B, 0x8E);
    CheckRegisterByte(RegisterType::C, 0x93);
    CheckRegisterByte(RegisterType::D, 0x8E);
    CheckRegisterByte(RegisterType::E, 0xFF);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x9D);
    CheckRegisterByte(RegisterType::L, 0xA0);
    WriteRegisterWord(RegisterType::PC, 0xE03D);
    WriteRegisterWord(RegisterType::SP, 0xCA7C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE03C, 0x42);
}

void test_42_015A()
{
    if (skip_test_42_015A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA219);
    WriteRegisterWord(RegisterType::SP, 0xE5E5);
    WriteRegisterByte(RegisterType::A, 0xE9);
    WriteRegisterByte(RegisterType::B, 0xB5);
    WriteRegisterByte(RegisterType::C, 0xB5);
    WriteRegisterByte(RegisterType::D, 0xC3);
    WriteRegisterByte(RegisterType::E, 0x73);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x3F);
    WriteRegisterByte(RegisterType::L, 0xE1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA219, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE9);
    CheckRegisterByte(RegisterType::B, 0xC3);
    CheckRegisterByte(RegisterType::C, 0xB5);
    CheckRegisterByte(RegisterType::D, 0xC3);
    CheckRegisterByte(RegisterType::E, 0x73);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x3F);
    CheckRegisterByte(RegisterType::L, 0xE1);
    WriteRegisterWord(RegisterType::PC, 0xA21A);
    WriteRegisterWord(RegisterType::SP, 0xE5E5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA219, 0x42);
}

void test_42_015B()
{
    if (skip_test_42_015B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCE66);
    WriteRegisterWord(RegisterType::SP, 0xA2B4);
    WriteRegisterByte(RegisterType::A, 0x0D);
    WriteRegisterByte(RegisterType::B, 0xD4);
    WriteRegisterByte(RegisterType::C, 0xA9);
    WriteRegisterByte(RegisterType::D, 0x24);
    WriteRegisterByte(RegisterType::E, 0x3F);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xB1);
    WriteRegisterByte(RegisterType::L, 0x54);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCE66, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0D);
    CheckRegisterByte(RegisterType::B, 0x24);
    CheckRegisterByte(RegisterType::C, 0xA9);
    CheckRegisterByte(RegisterType::D, 0x24);
    CheckRegisterByte(RegisterType::E, 0x3F);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xB1);
    CheckRegisterByte(RegisterType::L, 0x54);
    WriteRegisterWord(RegisterType::PC, 0xCE67);
    WriteRegisterWord(RegisterType::SP, 0xA2B4);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xCE66, 0x42);
}

void test_42_015C()
{
    if (skip_test_42_015C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9CB6);
    WriteRegisterWord(RegisterType::SP, 0x6451);
    WriteRegisterByte(RegisterType::A, 0xA1);
    WriteRegisterByte(RegisterType::B, 0xD8);
    WriteRegisterByte(RegisterType::C, 0x55);
    WriteRegisterByte(RegisterType::D, 0x19);
    WriteRegisterByte(RegisterType::E, 0x2B);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x24);
    WriteRegisterByte(RegisterType::L, 0x10);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9CB6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA1);
    CheckRegisterByte(RegisterType::B, 0x19);
    CheckRegisterByte(RegisterType::C, 0x55);
    CheckRegisterByte(RegisterType::D, 0x19);
    CheckRegisterByte(RegisterType::E, 0x2B);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x24);
    CheckRegisterByte(RegisterType::L, 0x10);
    WriteRegisterWord(RegisterType::PC, 0x9CB7);
    WriteRegisterWord(RegisterType::SP, 0x6451);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9CB6, 0x42);
}

void test_42_015D()
{
    if (skip_test_42_015D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE0FD);
    WriteRegisterWord(RegisterType::SP, 0xB7C3);
    WriteRegisterByte(RegisterType::A, 0x4B);
    WriteRegisterByte(RegisterType::B, 0x09);
    WriteRegisterByte(RegisterType::C, 0x33);
    WriteRegisterByte(RegisterType::D, 0xC2);
    WriteRegisterByte(RegisterType::E, 0x14);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xD2);
    WriteRegisterByte(RegisterType::L, 0x93);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE0FD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4B);
    CheckRegisterByte(RegisterType::B, 0xC2);
    CheckRegisterByte(RegisterType::C, 0x33);
    CheckRegisterByte(RegisterType::D, 0xC2);
    CheckRegisterByte(RegisterType::E, 0x14);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xD2);
    CheckRegisterByte(RegisterType::L, 0x93);
    WriteRegisterWord(RegisterType::PC, 0xE0FE);
    WriteRegisterWord(RegisterType::SP, 0xB7C3);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE0FD, 0x42);
}

void test_42_015E()
{
    if (skip_test_42_015E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDBB3);
    WriteRegisterWord(RegisterType::SP, 0x7792);
    WriteRegisterByte(RegisterType::A, 0x26);
    WriteRegisterByte(RegisterType::B, 0xFD);
    WriteRegisterByte(RegisterType::C, 0xD8);
    WriteRegisterByte(RegisterType::D, 0x9B);
    WriteRegisterByte(RegisterType::E, 0x58);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xCA);
    WriteRegisterByte(RegisterType::L, 0x26);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDBB3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x26);
    CheckRegisterByte(RegisterType::B, 0x9B);
    CheckRegisterByte(RegisterType::C, 0xD8);
    CheckRegisterByte(RegisterType::D, 0x9B);
    CheckRegisterByte(RegisterType::E, 0x58);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xCA);
    CheckRegisterByte(RegisterType::L, 0x26);
    WriteRegisterWord(RegisterType::PC, 0xDBB4);
    WriteRegisterWord(RegisterType::SP, 0x7792);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xDBB3, 0x42);
}

void test_42_015F()
{
    if (skip_test_42_015F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF96D);
    WriteRegisterWord(RegisterType::SP, 0x7E63);
    WriteRegisterByte(RegisterType::A, 0x33);
    WriteRegisterByte(RegisterType::B, 0xC5);
    WriteRegisterByte(RegisterType::C, 0x22);
    WriteRegisterByte(RegisterType::D, 0x94);
    WriteRegisterByte(RegisterType::E, 0x54);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x7E);
    WriteRegisterByte(RegisterType::L, 0x35);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF96D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x33);
    CheckRegisterByte(RegisterType::B, 0x94);
    CheckRegisterByte(RegisterType::C, 0x22);
    CheckRegisterByte(RegisterType::D, 0x94);
    CheckRegisterByte(RegisterType::E, 0x54);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x7E);
    CheckRegisterByte(RegisterType::L, 0x35);
    WriteRegisterWord(RegisterType::PC, 0xF96E);
    WriteRegisterWord(RegisterType::SP, 0x7E63);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF96D, 0x42);
}

void test_42_0160()
{
    if (skip_test_42_0160)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5439);
    WriteRegisterWord(RegisterType::SP, 0xFDAF);
    WriteRegisterByte(RegisterType::A, 0xCC);
    WriteRegisterByte(RegisterType::B, 0x8A);
    WriteRegisterByte(RegisterType::C, 0xCA);
    WriteRegisterByte(RegisterType::D, 0xF0);
    WriteRegisterByte(RegisterType::E, 0x20);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x5B);
    WriteRegisterByte(RegisterType::L, 0x9F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5439, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCC);
    CheckRegisterByte(RegisterType::B, 0xF0);
    CheckRegisterByte(RegisterType::C, 0xCA);
    CheckRegisterByte(RegisterType::D, 0xF0);
    CheckRegisterByte(RegisterType::E, 0x20);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x5B);
    CheckRegisterByte(RegisterType::L, 0x9F);
    WriteRegisterWord(RegisterType::PC, 0x543A);
    WriteRegisterWord(RegisterType::SP, 0xFDAF);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5439, 0x42);
}

void test_42_0161()
{
    if (skip_test_42_0161)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x94CB);
    WriteRegisterWord(RegisterType::SP, 0x4431);
    WriteRegisterByte(RegisterType::A, 0xEB);
    WriteRegisterByte(RegisterType::B, 0x2E);
    WriteRegisterByte(RegisterType::C, 0x6D);
    WriteRegisterByte(RegisterType::D, 0x02);
    WriteRegisterByte(RegisterType::E, 0x34);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x66);
    WriteRegisterByte(RegisterType::L, 0x7B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x94CB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEB);
    CheckRegisterByte(RegisterType::B, 0x02);
    CheckRegisterByte(RegisterType::C, 0x6D);
    CheckRegisterByte(RegisterType::D, 0x02);
    CheckRegisterByte(RegisterType::E, 0x34);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x66);
    CheckRegisterByte(RegisterType::L, 0x7B);
    WriteRegisterWord(RegisterType::PC, 0x94CC);
    WriteRegisterWord(RegisterType::SP, 0x4431);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x94CB, 0x42);
}

void test_42_0162()
{
    if (skip_test_42_0162)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3B64);
    WriteRegisterWord(RegisterType::SP, 0x4C45);
    WriteRegisterByte(RegisterType::A, 0x8A);
    WriteRegisterByte(RegisterType::B, 0xCC);
    WriteRegisterByte(RegisterType::C, 0x79);
    WriteRegisterByte(RegisterType::D, 0xBA);
    WriteRegisterByte(RegisterType::E, 0xC5);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x42);
    WriteRegisterByte(RegisterType::L, 0x20);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3B64, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8A);
    CheckRegisterByte(RegisterType::B, 0xBA);
    CheckRegisterByte(RegisterType::C, 0x79);
    CheckRegisterByte(RegisterType::D, 0xBA);
    CheckRegisterByte(RegisterType::E, 0xC5);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x42);
    CheckRegisterByte(RegisterType::L, 0x20);
    WriteRegisterWord(RegisterType::PC, 0x3B65);
    WriteRegisterWord(RegisterType::SP, 0x4C45);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3B64, 0x42);
}

void test_42_0163()
{
    if (skip_test_42_0163)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDB4A);
    WriteRegisterWord(RegisterType::SP, 0xD666);
    WriteRegisterByte(RegisterType::A, 0xE5);
    WriteRegisterByte(RegisterType::B, 0x75);
    WriteRegisterByte(RegisterType::C, 0x1F);
    WriteRegisterByte(RegisterType::D, 0x3F);
    WriteRegisterByte(RegisterType::E, 0x26);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x79);
    WriteRegisterByte(RegisterType::L, 0x3E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDB4A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE5);
    CheckRegisterByte(RegisterType::B, 0x3F);
    CheckRegisterByte(RegisterType::C, 0x1F);
    CheckRegisterByte(RegisterType::D, 0x3F);
    CheckRegisterByte(RegisterType::E, 0x26);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x79);
    CheckRegisterByte(RegisterType::L, 0x3E);
    WriteRegisterWord(RegisterType::PC, 0xDB4B);
    WriteRegisterWord(RegisterType::SP, 0xD666);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDB4A, 0x42);
}

void test_42_0164()
{
    if (skip_test_42_0164)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCFCA);
    WriteRegisterWord(RegisterType::SP, 0x8A18);
    WriteRegisterByte(RegisterType::A, 0x19);
    WriteRegisterByte(RegisterType::B, 0x3B);
    WriteRegisterByte(RegisterType::C, 0x7C);
    WriteRegisterByte(RegisterType::D, 0x0B);
    WriteRegisterByte(RegisterType::E, 0x20);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x69);
    WriteRegisterByte(RegisterType::L, 0x84);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCFCA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x19);
    CheckRegisterByte(RegisterType::B, 0x0B);
    CheckRegisterByte(RegisterType::C, 0x7C);
    CheckRegisterByte(RegisterType::D, 0x0B);
    CheckRegisterByte(RegisterType::E, 0x20);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x69);
    CheckRegisterByte(RegisterType::L, 0x84);
    WriteRegisterWord(RegisterType::PC, 0xCFCB);
    WriteRegisterWord(RegisterType::SP, 0x8A18);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xCFCA, 0x42);
}

void test_42_0165()
{
    if (skip_test_42_0165)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7BDB);
    WriteRegisterWord(RegisterType::SP, 0x557F);
    WriteRegisterByte(RegisterType::A, 0xC3);
    WriteRegisterByte(RegisterType::B, 0xF2);
    WriteRegisterByte(RegisterType::C, 0x03);
    WriteRegisterByte(RegisterType::D, 0x6A);
    WriteRegisterByte(RegisterType::E, 0x1B);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x7C);
    WriteRegisterByte(RegisterType::L, 0x8D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7BDB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC3);
    CheckRegisterByte(RegisterType::B, 0x6A);
    CheckRegisterByte(RegisterType::C, 0x03);
    CheckRegisterByte(RegisterType::D, 0x6A);
    CheckRegisterByte(RegisterType::E, 0x1B);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x7C);
    CheckRegisterByte(RegisterType::L, 0x8D);
    WriteRegisterWord(RegisterType::PC, 0x7BDC);
    WriteRegisterWord(RegisterType::SP, 0x557F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7BDB, 0x42);
}

void test_42_0166()
{
    if (skip_test_42_0166)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8142);
    WriteRegisterWord(RegisterType::SP, 0xE54B);
    WriteRegisterByte(RegisterType::A, 0x81);
    WriteRegisterByte(RegisterType::B, 0xA8);
    WriteRegisterByte(RegisterType::C, 0xEC);
    WriteRegisterByte(RegisterType::D, 0x8A);
    WriteRegisterByte(RegisterType::E, 0x14);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x34);
    WriteRegisterByte(RegisterType::L, 0x1E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8142, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x81);
    CheckRegisterByte(RegisterType::B, 0x8A);
    CheckRegisterByte(RegisterType::C, 0xEC);
    CheckRegisterByte(RegisterType::D, 0x8A);
    CheckRegisterByte(RegisterType::E, 0x14);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x34);
    CheckRegisterByte(RegisterType::L, 0x1E);
    WriteRegisterWord(RegisterType::PC, 0x8143);
    WriteRegisterWord(RegisterType::SP, 0xE54B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8142, 0x42);
}

void test_42_0167()
{
    if (skip_test_42_0167)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD668);
    WriteRegisterWord(RegisterType::SP, 0xAF79);
    WriteRegisterByte(RegisterType::A, 0xF5);
    WriteRegisterByte(RegisterType::B, 0xB6);
    WriteRegisterByte(RegisterType::C, 0x38);
    WriteRegisterByte(RegisterType::D, 0xFF);
    WriteRegisterByte(RegisterType::E, 0x50);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x8D);
    WriteRegisterByte(RegisterType::L, 0xFD);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD668, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF5);
    CheckRegisterByte(RegisterType::B, 0xFF);
    CheckRegisterByte(RegisterType::C, 0x38);
    CheckRegisterByte(RegisterType::D, 0xFF);
    CheckRegisterByte(RegisterType::E, 0x50);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x8D);
    CheckRegisterByte(RegisterType::L, 0xFD);
    WriteRegisterWord(RegisterType::PC, 0xD669);
    WriteRegisterWord(RegisterType::SP, 0xAF79);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD668, 0x42);
}

void test_42_0168()
{
    if (skip_test_42_0168)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x98AE);
    WriteRegisterWord(RegisterType::SP, 0x16E4);
    WriteRegisterByte(RegisterType::A, 0xAB);
    WriteRegisterByte(RegisterType::B, 0xFC);
    WriteRegisterByte(RegisterType::C, 0xCD);
    WriteRegisterByte(RegisterType::D, 0xCE);
    WriteRegisterByte(RegisterType::E, 0x1C);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x7C);
    WriteRegisterByte(RegisterType::L, 0xE3);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x98AE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAB);
    CheckRegisterByte(RegisterType::B, 0xCE);
    CheckRegisterByte(RegisterType::C, 0xCD);
    CheckRegisterByte(RegisterType::D, 0xCE);
    CheckRegisterByte(RegisterType::E, 0x1C);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x7C);
    CheckRegisterByte(RegisterType::L, 0xE3);
    WriteRegisterWord(RegisterType::PC, 0x98AF);
    WriteRegisterWord(RegisterType::SP, 0x16E4);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x98AE, 0x42);
}

void test_42_0169()
{
    if (skip_test_42_0169)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x106B);
    WriteRegisterWord(RegisterType::SP, 0xDC8F);
    WriteRegisterByte(RegisterType::A, 0x4A);
    WriteRegisterByte(RegisterType::B, 0x5E);
    WriteRegisterByte(RegisterType::C, 0x81);
    WriteRegisterByte(RegisterType::D, 0xE2);
    WriteRegisterByte(RegisterType::E, 0x9F);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0xC0);
    WriteRegisterByte(RegisterType::L, 0x55);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x106B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4A);
    CheckRegisterByte(RegisterType::B, 0xE2);
    CheckRegisterByte(RegisterType::C, 0x81);
    CheckRegisterByte(RegisterType::D, 0xE2);
    CheckRegisterByte(RegisterType::E, 0x9F);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0xC0);
    CheckRegisterByte(RegisterType::L, 0x55);
    WriteRegisterWord(RegisterType::PC, 0x106C);
    WriteRegisterWord(RegisterType::SP, 0xDC8F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x106B, 0x42);
}

void test_42_016A()
{
    if (skip_test_42_016A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA1E6);
    WriteRegisterWord(RegisterType::SP, 0x8A45);
    WriteRegisterByte(RegisterType::A, 0x25);
    WriteRegisterByte(RegisterType::B, 0x9E);
    WriteRegisterByte(RegisterType::C, 0x05);
    WriteRegisterByte(RegisterType::D, 0x77);
    WriteRegisterByte(RegisterType::E, 0xAD);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x59);
    WriteRegisterByte(RegisterType::L, 0x0D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA1E6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x25);
    CheckRegisterByte(RegisterType::B, 0x77);
    CheckRegisterByte(RegisterType::C, 0x05);
    CheckRegisterByte(RegisterType::D, 0x77);
    CheckRegisterByte(RegisterType::E, 0xAD);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x59);
    CheckRegisterByte(RegisterType::L, 0x0D);
    WriteRegisterWord(RegisterType::PC, 0xA1E7);
    WriteRegisterWord(RegisterType::SP, 0x8A45);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA1E6, 0x42);
}

void test_42_016B()
{
    if (skip_test_42_016B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x69FB);
    WriteRegisterWord(RegisterType::SP, 0x7A1F);
    WriteRegisterByte(RegisterType::A, 0xD8);
    WriteRegisterByte(RegisterType::B, 0x9F);
    WriteRegisterByte(RegisterType::C, 0x65);
    WriteRegisterByte(RegisterType::D, 0x69);
    WriteRegisterByte(RegisterType::E, 0x37);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x52);
    WriteRegisterByte(RegisterType::L, 0x70);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x69FB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD8);
    CheckRegisterByte(RegisterType::B, 0x69);
    CheckRegisterByte(RegisterType::C, 0x65);
    CheckRegisterByte(RegisterType::D, 0x69);
    CheckRegisterByte(RegisterType::E, 0x37);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x52);
    CheckRegisterByte(RegisterType::L, 0x70);
    WriteRegisterWord(RegisterType::PC, 0x69FC);
    WriteRegisterWord(RegisterType::SP, 0x7A1F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x69FB, 0x42);
}

void test_42_016C()
{
    if (skip_test_42_016C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xACD5);
    WriteRegisterWord(RegisterType::SP, 0xF540);
    WriteRegisterByte(RegisterType::A, 0x80);
    WriteRegisterByte(RegisterType::B, 0x5A);
    WriteRegisterByte(RegisterType::C, 0xB2);
    WriteRegisterByte(RegisterType::D, 0x9C);
    WriteRegisterByte(RegisterType::E, 0x54);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x4A);
    WriteRegisterByte(RegisterType::L, 0x3E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xACD5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x80);
    CheckRegisterByte(RegisterType::B, 0x9C);
    CheckRegisterByte(RegisterType::C, 0xB2);
    CheckRegisterByte(RegisterType::D, 0x9C);
    CheckRegisterByte(RegisterType::E, 0x54);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x4A);
    CheckRegisterByte(RegisterType::L, 0x3E);
    WriteRegisterWord(RegisterType::PC, 0xACD6);
    WriteRegisterWord(RegisterType::SP, 0xF540);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xACD5, 0x42);
}

void test_42_016D()
{
    if (skip_test_42_016D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x46ED);
    WriteRegisterWord(RegisterType::SP, 0x9E57);
    WriteRegisterByte(RegisterType::A, 0x4B);
    WriteRegisterByte(RegisterType::B, 0xBB);
    WriteRegisterByte(RegisterType::C, 0x61);
    WriteRegisterByte(RegisterType::D, 0x03);
    WriteRegisterByte(RegisterType::E, 0x5A);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x24);
    WriteRegisterByte(RegisterType::L, 0xFB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x46ED, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4B);
    CheckRegisterByte(RegisterType::B, 0x03);
    CheckRegisterByte(RegisterType::C, 0x61);
    CheckRegisterByte(RegisterType::D, 0x03);
    CheckRegisterByte(RegisterType::E, 0x5A);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x24);
    CheckRegisterByte(RegisterType::L, 0xFB);
    WriteRegisterWord(RegisterType::PC, 0x46EE);
    WriteRegisterWord(RegisterType::SP, 0x9E57);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x46ED, 0x42);
}

void test_42_016E()
{
    if (skip_test_42_016E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBB9C);
    WriteRegisterWord(RegisterType::SP, 0x85C0);
    WriteRegisterByte(RegisterType::A, 0xDB);
    WriteRegisterByte(RegisterType::B, 0xFF);
    WriteRegisterByte(RegisterType::C, 0x2E);
    WriteRegisterByte(RegisterType::D, 0xC6);
    WriteRegisterByte(RegisterType::E, 0x8A);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x8C);
    WriteRegisterByte(RegisterType::L, 0x68);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xBB9C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDB);
    CheckRegisterByte(RegisterType::B, 0xC6);
    CheckRegisterByte(RegisterType::C, 0x2E);
    CheckRegisterByte(RegisterType::D, 0xC6);
    CheckRegisterByte(RegisterType::E, 0x8A);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x8C);
    CheckRegisterByte(RegisterType::L, 0x68);
    WriteRegisterWord(RegisterType::PC, 0xBB9D);
    WriteRegisterWord(RegisterType::SP, 0x85C0);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBB9C, 0x42);
}

void test_42_016F()
{
    if (skip_test_42_016F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x52E5);
    WriteRegisterWord(RegisterType::SP, 0x2D7F);
    WriteRegisterByte(RegisterType::A, 0xDB);
    WriteRegisterByte(RegisterType::B, 0x80);
    WriteRegisterByte(RegisterType::C, 0xB7);
    WriteRegisterByte(RegisterType::D, 0xCC);
    WriteRegisterByte(RegisterType::E, 0x06);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xEE);
    WriteRegisterByte(RegisterType::L, 0x33);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x52E5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDB);
    CheckRegisterByte(RegisterType::B, 0xCC);
    CheckRegisterByte(RegisterType::C, 0xB7);
    CheckRegisterByte(RegisterType::D, 0xCC);
    CheckRegisterByte(RegisterType::E, 0x06);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xEE);
    CheckRegisterByte(RegisterType::L, 0x33);
    WriteRegisterWord(RegisterType::PC, 0x52E6);
    WriteRegisterWord(RegisterType::SP, 0x2D7F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x52E5, 0x42);
}

void test_42_0170()
{
    if (skip_test_42_0170)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x09C8);
    WriteRegisterWord(RegisterType::SP, 0x66B1);
    WriteRegisterByte(RegisterType::A, 0x1E);
    WriteRegisterByte(RegisterType::B, 0x6E);
    WriteRegisterByte(RegisterType::C, 0x63);
    WriteRegisterByte(RegisterType::D, 0x77);
    WriteRegisterByte(RegisterType::E, 0x03);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xAA);
    WriteRegisterByte(RegisterType::L, 0x40);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x09C8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1E);
    CheckRegisterByte(RegisterType::B, 0x77);
    CheckRegisterByte(RegisterType::C, 0x63);
    CheckRegisterByte(RegisterType::D, 0x77);
    CheckRegisterByte(RegisterType::E, 0x03);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xAA);
    CheckRegisterByte(RegisterType::L, 0x40);
    WriteRegisterWord(RegisterType::PC, 0x09C9);
    WriteRegisterWord(RegisterType::SP, 0x66B1);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x09C8, 0x42);
}

void test_42_0171()
{
    if (skip_test_42_0171)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9B92);
    WriteRegisterWord(RegisterType::SP, 0x79A1);
    WriteRegisterByte(RegisterType::A, 0xD7);
    WriteRegisterByte(RegisterType::B, 0x8D);
    WriteRegisterByte(RegisterType::C, 0xA1);
    WriteRegisterByte(RegisterType::D, 0x85);
    WriteRegisterByte(RegisterType::E, 0xD5);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x5B);
    WriteRegisterByte(RegisterType::L, 0x69);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9B92, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD7);
    CheckRegisterByte(RegisterType::B, 0x85);
    CheckRegisterByte(RegisterType::C, 0xA1);
    CheckRegisterByte(RegisterType::D, 0x85);
    CheckRegisterByte(RegisterType::E, 0xD5);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x5B);
    CheckRegisterByte(RegisterType::L, 0x69);
    WriteRegisterWord(RegisterType::PC, 0x9B93);
    WriteRegisterWord(RegisterType::SP, 0x79A1);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9B92, 0x42);
}

void test_42_0172()
{
    if (skip_test_42_0172)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC49E);
    WriteRegisterWord(RegisterType::SP, 0x7B9E);
    WriteRegisterByte(RegisterType::A, 0x81);
    WriteRegisterByte(RegisterType::B, 0x6D);
    WriteRegisterByte(RegisterType::C, 0xE2);
    WriteRegisterByte(RegisterType::D, 0xD5);
    WriteRegisterByte(RegisterType::E, 0x24);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xC2);
    WriteRegisterByte(RegisterType::L, 0x59);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC49E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x81);
    CheckRegisterByte(RegisterType::B, 0xD5);
    CheckRegisterByte(RegisterType::C, 0xE2);
    CheckRegisterByte(RegisterType::D, 0xD5);
    CheckRegisterByte(RegisterType::E, 0x24);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xC2);
    CheckRegisterByte(RegisterType::L, 0x59);
    WriteRegisterWord(RegisterType::PC, 0xC49F);
    WriteRegisterWord(RegisterType::SP, 0x7B9E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xC49E, 0x42);
}

void test_42_0173()
{
    if (skip_test_42_0173)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAEEC);
    WriteRegisterWord(RegisterType::SP, 0x03F3);
    WriteRegisterByte(RegisterType::A, 0x85);
    WriteRegisterByte(RegisterType::B, 0x82);
    WriteRegisterByte(RegisterType::C, 0xE4);
    WriteRegisterByte(RegisterType::D, 0xA8);
    WriteRegisterByte(RegisterType::E, 0xA2);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x40);
    WriteRegisterByte(RegisterType::L, 0x6A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xAEEC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x85);
    CheckRegisterByte(RegisterType::B, 0xA8);
    CheckRegisterByte(RegisterType::C, 0xE4);
    CheckRegisterByte(RegisterType::D, 0xA8);
    CheckRegisterByte(RegisterType::E, 0xA2);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x40);
    CheckRegisterByte(RegisterType::L, 0x6A);
    WriteRegisterWord(RegisterType::PC, 0xAEED);
    WriteRegisterWord(RegisterType::SP, 0x03F3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAEEC, 0x42);
}

void test_42_0174()
{
    if (skip_test_42_0174)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0F58);
    WriteRegisterWord(RegisterType::SP, 0x64C3);
    WriteRegisterByte(RegisterType::A, 0x54);
    WriteRegisterByte(RegisterType::B, 0xF5);
    WriteRegisterByte(RegisterType::C, 0x76);
    WriteRegisterByte(RegisterType::D, 0xC1);
    WriteRegisterByte(RegisterType::E, 0xEF);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x77);
    WriteRegisterByte(RegisterType::L, 0xEC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0F58, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x54);
    CheckRegisterByte(RegisterType::B, 0xC1);
    CheckRegisterByte(RegisterType::C, 0x76);
    CheckRegisterByte(RegisterType::D, 0xC1);
    CheckRegisterByte(RegisterType::E, 0xEF);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x77);
    CheckRegisterByte(RegisterType::L, 0xEC);
    WriteRegisterWord(RegisterType::PC, 0x0F59);
    WriteRegisterWord(RegisterType::SP, 0x64C3);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0F58, 0x42);
}

void test_42_0175()
{
    if (skip_test_42_0175)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x372B);
    WriteRegisterWord(RegisterType::SP, 0xDECC);
    WriteRegisterByte(RegisterType::A, 0x46);
    WriteRegisterByte(RegisterType::B, 0x1B);
    WriteRegisterByte(RegisterType::C, 0x67);
    WriteRegisterByte(RegisterType::D, 0x46);
    WriteRegisterByte(RegisterType::E, 0x7B);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x1F);
    WriteRegisterByte(RegisterType::L, 0xC2);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x372B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x46);
    CheckRegisterByte(RegisterType::B, 0x46);
    CheckRegisterByte(RegisterType::C, 0x67);
    CheckRegisterByte(RegisterType::D, 0x46);
    CheckRegisterByte(RegisterType::E, 0x7B);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x1F);
    CheckRegisterByte(RegisterType::L, 0xC2);
    WriteRegisterWord(RegisterType::PC, 0x372C);
    WriteRegisterWord(RegisterType::SP, 0xDECC);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x372B, 0x42);
}

void test_42_0176()
{
    if (skip_test_42_0176)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0788);
    WriteRegisterWord(RegisterType::SP, 0x78B5);
    WriteRegisterByte(RegisterType::A, 0x59);
    WriteRegisterByte(RegisterType::B, 0x2B);
    WriteRegisterByte(RegisterType::C, 0x4B);
    WriteRegisterByte(RegisterType::D, 0xB5);
    WriteRegisterByte(RegisterType::E, 0x6A);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xAC);
    WriteRegisterByte(RegisterType::L, 0x0F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0788, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x59);
    CheckRegisterByte(RegisterType::B, 0xB5);
    CheckRegisterByte(RegisterType::C, 0x4B);
    CheckRegisterByte(RegisterType::D, 0xB5);
    CheckRegisterByte(RegisterType::E, 0x6A);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xAC);
    CheckRegisterByte(RegisterType::L, 0x0F);
    WriteRegisterWord(RegisterType::PC, 0x0789);
    WriteRegisterWord(RegisterType::SP, 0x78B5);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0788, 0x42);
}

void test_42_0177()
{
    if (skip_test_42_0177)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8E36);
    WriteRegisterWord(RegisterType::SP, 0xB09E);
    WriteRegisterByte(RegisterType::A, 0x4D);
    WriteRegisterByte(RegisterType::B, 0x38);
    WriteRegisterByte(RegisterType::C, 0x92);
    WriteRegisterByte(RegisterType::D, 0xFC);
    WriteRegisterByte(RegisterType::E, 0x75);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xAA);
    WriteRegisterByte(RegisterType::L, 0x3D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8E36, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4D);
    CheckRegisterByte(RegisterType::B, 0xFC);
    CheckRegisterByte(RegisterType::C, 0x92);
    CheckRegisterByte(RegisterType::D, 0xFC);
    CheckRegisterByte(RegisterType::E, 0x75);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xAA);
    CheckRegisterByte(RegisterType::L, 0x3D);
    WriteRegisterWord(RegisterType::PC, 0x8E37);
    WriteRegisterWord(RegisterType::SP, 0xB09E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8E36, 0x42);
}

void test_42_0178()
{
    if (skip_test_42_0178)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFFD9);
    WriteRegisterWord(RegisterType::SP, 0xBFE5);
    WriteRegisterByte(RegisterType::A, 0xDD);
    WriteRegisterByte(RegisterType::B, 0x48);
    WriteRegisterByte(RegisterType::C, 0xBD);
    WriteRegisterByte(RegisterType::D, 0xC1);
    WriteRegisterByte(RegisterType::E, 0x48);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x99);
    WriteRegisterByte(RegisterType::L, 0x6F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xFFD9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDD);
    CheckRegisterByte(RegisterType::B, 0xC1);
    CheckRegisterByte(RegisterType::C, 0xBD);
    CheckRegisterByte(RegisterType::D, 0xC1);
    CheckRegisterByte(RegisterType::E, 0x48);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x99);
    CheckRegisterByte(RegisterType::L, 0x6F);
    WriteRegisterWord(RegisterType::PC, 0xFFDA);
    WriteRegisterWord(RegisterType::SP, 0xBFE5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xFFD9, 0x42);
}

void test_42_0179()
{
    if (skip_test_42_0179)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC94D);
    WriteRegisterWord(RegisterType::SP, 0x7634);
    WriteRegisterByte(RegisterType::A, 0x34);
    WriteRegisterByte(RegisterType::B, 0x14);
    WriteRegisterByte(RegisterType::C, 0x7F);
    WriteRegisterByte(RegisterType::D, 0xC9);
    WriteRegisterByte(RegisterType::E, 0x59);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x2C);
    WriteRegisterByte(RegisterType::L, 0x20);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC94D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x34);
    CheckRegisterByte(RegisterType::B, 0xC9);
    CheckRegisterByte(RegisterType::C, 0x7F);
    CheckRegisterByte(RegisterType::D, 0xC9);
    CheckRegisterByte(RegisterType::E, 0x59);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x2C);
    CheckRegisterByte(RegisterType::L, 0x20);
    WriteRegisterWord(RegisterType::PC, 0xC94E);
    WriteRegisterWord(RegisterType::SP, 0x7634);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xC94D, 0x42);
}

void test_42_017A()
{
    if (skip_test_42_017A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3CD0);
    WriteRegisterWord(RegisterType::SP, 0x7A12);
    WriteRegisterByte(RegisterType::A, 0xD7);
    WriteRegisterByte(RegisterType::B, 0x28);
    WriteRegisterByte(RegisterType::C, 0xC7);
    WriteRegisterByte(RegisterType::D, 0x4A);
    WriteRegisterByte(RegisterType::E, 0x7E);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x77);
    WriteRegisterByte(RegisterType::L, 0x26);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3CD0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD7);
    CheckRegisterByte(RegisterType::B, 0x4A);
    CheckRegisterByte(RegisterType::C, 0xC7);
    CheckRegisterByte(RegisterType::D, 0x4A);
    CheckRegisterByte(RegisterType::E, 0x7E);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x77);
    CheckRegisterByte(RegisterType::L, 0x26);
    WriteRegisterWord(RegisterType::PC, 0x3CD1);
    WriteRegisterWord(RegisterType::SP, 0x7A12);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3CD0, 0x42);
}

void test_42_017B()
{
    if (skip_test_42_017B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x493B);
    WriteRegisterWord(RegisterType::SP, 0xB213);
    WriteRegisterByte(RegisterType::A, 0xE0);
    WriteRegisterByte(RegisterType::B, 0x3B);
    WriteRegisterByte(RegisterType::C, 0xB9);
    WriteRegisterByte(RegisterType::D, 0x2C);
    WriteRegisterByte(RegisterType::E, 0x09);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x51);
    WriteRegisterByte(RegisterType::L, 0x39);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x493B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE0);
    CheckRegisterByte(RegisterType::B, 0x2C);
    CheckRegisterByte(RegisterType::C, 0xB9);
    CheckRegisterByte(RegisterType::D, 0x2C);
    CheckRegisterByte(RegisterType::E, 0x09);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x51);
    CheckRegisterByte(RegisterType::L, 0x39);
    WriteRegisterWord(RegisterType::PC, 0x493C);
    WriteRegisterWord(RegisterType::SP, 0xB213);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x493B, 0x42);
}

void test_42_017C()
{
    if (skip_test_42_017C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC4C5);
    WriteRegisterWord(RegisterType::SP, 0xBDD2);
    WriteRegisterByte(RegisterType::A, 0x03);
    WriteRegisterByte(RegisterType::B, 0x0F);
    WriteRegisterByte(RegisterType::C, 0x51);
    WriteRegisterByte(RegisterType::D, 0x75);
    WriteRegisterByte(RegisterType::E, 0x50);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x3F);
    WriteRegisterByte(RegisterType::L, 0xF1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC4C5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x03);
    CheckRegisterByte(RegisterType::B, 0x75);
    CheckRegisterByte(RegisterType::C, 0x51);
    CheckRegisterByte(RegisterType::D, 0x75);
    CheckRegisterByte(RegisterType::E, 0x50);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x3F);
    CheckRegisterByte(RegisterType::L, 0xF1);
    WriteRegisterWord(RegisterType::PC, 0xC4C6);
    WriteRegisterWord(RegisterType::SP, 0xBDD2);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC4C5, 0x42);
}

void test_42_017D()
{
    if (skip_test_42_017D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF823);
    WriteRegisterWord(RegisterType::SP, 0x7FCC);
    WriteRegisterByte(RegisterType::A, 0x2B);
    WriteRegisterByte(RegisterType::B, 0x85);
    WriteRegisterByte(RegisterType::C, 0x0C);
    WriteRegisterByte(RegisterType::D, 0x5A);
    WriteRegisterByte(RegisterType::E, 0xD5);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x28);
    WriteRegisterByte(RegisterType::L, 0x6C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF823, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2B);
    CheckRegisterByte(RegisterType::B, 0x5A);
    CheckRegisterByte(RegisterType::C, 0x0C);
    CheckRegisterByte(RegisterType::D, 0x5A);
    CheckRegisterByte(RegisterType::E, 0xD5);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x28);
    CheckRegisterByte(RegisterType::L, 0x6C);
    WriteRegisterWord(RegisterType::PC, 0xF824);
    WriteRegisterWord(RegisterType::SP, 0x7FCC);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF823, 0x42);
}

void test_42_017E()
{
    if (skip_test_42_017E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0450);
    WriteRegisterWord(RegisterType::SP, 0x123A);
    WriteRegisterByte(RegisterType::A, 0x08);
    WriteRegisterByte(RegisterType::B, 0x38);
    WriteRegisterByte(RegisterType::C, 0x31);
    WriteRegisterByte(RegisterType::D, 0x87);
    WriteRegisterByte(RegisterType::E, 0xEB);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x30);
    WriteRegisterByte(RegisterType::L, 0x6A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0450, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x08);
    CheckRegisterByte(RegisterType::B, 0x87);
    CheckRegisterByte(RegisterType::C, 0x31);
    CheckRegisterByte(RegisterType::D, 0x87);
    CheckRegisterByte(RegisterType::E, 0xEB);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x30);
    CheckRegisterByte(RegisterType::L, 0x6A);
    WriteRegisterWord(RegisterType::PC, 0x0451);
    WriteRegisterWord(RegisterType::SP, 0x123A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0450, 0x42);
}

void test_42_017F()
{
    if (skip_test_42_017F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x13D9);
    WriteRegisterWord(RegisterType::SP, 0xECD4);
    WriteRegisterByte(RegisterType::A, 0xB0);
    WriteRegisterByte(RegisterType::B, 0x3F);
    WriteRegisterByte(RegisterType::C, 0x67);
    WriteRegisterByte(RegisterType::D, 0xA1);
    WriteRegisterByte(RegisterType::E, 0x1D);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xE4);
    WriteRegisterByte(RegisterType::L, 0xCA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x13D9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB0);
    CheckRegisterByte(RegisterType::B, 0xA1);
    CheckRegisterByte(RegisterType::C, 0x67);
    CheckRegisterByte(RegisterType::D, 0xA1);
    CheckRegisterByte(RegisterType::E, 0x1D);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xE4);
    CheckRegisterByte(RegisterType::L, 0xCA);
    WriteRegisterWord(RegisterType::PC, 0x13DA);
    WriteRegisterWord(RegisterType::SP, 0xECD4);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x13D9, 0x42);
}

void test_42_0180()
{
    if (skip_test_42_0180)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x89B3);
    WriteRegisterWord(RegisterType::SP, 0x81FE);
    WriteRegisterByte(RegisterType::A, 0xC1);
    WriteRegisterByte(RegisterType::B, 0x17);
    WriteRegisterByte(RegisterType::C, 0x28);
    WriteRegisterByte(RegisterType::D, 0xA9);
    WriteRegisterByte(RegisterType::E, 0x3E);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x53);
    WriteRegisterByte(RegisterType::L, 0xCF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x89B3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC1);
    CheckRegisterByte(RegisterType::B, 0xA9);
    CheckRegisterByte(RegisterType::C, 0x28);
    CheckRegisterByte(RegisterType::D, 0xA9);
    CheckRegisterByte(RegisterType::E, 0x3E);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x53);
    CheckRegisterByte(RegisterType::L, 0xCF);
    WriteRegisterWord(RegisterType::PC, 0x89B4);
    WriteRegisterWord(RegisterType::SP, 0x81FE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x89B3, 0x42);
}

void test_42_0181()
{
    if (skip_test_42_0181)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9A4E);
    WriteRegisterWord(RegisterType::SP, 0xB6EF);
    WriteRegisterByte(RegisterType::A, 0x2B);
    WriteRegisterByte(RegisterType::B, 0x38);
    WriteRegisterByte(RegisterType::C, 0xA0);
    WriteRegisterByte(RegisterType::D, 0xA1);
    WriteRegisterByte(RegisterType::E, 0xF9);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xED);
    WriteRegisterByte(RegisterType::L, 0xB8);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9A4E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2B);
    CheckRegisterByte(RegisterType::B, 0xA1);
    CheckRegisterByte(RegisterType::C, 0xA0);
    CheckRegisterByte(RegisterType::D, 0xA1);
    CheckRegisterByte(RegisterType::E, 0xF9);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xED);
    CheckRegisterByte(RegisterType::L, 0xB8);
    WriteRegisterWord(RegisterType::PC, 0x9A4F);
    WriteRegisterWord(RegisterType::SP, 0xB6EF);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x9A4E, 0x42);
}

void test_42_0182()
{
    if (skip_test_42_0182)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB64D);
    WriteRegisterWord(RegisterType::SP, 0x65FA);
    WriteRegisterByte(RegisterType::A, 0x6D);
    WriteRegisterByte(RegisterType::B, 0xFC);
    WriteRegisterByte(RegisterType::C, 0xAB);
    WriteRegisterByte(RegisterType::D, 0xD7);
    WriteRegisterByte(RegisterType::E, 0xC1);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x70);
    WriteRegisterByte(RegisterType::L, 0xAA);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB64D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6D);
    CheckRegisterByte(RegisterType::B, 0xD7);
    CheckRegisterByte(RegisterType::C, 0xAB);
    CheckRegisterByte(RegisterType::D, 0xD7);
    CheckRegisterByte(RegisterType::E, 0xC1);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x70);
    CheckRegisterByte(RegisterType::L, 0xAA);
    WriteRegisterWord(RegisterType::PC, 0xB64E);
    WriteRegisterWord(RegisterType::SP, 0x65FA);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB64D, 0x42);
}

void test_42_0183()
{
    if (skip_test_42_0183)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x136C);
    WriteRegisterWord(RegisterType::SP, 0x13FA);
    WriteRegisterByte(RegisterType::A, 0xB5);
    WriteRegisterByte(RegisterType::B, 0x0B);
    WriteRegisterByte(RegisterType::C, 0x6D);
    WriteRegisterByte(RegisterType::D, 0x78);
    WriteRegisterByte(RegisterType::E, 0x13);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x19);
    WriteRegisterByte(RegisterType::L, 0xDB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x136C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB5);
    CheckRegisterByte(RegisterType::B, 0x78);
    CheckRegisterByte(RegisterType::C, 0x6D);
    CheckRegisterByte(RegisterType::D, 0x78);
    CheckRegisterByte(RegisterType::E, 0x13);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x19);
    CheckRegisterByte(RegisterType::L, 0xDB);
    WriteRegisterWord(RegisterType::PC, 0x136D);
    WriteRegisterWord(RegisterType::SP, 0x13FA);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x136C, 0x42);
}

void test_42_0184()
{
    if (skip_test_42_0184)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE926);
    WriteRegisterWord(RegisterType::SP, 0x3753);
    WriteRegisterByte(RegisterType::A, 0xA1);
    WriteRegisterByte(RegisterType::B, 0x77);
    WriteRegisterByte(RegisterType::C, 0x0B);
    WriteRegisterByte(RegisterType::D, 0x31);
    WriteRegisterByte(RegisterType::E, 0x4D);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x83);
    WriteRegisterByte(RegisterType::L, 0x22);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE926, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA1);
    CheckRegisterByte(RegisterType::B, 0x31);
    CheckRegisterByte(RegisterType::C, 0x0B);
    CheckRegisterByte(RegisterType::D, 0x31);
    CheckRegisterByte(RegisterType::E, 0x4D);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x83);
    CheckRegisterByte(RegisterType::L, 0x22);
    WriteRegisterWord(RegisterType::PC, 0xE927);
    WriteRegisterWord(RegisterType::SP, 0x3753);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE926, 0x42);
}

void test_42_0185()
{
    if (skip_test_42_0185)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x78FE);
    WriteRegisterWord(RegisterType::SP, 0x980E);
    WriteRegisterByte(RegisterType::A, 0xDF);
    WriteRegisterByte(RegisterType::B, 0x25);
    WriteRegisterByte(RegisterType::C, 0x6D);
    WriteRegisterByte(RegisterType::D, 0x0C);
    WriteRegisterByte(RegisterType::E, 0xFB);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xD1);
    WriteRegisterByte(RegisterType::L, 0x68);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x78FE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDF);
    CheckRegisterByte(RegisterType::B, 0x0C);
    CheckRegisterByte(RegisterType::C, 0x6D);
    CheckRegisterByte(RegisterType::D, 0x0C);
    CheckRegisterByte(RegisterType::E, 0xFB);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xD1);
    CheckRegisterByte(RegisterType::L, 0x68);
    WriteRegisterWord(RegisterType::PC, 0x78FF);
    WriteRegisterWord(RegisterType::SP, 0x980E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x78FE, 0x42);
}

void test_42_0186()
{
    if (skip_test_42_0186)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x333D);
    WriteRegisterWord(RegisterType::SP, 0xFD43);
    WriteRegisterByte(RegisterType::A, 0x7F);
    WriteRegisterByte(RegisterType::B, 0x47);
    WriteRegisterByte(RegisterType::C, 0x0B);
    WriteRegisterByte(RegisterType::D, 0x17);
    WriteRegisterByte(RegisterType::E, 0x3F);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x23);
    WriteRegisterByte(RegisterType::L, 0x1E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x333D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7F);
    CheckRegisterByte(RegisterType::B, 0x17);
    CheckRegisterByte(RegisterType::C, 0x0B);
    CheckRegisterByte(RegisterType::D, 0x17);
    CheckRegisterByte(RegisterType::E, 0x3F);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x23);
    CheckRegisterByte(RegisterType::L, 0x1E);
    WriteRegisterWord(RegisterType::PC, 0x333E);
    WriteRegisterWord(RegisterType::SP, 0xFD43);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x333D, 0x42);
}

void test_42_0187()
{
    if (skip_test_42_0187)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDA5B);
    WriteRegisterWord(RegisterType::SP, 0xF392);
    WriteRegisterByte(RegisterType::A, 0xF4);
    WriteRegisterByte(RegisterType::B, 0xAE);
    WriteRegisterByte(RegisterType::C, 0xAC);
    WriteRegisterByte(RegisterType::D, 0x93);
    WriteRegisterByte(RegisterType::E, 0x18);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xDB);
    WriteRegisterByte(RegisterType::L, 0xAE);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xDA5B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF4);
    CheckRegisterByte(RegisterType::B, 0x93);
    CheckRegisterByte(RegisterType::C, 0xAC);
    CheckRegisterByte(RegisterType::D, 0x93);
    CheckRegisterByte(RegisterType::E, 0x18);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xDB);
    CheckRegisterByte(RegisterType::L, 0xAE);
    WriteRegisterWord(RegisterType::PC, 0xDA5C);
    WriteRegisterWord(RegisterType::SP, 0xF392);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xDA5B, 0x42);
}

void test_42_0188()
{
    if (skip_test_42_0188)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x91A1);
    WriteRegisterWord(RegisterType::SP, 0x471C);
    WriteRegisterByte(RegisterType::A, 0xC0);
    WriteRegisterByte(RegisterType::B, 0x53);
    WriteRegisterByte(RegisterType::C, 0x71);
    WriteRegisterByte(RegisterType::D, 0xDF);
    WriteRegisterByte(RegisterType::E, 0xA8);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x44);
    WriteRegisterByte(RegisterType::L, 0x1A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x91A1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC0);
    CheckRegisterByte(RegisterType::B, 0xDF);
    CheckRegisterByte(RegisterType::C, 0x71);
    CheckRegisterByte(RegisterType::D, 0xDF);
    CheckRegisterByte(RegisterType::E, 0xA8);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x44);
    CheckRegisterByte(RegisterType::L, 0x1A);
    WriteRegisterWord(RegisterType::PC, 0x91A2);
    WriteRegisterWord(RegisterType::SP, 0x471C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x91A1, 0x42);
}

void test_42_0189()
{
    if (skip_test_42_0189)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x315D);
    WriteRegisterWord(RegisterType::SP, 0x7F79);
    WriteRegisterByte(RegisterType::A, 0x21);
    WriteRegisterByte(RegisterType::B, 0x50);
    WriteRegisterByte(RegisterType::C, 0xED);
    WriteRegisterByte(RegisterType::D, 0xB4);
    WriteRegisterByte(RegisterType::E, 0x12);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x5A);
    WriteRegisterByte(RegisterType::L, 0xE2);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x315D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x21);
    CheckRegisterByte(RegisterType::B, 0xB4);
    CheckRegisterByte(RegisterType::C, 0xED);
    CheckRegisterByte(RegisterType::D, 0xB4);
    CheckRegisterByte(RegisterType::E, 0x12);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x5A);
    CheckRegisterByte(RegisterType::L, 0xE2);
    WriteRegisterWord(RegisterType::PC, 0x315E);
    WriteRegisterWord(RegisterType::SP, 0x7F79);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x315D, 0x42);
}

void test_42_018A()
{
    if (skip_test_42_018A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE731);
    WriteRegisterWord(RegisterType::SP, 0x7B3F);
    WriteRegisterByte(RegisterType::A, 0x6D);
    WriteRegisterByte(RegisterType::B, 0x04);
    WriteRegisterByte(RegisterType::C, 0xF6);
    WriteRegisterByte(RegisterType::D, 0x9B);
    WriteRegisterByte(RegisterType::E, 0x27);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x9F);
    WriteRegisterByte(RegisterType::L, 0xC7);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE731, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6D);
    CheckRegisterByte(RegisterType::B, 0x9B);
    CheckRegisterByte(RegisterType::C, 0xF6);
    CheckRegisterByte(RegisterType::D, 0x9B);
    CheckRegisterByte(RegisterType::E, 0x27);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x9F);
    CheckRegisterByte(RegisterType::L, 0xC7);
    WriteRegisterWord(RegisterType::PC, 0xE732);
    WriteRegisterWord(RegisterType::SP, 0x7B3F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE731, 0x42);
}

void test_42_018B()
{
    if (skip_test_42_018B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2010);
    WriteRegisterWord(RegisterType::SP, 0xED87);
    WriteRegisterByte(RegisterType::A, 0xF2);
    WriteRegisterByte(RegisterType::B, 0x38);
    WriteRegisterByte(RegisterType::C, 0x2F);
    WriteRegisterByte(RegisterType::D, 0x51);
    WriteRegisterByte(RegisterType::E, 0x4F);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xA5);
    WriteRegisterByte(RegisterType::L, 0xC3);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x2010, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF2);
    CheckRegisterByte(RegisterType::B, 0x51);
    CheckRegisterByte(RegisterType::C, 0x2F);
    CheckRegisterByte(RegisterType::D, 0x51);
    CheckRegisterByte(RegisterType::E, 0x4F);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xA5);
    CheckRegisterByte(RegisterType::L, 0xC3);
    WriteRegisterWord(RegisterType::PC, 0x2011);
    WriteRegisterWord(RegisterType::SP, 0xED87);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2010, 0x42);
}

void test_42_018C()
{
    if (skip_test_42_018C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBFD3);
    WriteRegisterWord(RegisterType::SP, 0x26FF);
    WriteRegisterByte(RegisterType::A, 0xE4);
    WriteRegisterByte(RegisterType::B, 0x61);
    WriteRegisterByte(RegisterType::C, 0x7F);
    WriteRegisterByte(RegisterType::D, 0x49);
    WriteRegisterByte(RegisterType::E, 0xE3);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xF6);
    WriteRegisterByte(RegisterType::L, 0xAF);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xBFD3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE4);
    CheckRegisterByte(RegisterType::B, 0x49);
    CheckRegisterByte(RegisterType::C, 0x7F);
    CheckRegisterByte(RegisterType::D, 0x49);
    CheckRegisterByte(RegisterType::E, 0xE3);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xF6);
    CheckRegisterByte(RegisterType::L, 0xAF);
    WriteRegisterWord(RegisterType::PC, 0xBFD4);
    WriteRegisterWord(RegisterType::SP, 0x26FF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xBFD3, 0x42);
}

void test_42_018D()
{
    if (skip_test_42_018D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x146E);
    WriteRegisterWord(RegisterType::SP, 0x4B7B);
    WriteRegisterByte(RegisterType::A, 0x7E);
    WriteRegisterByte(RegisterType::B, 0xF9);
    WriteRegisterByte(RegisterType::C, 0x11);
    WriteRegisterByte(RegisterType::D, 0xA8);
    WriteRegisterByte(RegisterType::E, 0x8D);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x09);
    WriteRegisterByte(RegisterType::L, 0x1A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x146E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7E);
    CheckRegisterByte(RegisterType::B, 0xA8);
    CheckRegisterByte(RegisterType::C, 0x11);
    CheckRegisterByte(RegisterType::D, 0xA8);
    CheckRegisterByte(RegisterType::E, 0x8D);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x09);
    CheckRegisterByte(RegisterType::L, 0x1A);
    WriteRegisterWord(RegisterType::PC, 0x146F);
    WriteRegisterWord(RegisterType::SP, 0x4B7B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x146E, 0x42);
}

void test_42_018E()
{
    if (skip_test_42_018E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD6FC);
    WriteRegisterWord(RegisterType::SP, 0x1646);
    WriteRegisterByte(RegisterType::A, 0x2B);
    WriteRegisterByte(RegisterType::B, 0x09);
    WriteRegisterByte(RegisterType::C, 0x0A);
    WriteRegisterByte(RegisterType::D, 0xC0);
    WriteRegisterByte(RegisterType::E, 0xD7);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xEB);
    WriteRegisterByte(RegisterType::L, 0x42);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xD6FC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2B);
    CheckRegisterByte(RegisterType::B, 0xC0);
    CheckRegisterByte(RegisterType::C, 0x0A);
    CheckRegisterByte(RegisterType::D, 0xC0);
    CheckRegisterByte(RegisterType::E, 0xD7);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xEB);
    CheckRegisterByte(RegisterType::L, 0x42);
    WriteRegisterWord(RegisterType::PC, 0xD6FD);
    WriteRegisterWord(RegisterType::SP, 0x1646);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD6FC, 0x42);
}

void test_42_018F()
{
    if (skip_test_42_018F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x348F);
    WriteRegisterWord(RegisterType::SP, 0xCB76);
    WriteRegisterByte(RegisterType::A, 0xA6);
    WriteRegisterByte(RegisterType::B, 0xFB);
    WriteRegisterByte(RegisterType::C, 0xA4);
    WriteRegisterByte(RegisterType::D, 0x13);
    WriteRegisterByte(RegisterType::E, 0xEA);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xA2);
    WriteRegisterByte(RegisterType::L, 0x39);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x348F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA6);
    CheckRegisterByte(RegisterType::B, 0x13);
    CheckRegisterByte(RegisterType::C, 0xA4);
    CheckRegisterByte(RegisterType::D, 0x13);
    CheckRegisterByte(RegisterType::E, 0xEA);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xA2);
    CheckRegisterByte(RegisterType::L, 0x39);
    WriteRegisterWord(RegisterType::PC, 0x3490);
    WriteRegisterWord(RegisterType::SP, 0xCB76);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x348F, 0x42);
}

void test_42_0190()
{
    if (skip_test_42_0190)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBB23);
    WriteRegisterWord(RegisterType::SP, 0xC690);
    WriteRegisterByte(RegisterType::A, 0x50);
    WriteRegisterByte(RegisterType::B, 0x8A);
    WriteRegisterByte(RegisterType::C, 0x4E);
    WriteRegisterByte(RegisterType::D, 0xC4);
    WriteRegisterByte(RegisterType::E, 0xD3);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xB3);
    WriteRegisterByte(RegisterType::L, 0x66);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBB23, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x50);
    CheckRegisterByte(RegisterType::B, 0xC4);
    CheckRegisterByte(RegisterType::C, 0x4E);
    CheckRegisterByte(RegisterType::D, 0xC4);
    CheckRegisterByte(RegisterType::E, 0xD3);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xB3);
    CheckRegisterByte(RegisterType::L, 0x66);
    WriteRegisterWord(RegisterType::PC, 0xBB24);
    WriteRegisterWord(RegisterType::SP, 0xC690);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xBB23, 0x42);
}

void test_42_0191()
{
    if (skip_test_42_0191)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEB49);
    WriteRegisterWord(RegisterType::SP, 0x976B);
    WriteRegisterByte(RegisterType::A, 0xD1);
    WriteRegisterByte(RegisterType::B, 0x18);
    WriteRegisterByte(RegisterType::C, 0xAB);
    WriteRegisterByte(RegisterType::D, 0x85);
    WriteRegisterByte(RegisterType::E, 0x93);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xA2);
    WriteRegisterByte(RegisterType::L, 0xA1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xEB49, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD1);
    CheckRegisterByte(RegisterType::B, 0x85);
    CheckRegisterByte(RegisterType::C, 0xAB);
    CheckRegisterByte(RegisterType::D, 0x85);
    CheckRegisterByte(RegisterType::E, 0x93);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xA2);
    CheckRegisterByte(RegisterType::L, 0xA1);
    WriteRegisterWord(RegisterType::PC, 0xEB4A);
    WriteRegisterWord(RegisterType::SP, 0x976B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xEB49, 0x42);
}

void test_42_0192()
{
    if (skip_test_42_0192)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x303E);
    WriteRegisterWord(RegisterType::SP, 0xF874);
    WriteRegisterByte(RegisterType::A, 0xB3);
    WriteRegisterByte(RegisterType::B, 0x67);
    WriteRegisterByte(RegisterType::C, 0xC2);
    WriteRegisterByte(RegisterType::D, 0x6D);
    WriteRegisterByte(RegisterType::E, 0xB9);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xA6);
    WriteRegisterByte(RegisterType::L, 0x42);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x303E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB3);
    CheckRegisterByte(RegisterType::B, 0x6D);
    CheckRegisterByte(RegisterType::C, 0xC2);
    CheckRegisterByte(RegisterType::D, 0x6D);
    CheckRegisterByte(RegisterType::E, 0xB9);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xA6);
    CheckRegisterByte(RegisterType::L, 0x42);
    WriteRegisterWord(RegisterType::PC, 0x303F);
    WriteRegisterWord(RegisterType::SP, 0xF874);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x303E, 0x42);
}

void test_42_0193()
{
    if (skip_test_42_0193)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFD14);
    WriteRegisterWord(RegisterType::SP, 0x6B94);
    WriteRegisterByte(RegisterType::A, 0x31);
    WriteRegisterByte(RegisterType::B, 0x6F);
    WriteRegisterByte(RegisterType::C, 0x88);
    WriteRegisterByte(RegisterType::D, 0xF5);
    WriteRegisterByte(RegisterType::E, 0xEA);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x04);
    WriteRegisterByte(RegisterType::L, 0xA8);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xFD14, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x31);
    CheckRegisterByte(RegisterType::B, 0xF5);
    CheckRegisterByte(RegisterType::C, 0x88);
    CheckRegisterByte(RegisterType::D, 0xF5);
    CheckRegisterByte(RegisterType::E, 0xEA);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x04);
    CheckRegisterByte(RegisterType::L, 0xA8);
    WriteRegisterWord(RegisterType::PC, 0xFD15);
    WriteRegisterWord(RegisterType::SP, 0x6B94);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFD14, 0x42);
}

void test_42_0194()
{
    if (skip_test_42_0194)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8685);
    WriteRegisterWord(RegisterType::SP, 0xF08B);
    WriteRegisterByte(RegisterType::A, 0x1D);
    WriteRegisterByte(RegisterType::B, 0x67);
    WriteRegisterByte(RegisterType::C, 0xF9);
    WriteRegisterByte(RegisterType::D, 0xB0);
    WriteRegisterByte(RegisterType::E, 0xBA);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x17);
    WriteRegisterByte(RegisterType::L, 0xF8);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8685, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1D);
    CheckRegisterByte(RegisterType::B, 0xB0);
    CheckRegisterByte(RegisterType::C, 0xF9);
    CheckRegisterByte(RegisterType::D, 0xB0);
    CheckRegisterByte(RegisterType::E, 0xBA);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x17);
    CheckRegisterByte(RegisterType::L, 0xF8);
    WriteRegisterWord(RegisterType::PC, 0x8686);
    WriteRegisterWord(RegisterType::SP, 0xF08B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8685, 0x42);
}

void test_42_0195()
{
    if (skip_test_42_0195)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x49CA);
    WriteRegisterWord(RegisterType::SP, 0xA304);
    WriteRegisterByte(RegisterType::A, 0xFE);
    WriteRegisterByte(RegisterType::B, 0x3E);
    WriteRegisterByte(RegisterType::C, 0x18);
    WriteRegisterByte(RegisterType::D, 0x8E);
    WriteRegisterByte(RegisterType::E, 0x5F);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x2F);
    WriteRegisterByte(RegisterType::L, 0x40);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x49CA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFE);
    CheckRegisterByte(RegisterType::B, 0x8E);
    CheckRegisterByte(RegisterType::C, 0x18);
    CheckRegisterByte(RegisterType::D, 0x8E);
    CheckRegisterByte(RegisterType::E, 0x5F);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x2F);
    CheckRegisterByte(RegisterType::L, 0x40);
    WriteRegisterWord(RegisterType::PC, 0x49CB);
    WriteRegisterWord(RegisterType::SP, 0xA304);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x49CA, 0x42);
}

void test_42_0196()
{
    if (skip_test_42_0196)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4465);
    WriteRegisterWord(RegisterType::SP, 0xE512);
    WriteRegisterByte(RegisterType::A, 0x6F);
    WriteRegisterByte(RegisterType::B, 0xD7);
    WriteRegisterByte(RegisterType::C, 0x84);
    WriteRegisterByte(RegisterType::D, 0xCD);
    WriteRegisterByte(RegisterType::E, 0x94);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xEE);
    WriteRegisterByte(RegisterType::L, 0x3B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4465, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6F);
    CheckRegisterByte(RegisterType::B, 0xCD);
    CheckRegisterByte(RegisterType::C, 0x84);
    CheckRegisterByte(RegisterType::D, 0xCD);
    CheckRegisterByte(RegisterType::E, 0x94);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xEE);
    CheckRegisterByte(RegisterType::L, 0x3B);
    WriteRegisterWord(RegisterType::PC, 0x4466);
    WriteRegisterWord(RegisterType::SP, 0xE512);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x4465, 0x42);
}

void test_42_0197()
{
    if (skip_test_42_0197)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x594C);
    WriteRegisterWord(RegisterType::SP, 0xA3D3);
    WriteRegisterByte(RegisterType::A, 0x51);
    WriteRegisterByte(RegisterType::B, 0x51);
    WriteRegisterByte(RegisterType::C, 0x81);
    WriteRegisterByte(RegisterType::D, 0x92);
    WriteRegisterByte(RegisterType::E, 0x1E);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xC8);
    WriteRegisterByte(RegisterType::L, 0xD2);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x594C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x51);
    CheckRegisterByte(RegisterType::B, 0x92);
    CheckRegisterByte(RegisterType::C, 0x81);
    CheckRegisterByte(RegisterType::D, 0x92);
    CheckRegisterByte(RegisterType::E, 0x1E);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xC8);
    CheckRegisterByte(RegisterType::L, 0xD2);
    WriteRegisterWord(RegisterType::PC, 0x594D);
    WriteRegisterWord(RegisterType::SP, 0xA3D3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x594C, 0x42);
}

void test_42_0198()
{
    if (skip_test_42_0198)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF5E6);
    WriteRegisterWord(RegisterType::SP, 0x7BC3);
    WriteRegisterByte(RegisterType::A, 0x7F);
    WriteRegisterByte(RegisterType::B, 0x80);
    WriteRegisterByte(RegisterType::C, 0xBC);
    WriteRegisterByte(RegisterType::D, 0xA0);
    WriteRegisterByte(RegisterType::E, 0xE2);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xA2);
    WriteRegisterByte(RegisterType::L, 0x4F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF5E6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7F);
    CheckRegisterByte(RegisterType::B, 0xA0);
    CheckRegisterByte(RegisterType::C, 0xBC);
    CheckRegisterByte(RegisterType::D, 0xA0);
    CheckRegisterByte(RegisterType::E, 0xE2);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xA2);
    CheckRegisterByte(RegisterType::L, 0x4F);
    WriteRegisterWord(RegisterType::PC, 0xF5E7);
    WriteRegisterWord(RegisterType::SP, 0x7BC3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF5E6, 0x42);
}

void test_42_0199()
{
    if (skip_test_42_0199)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x32E2);
    WriteRegisterWord(RegisterType::SP, 0xF23E);
    WriteRegisterByte(RegisterType::A, 0xA4);
    WriteRegisterByte(RegisterType::B, 0x68);
    WriteRegisterByte(RegisterType::C, 0xD9);
    WriteRegisterByte(RegisterType::D, 0xC3);
    WriteRegisterByte(RegisterType::E, 0x30);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xD2);
    WriteRegisterByte(RegisterType::L, 0xEB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x32E2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA4);
    CheckRegisterByte(RegisterType::B, 0xC3);
    CheckRegisterByte(RegisterType::C, 0xD9);
    CheckRegisterByte(RegisterType::D, 0xC3);
    CheckRegisterByte(RegisterType::E, 0x30);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xD2);
    CheckRegisterByte(RegisterType::L, 0xEB);
    WriteRegisterWord(RegisterType::PC, 0x32E3);
    WriteRegisterWord(RegisterType::SP, 0xF23E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x32E2, 0x42);
}

void test_42_019A()
{
    if (skip_test_42_019A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA01F);
    WriteRegisterWord(RegisterType::SP, 0xBB72);
    WriteRegisterByte(RegisterType::A, 0x52);
    WriteRegisterByte(RegisterType::B, 0x26);
    WriteRegisterByte(RegisterType::C, 0x96);
    WriteRegisterByte(RegisterType::D, 0xAF);
    WriteRegisterByte(RegisterType::E, 0x17);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x7B);
    WriteRegisterByte(RegisterType::L, 0x31);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA01F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x52);
    CheckRegisterByte(RegisterType::B, 0xAF);
    CheckRegisterByte(RegisterType::C, 0x96);
    CheckRegisterByte(RegisterType::D, 0xAF);
    CheckRegisterByte(RegisterType::E, 0x17);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x7B);
    CheckRegisterByte(RegisterType::L, 0x31);
    WriteRegisterWord(RegisterType::PC, 0xA020);
    WriteRegisterWord(RegisterType::SP, 0xBB72);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA01F, 0x42);
}

void test_42_019B()
{
    if (skip_test_42_019B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD5DB);
    WriteRegisterWord(RegisterType::SP, 0xF9A0);
    WriteRegisterByte(RegisterType::A, 0x9D);
    WriteRegisterByte(RegisterType::B, 0xDC);
    WriteRegisterByte(RegisterType::C, 0x0D);
    WriteRegisterByte(RegisterType::D, 0x70);
    WriteRegisterByte(RegisterType::E, 0x93);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x1E);
    WriteRegisterByte(RegisterType::L, 0x12);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD5DB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9D);
    CheckRegisterByte(RegisterType::B, 0x70);
    CheckRegisterByte(RegisterType::C, 0x0D);
    CheckRegisterByte(RegisterType::D, 0x70);
    CheckRegisterByte(RegisterType::E, 0x93);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x1E);
    CheckRegisterByte(RegisterType::L, 0x12);
    WriteRegisterWord(RegisterType::PC, 0xD5DC);
    WriteRegisterWord(RegisterType::SP, 0xF9A0);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD5DB, 0x42);
}

void test_42_019C()
{
    if (skip_test_42_019C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x53B7);
    WriteRegisterWord(RegisterType::SP, 0x87D8);
    WriteRegisterByte(RegisterType::A, 0xBC);
    WriteRegisterByte(RegisterType::B, 0x7E);
    WriteRegisterByte(RegisterType::C, 0x5B);
    WriteRegisterByte(RegisterType::D, 0xD9);
    WriteRegisterByte(RegisterType::E, 0x14);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x7D);
    WriteRegisterByte(RegisterType::L, 0xD6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x53B7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBC);
    CheckRegisterByte(RegisterType::B, 0xD9);
    CheckRegisterByte(RegisterType::C, 0x5B);
    CheckRegisterByte(RegisterType::D, 0xD9);
    CheckRegisterByte(RegisterType::E, 0x14);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x7D);
    CheckRegisterByte(RegisterType::L, 0xD6);
    WriteRegisterWord(RegisterType::PC, 0x53B8);
    WriteRegisterWord(RegisterType::SP, 0x87D8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x53B7, 0x42);
}

void test_42_019D()
{
    if (skip_test_42_019D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5993);
    WriteRegisterWord(RegisterType::SP, 0xA03C);
    WriteRegisterByte(RegisterType::A, 0x5E);
    WriteRegisterByte(RegisterType::B, 0x40);
    WriteRegisterByte(RegisterType::C, 0x96);
    WriteRegisterByte(RegisterType::D, 0x75);
    WriteRegisterByte(RegisterType::E, 0x6A);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xEA);
    WriteRegisterByte(RegisterType::L, 0x44);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5993, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5E);
    CheckRegisterByte(RegisterType::B, 0x75);
    CheckRegisterByte(RegisterType::C, 0x96);
    CheckRegisterByte(RegisterType::D, 0x75);
    CheckRegisterByte(RegisterType::E, 0x6A);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xEA);
    CheckRegisterByte(RegisterType::L, 0x44);
    WriteRegisterWord(RegisterType::PC, 0x5994);
    WriteRegisterWord(RegisterType::SP, 0xA03C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5993, 0x42);
}

void test_42_019E()
{
    if (skip_test_42_019E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7525);
    WriteRegisterWord(RegisterType::SP, 0xABE7);
    WriteRegisterByte(RegisterType::A, 0x38);
    WriteRegisterByte(RegisterType::B, 0xA9);
    WriteRegisterByte(RegisterType::C, 0x05);
    WriteRegisterByte(RegisterType::D, 0xAE);
    WriteRegisterByte(RegisterType::E, 0xCA);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x51);
    WriteRegisterByte(RegisterType::L, 0x2B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7525, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x38);
    CheckRegisterByte(RegisterType::B, 0xAE);
    CheckRegisterByte(RegisterType::C, 0x05);
    CheckRegisterByte(RegisterType::D, 0xAE);
    CheckRegisterByte(RegisterType::E, 0xCA);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x51);
    CheckRegisterByte(RegisterType::L, 0x2B);
    WriteRegisterWord(RegisterType::PC, 0x7526);
    WriteRegisterWord(RegisterType::SP, 0xABE7);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7525, 0x42);
}

void test_42_019F()
{
    if (skip_test_42_019F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xED8E);
    WriteRegisterWord(RegisterType::SP, 0xC573);
    WriteRegisterByte(RegisterType::A, 0xB6);
    WriteRegisterByte(RegisterType::B, 0x02);
    WriteRegisterByte(RegisterType::C, 0xB9);
    WriteRegisterByte(RegisterType::D, 0xC2);
    WriteRegisterByte(RegisterType::E, 0xE0);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xCA);
    WriteRegisterByte(RegisterType::L, 0x63);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xED8E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB6);
    CheckRegisterByte(RegisterType::B, 0xC2);
    CheckRegisterByte(RegisterType::C, 0xB9);
    CheckRegisterByte(RegisterType::D, 0xC2);
    CheckRegisterByte(RegisterType::E, 0xE0);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xCA);
    CheckRegisterByte(RegisterType::L, 0x63);
    WriteRegisterWord(RegisterType::PC, 0xED8F);
    WriteRegisterWord(RegisterType::SP, 0xC573);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xED8E, 0x42);
}

void test_42_01A0()
{
    if (skip_test_42_01A0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBF1D);
    WriteRegisterWord(RegisterType::SP, 0xBB64);
    WriteRegisterByte(RegisterType::A, 0xA2);
    WriteRegisterByte(RegisterType::B, 0x16);
    WriteRegisterByte(RegisterType::C, 0x9B);
    WriteRegisterByte(RegisterType::D, 0x6F);
    WriteRegisterByte(RegisterType::E, 0xE4);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x9B);
    WriteRegisterByte(RegisterType::L, 0x7B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xBF1D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA2);
    CheckRegisterByte(RegisterType::B, 0x6F);
    CheckRegisterByte(RegisterType::C, 0x9B);
    CheckRegisterByte(RegisterType::D, 0x6F);
    CheckRegisterByte(RegisterType::E, 0xE4);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x9B);
    CheckRegisterByte(RegisterType::L, 0x7B);
    WriteRegisterWord(RegisterType::PC, 0xBF1E);
    WriteRegisterWord(RegisterType::SP, 0xBB64);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBF1D, 0x42);
}

void test_42_01A1()
{
    if (skip_test_42_01A1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5DD7);
    WriteRegisterWord(RegisterType::SP, 0x85A7);
    WriteRegisterByte(RegisterType::A, 0x04);
    WriteRegisterByte(RegisterType::B, 0x79);
    WriteRegisterByte(RegisterType::C, 0x52);
    WriteRegisterByte(RegisterType::D, 0xAD);
    WriteRegisterByte(RegisterType::E, 0x84);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x63);
    WriteRegisterByte(RegisterType::L, 0x59);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5DD7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x04);
    CheckRegisterByte(RegisterType::B, 0xAD);
    CheckRegisterByte(RegisterType::C, 0x52);
    CheckRegisterByte(RegisterType::D, 0xAD);
    CheckRegisterByte(RegisterType::E, 0x84);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x63);
    CheckRegisterByte(RegisterType::L, 0x59);
    WriteRegisterWord(RegisterType::PC, 0x5DD8);
    WriteRegisterWord(RegisterType::SP, 0x85A7);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5DD7, 0x42);
}

void test_42_01A2()
{
    if (skip_test_42_01A2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x489F);
    WriteRegisterWord(RegisterType::SP, 0x1361);
    WriteRegisterByte(RegisterType::A, 0xBB);
    WriteRegisterByte(RegisterType::B, 0x31);
    WriteRegisterByte(RegisterType::C, 0x22);
    WriteRegisterByte(RegisterType::D, 0xB6);
    WriteRegisterByte(RegisterType::E, 0x8B);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x64);
    WriteRegisterByte(RegisterType::L, 0x35);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x489F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBB);
    CheckRegisterByte(RegisterType::B, 0xB6);
    CheckRegisterByte(RegisterType::C, 0x22);
    CheckRegisterByte(RegisterType::D, 0xB6);
    CheckRegisterByte(RegisterType::E, 0x8B);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x64);
    CheckRegisterByte(RegisterType::L, 0x35);
    WriteRegisterWord(RegisterType::PC, 0x48A0);
    WriteRegisterWord(RegisterType::SP, 0x1361);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x489F, 0x42);
}

void test_42_01A3()
{
    if (skip_test_42_01A3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE061);
    WriteRegisterWord(RegisterType::SP, 0x63BC);
    WriteRegisterByte(RegisterType::A, 0xCF);
    WriteRegisterByte(RegisterType::B, 0x2F);
    WriteRegisterByte(RegisterType::C, 0x23);
    WriteRegisterByte(RegisterType::D, 0x96);
    WriteRegisterByte(RegisterType::E, 0x8C);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x40);
    WriteRegisterByte(RegisterType::L, 0x94);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE061, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCF);
    CheckRegisterByte(RegisterType::B, 0x96);
    CheckRegisterByte(RegisterType::C, 0x23);
    CheckRegisterByte(RegisterType::D, 0x96);
    CheckRegisterByte(RegisterType::E, 0x8C);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x40);
    CheckRegisterByte(RegisterType::L, 0x94);
    WriteRegisterWord(RegisterType::PC, 0xE062);
    WriteRegisterWord(RegisterType::SP, 0x63BC);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE061, 0x42);
}

void test_42_01A4()
{
    if (skip_test_42_01A4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAA0F);
    WriteRegisterWord(RegisterType::SP, 0x7AAB);
    WriteRegisterByte(RegisterType::A, 0x6E);
    WriteRegisterByte(RegisterType::B, 0x98);
    WriteRegisterByte(RegisterType::C, 0x88);
    WriteRegisterByte(RegisterType::D, 0x5E);
    WriteRegisterByte(RegisterType::E, 0xF2);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x53);
    WriteRegisterByte(RegisterType::L, 0x29);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xAA0F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6E);
    CheckRegisterByte(RegisterType::B, 0x5E);
    CheckRegisterByte(RegisterType::C, 0x88);
    CheckRegisterByte(RegisterType::D, 0x5E);
    CheckRegisterByte(RegisterType::E, 0xF2);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x53);
    CheckRegisterByte(RegisterType::L, 0x29);
    WriteRegisterWord(RegisterType::PC, 0xAA10);
    WriteRegisterWord(RegisterType::SP, 0x7AAB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xAA0F, 0x42);
}

void test_42_01A5()
{
    if (skip_test_42_01A5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1A42);
    WriteRegisterWord(RegisterType::SP, 0xF98E);
    WriteRegisterByte(RegisterType::A, 0x0F);
    WriteRegisterByte(RegisterType::B, 0xA8);
    WriteRegisterByte(RegisterType::C, 0xF7);
    WriteRegisterByte(RegisterType::D, 0xDB);
    WriteRegisterByte(RegisterType::E, 0x16);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x34);
    WriteRegisterByte(RegisterType::L, 0x79);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1A42, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0F);
    CheckRegisterByte(RegisterType::B, 0xDB);
    CheckRegisterByte(RegisterType::C, 0xF7);
    CheckRegisterByte(RegisterType::D, 0xDB);
    CheckRegisterByte(RegisterType::E, 0x16);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x34);
    CheckRegisterByte(RegisterType::L, 0x79);
    WriteRegisterWord(RegisterType::PC, 0x1A43);
    WriteRegisterWord(RegisterType::SP, 0xF98E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1A42, 0x42);
}

void test_42_01A6()
{
    if (skip_test_42_01A6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3135);
    WriteRegisterWord(RegisterType::SP, 0x62D4);
    WriteRegisterByte(RegisterType::A, 0x8B);
    WriteRegisterByte(RegisterType::B, 0x12);
    WriteRegisterByte(RegisterType::C, 0x62);
    WriteRegisterByte(RegisterType::D, 0xF5);
    WriteRegisterByte(RegisterType::E, 0x77);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xA4);
    WriteRegisterByte(RegisterType::L, 0xC6);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3135, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8B);
    CheckRegisterByte(RegisterType::B, 0xF5);
    CheckRegisterByte(RegisterType::C, 0x62);
    CheckRegisterByte(RegisterType::D, 0xF5);
    CheckRegisterByte(RegisterType::E, 0x77);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xA4);
    CheckRegisterByte(RegisterType::L, 0xC6);
    WriteRegisterWord(RegisterType::PC, 0x3136);
    WriteRegisterWord(RegisterType::SP, 0x62D4);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3135, 0x42);
}

void test_42_01A7()
{
    if (skip_test_42_01A7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5B26);
    WriteRegisterWord(RegisterType::SP, 0x4209);
    WriteRegisterByte(RegisterType::A, 0x7F);
    WriteRegisterByte(RegisterType::B, 0x4D);
    WriteRegisterByte(RegisterType::C, 0x35);
    WriteRegisterByte(RegisterType::D, 0x2A);
    WriteRegisterByte(RegisterType::E, 0xA9);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xD1);
    WriteRegisterByte(RegisterType::L, 0xBE);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5B26, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7F);
    CheckRegisterByte(RegisterType::B, 0x2A);
    CheckRegisterByte(RegisterType::C, 0x35);
    CheckRegisterByte(RegisterType::D, 0x2A);
    CheckRegisterByte(RegisterType::E, 0xA9);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xD1);
    CheckRegisterByte(RegisterType::L, 0xBE);
    WriteRegisterWord(RegisterType::PC, 0x5B27);
    WriteRegisterWord(RegisterType::SP, 0x4209);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5B26, 0x42);
}

void test_42_01A8()
{
    if (skip_test_42_01A8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE864);
    WriteRegisterWord(RegisterType::SP, 0xEEAB);
    WriteRegisterByte(RegisterType::A, 0xEF);
    WriteRegisterByte(RegisterType::B, 0xC2);
    WriteRegisterByte(RegisterType::C, 0x60);
    WriteRegisterByte(RegisterType::D, 0x41);
    WriteRegisterByte(RegisterType::E, 0xA4);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x99);
    WriteRegisterByte(RegisterType::L, 0x0C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE864, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEF);
    CheckRegisterByte(RegisterType::B, 0x41);
    CheckRegisterByte(RegisterType::C, 0x60);
    CheckRegisterByte(RegisterType::D, 0x41);
    CheckRegisterByte(RegisterType::E, 0xA4);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x99);
    CheckRegisterByte(RegisterType::L, 0x0C);
    WriteRegisterWord(RegisterType::PC, 0xE865);
    WriteRegisterWord(RegisterType::SP, 0xEEAB);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE864, 0x42);
}

void test_42_01A9()
{
    if (skip_test_42_01A9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5482);
    WriteRegisterWord(RegisterType::SP, 0x8AA3);
    WriteRegisterByte(RegisterType::A, 0xA7);
    WriteRegisterByte(RegisterType::B, 0xCC);
    WriteRegisterByte(RegisterType::C, 0xA8);
    WriteRegisterByte(RegisterType::D, 0x48);
    WriteRegisterByte(RegisterType::E, 0x8D);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x89);
    WriteRegisterByte(RegisterType::L, 0x77);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5482, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA7);
    CheckRegisterByte(RegisterType::B, 0x48);
    CheckRegisterByte(RegisterType::C, 0xA8);
    CheckRegisterByte(RegisterType::D, 0x48);
    CheckRegisterByte(RegisterType::E, 0x8D);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x89);
    CheckRegisterByte(RegisterType::L, 0x77);
    WriteRegisterWord(RegisterType::PC, 0x5483);
    WriteRegisterWord(RegisterType::SP, 0x8AA3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5482, 0x42);
}

void test_42_01AA()
{
    if (skip_test_42_01AA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8102);
    WriteRegisterWord(RegisterType::SP, 0x702A);
    WriteRegisterByte(RegisterType::A, 0x0E);
    WriteRegisterByte(RegisterType::B, 0xAB);
    WriteRegisterByte(RegisterType::C, 0x01);
    WriteRegisterByte(RegisterType::D, 0x72);
    WriteRegisterByte(RegisterType::E, 0xB7);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x03);
    WriteRegisterByte(RegisterType::L, 0x33);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8102, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0E);
    CheckRegisterByte(RegisterType::B, 0x72);
    CheckRegisterByte(RegisterType::C, 0x01);
    CheckRegisterByte(RegisterType::D, 0x72);
    CheckRegisterByte(RegisterType::E, 0xB7);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x03);
    CheckRegisterByte(RegisterType::L, 0x33);
    WriteRegisterWord(RegisterType::PC, 0x8103);
    WriteRegisterWord(RegisterType::SP, 0x702A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8102, 0x42);
}

void test_42_01AB()
{
    if (skip_test_42_01AB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1336);
    WriteRegisterWord(RegisterType::SP, 0xC88F);
    WriteRegisterByte(RegisterType::A, 0xE6);
    WriteRegisterByte(RegisterType::B, 0x6D);
    WriteRegisterByte(RegisterType::C, 0x15);
    WriteRegisterByte(RegisterType::D, 0xF3);
    WriteRegisterByte(RegisterType::E, 0xE0);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xB4);
    WriteRegisterByte(RegisterType::L, 0xA7);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1336, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE6);
    CheckRegisterByte(RegisterType::B, 0xF3);
    CheckRegisterByte(RegisterType::C, 0x15);
    CheckRegisterByte(RegisterType::D, 0xF3);
    CheckRegisterByte(RegisterType::E, 0xE0);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xB4);
    CheckRegisterByte(RegisterType::L, 0xA7);
    WriteRegisterWord(RegisterType::PC, 0x1337);
    WriteRegisterWord(RegisterType::SP, 0xC88F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1336, 0x42);
}

void test_42_01AC()
{
    if (skip_test_42_01AC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x07AB);
    WriteRegisterWord(RegisterType::SP, 0x0B93);
    WriteRegisterByte(RegisterType::A, 0x39);
    WriteRegisterByte(RegisterType::B, 0x95);
    WriteRegisterByte(RegisterType::C, 0x44);
    WriteRegisterByte(RegisterType::D, 0xF1);
    WriteRegisterByte(RegisterType::E, 0x07);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xA6);
    WriteRegisterByte(RegisterType::L, 0x31);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x07AB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x39);
    CheckRegisterByte(RegisterType::B, 0xF1);
    CheckRegisterByte(RegisterType::C, 0x44);
    CheckRegisterByte(RegisterType::D, 0xF1);
    CheckRegisterByte(RegisterType::E, 0x07);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xA6);
    CheckRegisterByte(RegisterType::L, 0x31);
    WriteRegisterWord(RegisterType::PC, 0x07AC);
    WriteRegisterWord(RegisterType::SP, 0x0B93);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x07AB, 0x42);
}

void test_42_01AD()
{
    if (skip_test_42_01AD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEB44);
    WriteRegisterWord(RegisterType::SP, 0xC8DD);
    WriteRegisterByte(RegisterType::A, 0xEA);
    WriteRegisterByte(RegisterType::B, 0x12);
    WriteRegisterByte(RegisterType::C, 0x6C);
    WriteRegisterByte(RegisterType::D, 0x05);
    WriteRegisterByte(RegisterType::E, 0xE7);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x11);
    WriteRegisterByte(RegisterType::L, 0x69);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xEB44, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEA);
    CheckRegisterByte(RegisterType::B, 0x05);
    CheckRegisterByte(RegisterType::C, 0x6C);
    CheckRegisterByte(RegisterType::D, 0x05);
    CheckRegisterByte(RegisterType::E, 0xE7);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x11);
    CheckRegisterByte(RegisterType::L, 0x69);
    WriteRegisterWord(RegisterType::PC, 0xEB45);
    WriteRegisterWord(RegisterType::SP, 0xC8DD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xEB44, 0x42);
}

void test_42_01AE()
{
    if (skip_test_42_01AE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5D66);
    WriteRegisterWord(RegisterType::SP, 0x3D4E);
    WriteRegisterByte(RegisterType::A, 0x68);
    WriteRegisterByte(RegisterType::B, 0x27);
    WriteRegisterByte(RegisterType::C, 0x78);
    WriteRegisterByte(RegisterType::D, 0xF8);
    WriteRegisterByte(RegisterType::E, 0x9E);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x34);
    WriteRegisterByte(RegisterType::L, 0xCB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5D66, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x68);
    CheckRegisterByte(RegisterType::B, 0xF8);
    CheckRegisterByte(RegisterType::C, 0x78);
    CheckRegisterByte(RegisterType::D, 0xF8);
    CheckRegisterByte(RegisterType::E, 0x9E);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x34);
    CheckRegisterByte(RegisterType::L, 0xCB);
    WriteRegisterWord(RegisterType::PC, 0x5D67);
    WriteRegisterWord(RegisterType::SP, 0x3D4E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5D66, 0x42);
}

void test_42_01AF()
{
    if (skip_test_42_01AF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA316);
    WriteRegisterWord(RegisterType::SP, 0xF4F8);
    WriteRegisterByte(RegisterType::A, 0xE5);
    WriteRegisterByte(RegisterType::B, 0x98);
    WriteRegisterByte(RegisterType::C, 0x10);
    WriteRegisterByte(RegisterType::D, 0x0E);
    WriteRegisterByte(RegisterType::E, 0x5D);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x86);
    WriteRegisterByte(RegisterType::L, 0x5E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA316, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE5);
    CheckRegisterByte(RegisterType::B, 0x0E);
    CheckRegisterByte(RegisterType::C, 0x10);
    CheckRegisterByte(RegisterType::D, 0x0E);
    CheckRegisterByte(RegisterType::E, 0x5D);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x86);
    CheckRegisterByte(RegisterType::L, 0x5E);
    WriteRegisterWord(RegisterType::PC, 0xA317);
    WriteRegisterWord(RegisterType::SP, 0xF4F8);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA316, 0x42);
}

void test_42_01B0()
{
    if (skip_test_42_01B0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x58A7);
    WriteRegisterWord(RegisterType::SP, 0xA132);
    WriteRegisterByte(RegisterType::A, 0x69);
    WriteRegisterByte(RegisterType::B, 0x47);
    WriteRegisterByte(RegisterType::C, 0xE5);
    WriteRegisterByte(RegisterType::D, 0x6B);
    WriteRegisterByte(RegisterType::E, 0xDF);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x09);
    WriteRegisterByte(RegisterType::L, 0x5D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x58A7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x69);
    CheckRegisterByte(RegisterType::B, 0x6B);
    CheckRegisterByte(RegisterType::C, 0xE5);
    CheckRegisterByte(RegisterType::D, 0x6B);
    CheckRegisterByte(RegisterType::E, 0xDF);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x09);
    CheckRegisterByte(RegisterType::L, 0x5D);
    WriteRegisterWord(RegisterType::PC, 0x58A8);
    WriteRegisterWord(RegisterType::SP, 0xA132);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x58A7, 0x42);
}

void test_42_01B1()
{
    if (skip_test_42_01B1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7957);
    WriteRegisterWord(RegisterType::SP, 0xC116);
    WriteRegisterByte(RegisterType::A, 0x93);
    WriteRegisterByte(RegisterType::B, 0x17);
    WriteRegisterByte(RegisterType::C, 0x25);
    WriteRegisterByte(RegisterType::D, 0xE9);
    WriteRegisterByte(RegisterType::E, 0x36);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x57);
    WriteRegisterByte(RegisterType::L, 0x2B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7957, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x93);
    CheckRegisterByte(RegisterType::B, 0xE9);
    CheckRegisterByte(RegisterType::C, 0x25);
    CheckRegisterByte(RegisterType::D, 0xE9);
    CheckRegisterByte(RegisterType::E, 0x36);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x57);
    CheckRegisterByte(RegisterType::L, 0x2B);
    WriteRegisterWord(RegisterType::PC, 0x7958);
    WriteRegisterWord(RegisterType::SP, 0xC116);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7957, 0x42);
}

void test_42_01B2()
{
    if (skip_test_42_01B2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD081);
    WriteRegisterWord(RegisterType::SP, 0x91B6);
    WriteRegisterByte(RegisterType::A, 0x24);
    WriteRegisterByte(RegisterType::B, 0xCB);
    WriteRegisterByte(RegisterType::C, 0x6E);
    WriteRegisterByte(RegisterType::D, 0x87);
    WriteRegisterByte(RegisterType::E, 0x74);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xA0);
    WriteRegisterByte(RegisterType::L, 0xDA);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD081, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x24);
    CheckRegisterByte(RegisterType::B, 0x87);
    CheckRegisterByte(RegisterType::C, 0x6E);
    CheckRegisterByte(RegisterType::D, 0x87);
    CheckRegisterByte(RegisterType::E, 0x74);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xA0);
    CheckRegisterByte(RegisterType::L, 0xDA);
    WriteRegisterWord(RegisterType::PC, 0xD082);
    WriteRegisterWord(RegisterType::SP, 0x91B6);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD081, 0x42);
}

void test_42_01B3()
{
    if (skip_test_42_01B3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA41C);
    WriteRegisterWord(RegisterType::SP, 0x8B30);
    WriteRegisterByte(RegisterType::A, 0x45);
    WriteRegisterByte(RegisterType::B, 0x44);
    WriteRegisterByte(RegisterType::C, 0xA7);
    WriteRegisterByte(RegisterType::D, 0x75);
    WriteRegisterByte(RegisterType::E, 0x41);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x93);
    WriteRegisterByte(RegisterType::L, 0x01);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA41C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x45);
    CheckRegisterByte(RegisterType::B, 0x75);
    CheckRegisterByte(RegisterType::C, 0xA7);
    CheckRegisterByte(RegisterType::D, 0x75);
    CheckRegisterByte(RegisterType::E, 0x41);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x93);
    CheckRegisterByte(RegisterType::L, 0x01);
    WriteRegisterWord(RegisterType::PC, 0xA41D);
    WriteRegisterWord(RegisterType::SP, 0x8B30);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA41C, 0x42);
}

void test_42_01B4()
{
    if (skip_test_42_01B4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x18F4);
    WriteRegisterWord(RegisterType::SP, 0x44FF);
    WriteRegisterByte(RegisterType::A, 0x1D);
    WriteRegisterByte(RegisterType::B, 0xC2);
    WriteRegisterByte(RegisterType::C, 0x52);
    WriteRegisterByte(RegisterType::D, 0x58);
    WriteRegisterByte(RegisterType::E, 0x60);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x86);
    WriteRegisterByte(RegisterType::L, 0x4E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x18F4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1D);
    CheckRegisterByte(RegisterType::B, 0x58);
    CheckRegisterByte(RegisterType::C, 0x52);
    CheckRegisterByte(RegisterType::D, 0x58);
    CheckRegisterByte(RegisterType::E, 0x60);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x86);
    CheckRegisterByte(RegisterType::L, 0x4E);
    WriteRegisterWord(RegisterType::PC, 0x18F5);
    WriteRegisterWord(RegisterType::SP, 0x44FF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x18F4, 0x42);
}

void test_42_01B5()
{
    if (skip_test_42_01B5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3E72);
    WriteRegisterWord(RegisterType::SP, 0xBB9E);
    WriteRegisterByte(RegisterType::A, 0x97);
    WriteRegisterByte(RegisterType::B, 0xA2);
    WriteRegisterByte(RegisterType::C, 0xA8);
    WriteRegisterByte(RegisterType::D, 0x9E);
    WriteRegisterByte(RegisterType::E, 0x70);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x61);
    WriteRegisterByte(RegisterType::L, 0xF7);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3E72, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x97);
    CheckRegisterByte(RegisterType::B, 0x9E);
    CheckRegisterByte(RegisterType::C, 0xA8);
    CheckRegisterByte(RegisterType::D, 0x9E);
    CheckRegisterByte(RegisterType::E, 0x70);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x61);
    CheckRegisterByte(RegisterType::L, 0xF7);
    WriteRegisterWord(RegisterType::PC, 0x3E73);
    WriteRegisterWord(RegisterType::SP, 0xBB9E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3E72, 0x42);
}

void test_42_01B6()
{
    if (skip_test_42_01B6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x694D);
    WriteRegisterWord(RegisterType::SP, 0x9ED5);
    WriteRegisterByte(RegisterType::A, 0x20);
    WriteRegisterByte(RegisterType::B, 0xB9);
    WriteRegisterByte(RegisterType::C, 0x5F);
    WriteRegisterByte(RegisterType::D, 0xBF);
    WriteRegisterByte(RegisterType::E, 0x49);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x21);
    WriteRegisterByte(RegisterType::L, 0xE1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x694D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x20);
    CheckRegisterByte(RegisterType::B, 0xBF);
    CheckRegisterByte(RegisterType::C, 0x5F);
    CheckRegisterByte(RegisterType::D, 0xBF);
    CheckRegisterByte(RegisterType::E, 0x49);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x21);
    CheckRegisterByte(RegisterType::L, 0xE1);
    WriteRegisterWord(RegisterType::PC, 0x694E);
    WriteRegisterWord(RegisterType::SP, 0x9ED5);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x694D, 0x42);
}

void test_42_01B7()
{
    if (skip_test_42_01B7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDA54);
    WriteRegisterWord(RegisterType::SP, 0x24AE);
    WriteRegisterByte(RegisterType::A, 0x6D);
    WriteRegisterByte(RegisterType::B, 0xBF);
    WriteRegisterByte(RegisterType::C, 0xF0);
    WriteRegisterByte(RegisterType::D, 0xBB);
    WriteRegisterByte(RegisterType::E, 0x4A);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x4C);
    WriteRegisterByte(RegisterType::L, 0x7A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xDA54, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6D);
    CheckRegisterByte(RegisterType::B, 0xBB);
    CheckRegisterByte(RegisterType::C, 0xF0);
    CheckRegisterByte(RegisterType::D, 0xBB);
    CheckRegisterByte(RegisterType::E, 0x4A);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x4C);
    CheckRegisterByte(RegisterType::L, 0x7A);
    WriteRegisterWord(RegisterType::PC, 0xDA55);
    WriteRegisterWord(RegisterType::SP, 0x24AE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDA54, 0x42);
}

void test_42_01B8()
{
    if (skip_test_42_01B8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBA95);
    WriteRegisterWord(RegisterType::SP, 0x5E4A);
    WriteRegisterByte(RegisterType::A, 0x3E);
    WriteRegisterByte(RegisterType::B, 0x81);
    WriteRegisterByte(RegisterType::C, 0x4F);
    WriteRegisterByte(RegisterType::D, 0xCB);
    WriteRegisterByte(RegisterType::E, 0xB6);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x2D);
    WriteRegisterByte(RegisterType::L, 0x0A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xBA95, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3E);
    CheckRegisterByte(RegisterType::B, 0xCB);
    CheckRegisterByte(RegisterType::C, 0x4F);
    CheckRegisterByte(RegisterType::D, 0xCB);
    CheckRegisterByte(RegisterType::E, 0xB6);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x2D);
    CheckRegisterByte(RegisterType::L, 0x0A);
    WriteRegisterWord(RegisterType::PC, 0xBA96);
    WriteRegisterWord(RegisterType::SP, 0x5E4A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBA95, 0x42);
}

void test_42_01B9()
{
    if (skip_test_42_01B9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6F43);
    WriteRegisterWord(RegisterType::SP, 0xC685);
    WriteRegisterByte(RegisterType::A, 0xBF);
    WriteRegisterByte(RegisterType::B, 0x87);
    WriteRegisterByte(RegisterType::C, 0x2A);
    WriteRegisterByte(RegisterType::D, 0x97);
    WriteRegisterByte(RegisterType::E, 0xEE);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x4C);
    WriteRegisterByte(RegisterType::L, 0xD5);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6F43, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBF);
    CheckRegisterByte(RegisterType::B, 0x97);
    CheckRegisterByte(RegisterType::C, 0x2A);
    CheckRegisterByte(RegisterType::D, 0x97);
    CheckRegisterByte(RegisterType::E, 0xEE);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x4C);
    CheckRegisterByte(RegisterType::L, 0xD5);
    WriteRegisterWord(RegisterType::PC, 0x6F44);
    WriteRegisterWord(RegisterType::SP, 0xC685);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6F43, 0x42);
}

void test_42_01BA()
{
    if (skip_test_42_01BA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3F9D);
    WriteRegisterWord(RegisterType::SP, 0x8255);
    WriteRegisterByte(RegisterType::A, 0xCC);
    WriteRegisterByte(RegisterType::B, 0x3E);
    WriteRegisterByte(RegisterType::C, 0x21);
    WriteRegisterByte(RegisterType::D, 0x85);
    WriteRegisterByte(RegisterType::E, 0xE8);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xA6);
    WriteRegisterByte(RegisterType::L, 0xE8);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3F9D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCC);
    CheckRegisterByte(RegisterType::B, 0x85);
    CheckRegisterByte(RegisterType::C, 0x21);
    CheckRegisterByte(RegisterType::D, 0x85);
    CheckRegisterByte(RegisterType::E, 0xE8);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xA6);
    CheckRegisterByte(RegisterType::L, 0xE8);
    WriteRegisterWord(RegisterType::PC, 0x3F9E);
    WriteRegisterWord(RegisterType::SP, 0x8255);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3F9D, 0x42);
}

void test_42_01BB()
{
    if (skip_test_42_01BB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFD24);
    WriteRegisterWord(RegisterType::SP, 0x0EBC);
    WriteRegisterByte(RegisterType::A, 0x70);
    WriteRegisterByte(RegisterType::B, 0xBE);
    WriteRegisterByte(RegisterType::C, 0x54);
    WriteRegisterByte(RegisterType::D, 0xA9);
    WriteRegisterByte(RegisterType::E, 0xDC);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x02);
    WriteRegisterByte(RegisterType::L, 0xAE);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xFD24, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x70);
    CheckRegisterByte(RegisterType::B, 0xA9);
    CheckRegisterByte(RegisterType::C, 0x54);
    CheckRegisterByte(RegisterType::D, 0xA9);
    CheckRegisterByte(RegisterType::E, 0xDC);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x02);
    CheckRegisterByte(RegisterType::L, 0xAE);
    WriteRegisterWord(RegisterType::PC, 0xFD25);
    WriteRegisterWord(RegisterType::SP, 0x0EBC);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFD24, 0x42);
}

void test_42_01BC()
{
    if (skip_test_42_01BC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3B5F);
    WriteRegisterWord(RegisterType::SP, 0x76D1);
    WriteRegisterByte(RegisterType::A, 0x29);
    WriteRegisterByte(RegisterType::B, 0x3B);
    WriteRegisterByte(RegisterType::C, 0x6A);
    WriteRegisterByte(RegisterType::D, 0xEA);
    WriteRegisterByte(RegisterType::E, 0xA4);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x06);
    WriteRegisterByte(RegisterType::L, 0x17);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3B5F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x29);
    CheckRegisterByte(RegisterType::B, 0xEA);
    CheckRegisterByte(RegisterType::C, 0x6A);
    CheckRegisterByte(RegisterType::D, 0xEA);
    CheckRegisterByte(RegisterType::E, 0xA4);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x06);
    CheckRegisterByte(RegisterType::L, 0x17);
    WriteRegisterWord(RegisterType::PC, 0x3B60);
    WriteRegisterWord(RegisterType::SP, 0x76D1);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3B5F, 0x42);
}

void test_42_01BD()
{
    if (skip_test_42_01BD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD04A);
    WriteRegisterWord(RegisterType::SP, 0x41BE);
    WriteRegisterByte(RegisterType::A, 0x45);
    WriteRegisterByte(RegisterType::B, 0xF7);
    WriteRegisterByte(RegisterType::C, 0x9F);
    WriteRegisterByte(RegisterType::D, 0xFF);
    WriteRegisterByte(RegisterType::E, 0x8C);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x56);
    WriteRegisterByte(RegisterType::L, 0xEC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xD04A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x45);
    CheckRegisterByte(RegisterType::B, 0xFF);
    CheckRegisterByte(RegisterType::C, 0x9F);
    CheckRegisterByte(RegisterType::D, 0xFF);
    CheckRegisterByte(RegisterType::E, 0x8C);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x56);
    CheckRegisterByte(RegisterType::L, 0xEC);
    WriteRegisterWord(RegisterType::PC, 0xD04B);
    WriteRegisterWord(RegisterType::SP, 0x41BE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD04A, 0x42);
}

void test_42_01BE()
{
    if (skip_test_42_01BE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9E0D);
    WriteRegisterWord(RegisterType::SP, 0x32B3);
    WriteRegisterByte(RegisterType::A, 0xD4);
    WriteRegisterByte(RegisterType::B, 0x4C);
    WriteRegisterByte(RegisterType::C, 0xDC);
    WriteRegisterByte(RegisterType::D, 0x56);
    WriteRegisterByte(RegisterType::E, 0xEF);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x27);
    WriteRegisterByte(RegisterType::L, 0x6A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9E0D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD4);
    CheckRegisterByte(RegisterType::B, 0x56);
    CheckRegisterByte(RegisterType::C, 0xDC);
    CheckRegisterByte(RegisterType::D, 0x56);
    CheckRegisterByte(RegisterType::E, 0xEF);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x27);
    CheckRegisterByte(RegisterType::L, 0x6A);
    WriteRegisterWord(RegisterType::PC, 0x9E0E);
    WriteRegisterWord(RegisterType::SP, 0x32B3);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9E0D, 0x42);
}

void test_42_01BF()
{
    if (skip_test_42_01BF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x48E9);
    WriteRegisterWord(RegisterType::SP, 0x80D4);
    WriteRegisterByte(RegisterType::A, 0x5B);
    WriteRegisterByte(RegisterType::B, 0xDD);
    WriteRegisterByte(RegisterType::C, 0x02);
    WriteRegisterByte(RegisterType::D, 0x22);
    WriteRegisterByte(RegisterType::E, 0x12);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x05);
    WriteRegisterByte(RegisterType::L, 0x3D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x48E9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5B);
    CheckRegisterByte(RegisterType::B, 0x22);
    CheckRegisterByte(RegisterType::C, 0x02);
    CheckRegisterByte(RegisterType::D, 0x22);
    CheckRegisterByte(RegisterType::E, 0x12);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x05);
    CheckRegisterByte(RegisterType::L, 0x3D);
    WriteRegisterWord(RegisterType::PC, 0x48EA);
    WriteRegisterWord(RegisterType::SP, 0x80D4);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x48E9, 0x42);
}

void test_42_01C0()
{
    if (skip_test_42_01C0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0FF8);
    WriteRegisterWord(RegisterType::SP, 0x019C);
    WriteRegisterByte(RegisterType::A, 0xD6);
    WriteRegisterByte(RegisterType::B, 0x01);
    WriteRegisterByte(RegisterType::C, 0xD5);
    WriteRegisterByte(RegisterType::D, 0x52);
    WriteRegisterByte(RegisterType::E, 0x02);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xF9);
    WriteRegisterByte(RegisterType::L, 0x70);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0FF8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD6);
    CheckRegisterByte(RegisterType::B, 0x52);
    CheckRegisterByte(RegisterType::C, 0xD5);
    CheckRegisterByte(RegisterType::D, 0x52);
    CheckRegisterByte(RegisterType::E, 0x02);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xF9);
    CheckRegisterByte(RegisterType::L, 0x70);
    WriteRegisterWord(RegisterType::PC, 0x0FF9);
    WriteRegisterWord(RegisterType::SP, 0x019C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0FF8, 0x42);
}

void test_42_01C1()
{
    if (skip_test_42_01C1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC19F);
    WriteRegisterWord(RegisterType::SP, 0xFC65);
    WriteRegisterByte(RegisterType::A, 0x2D);
    WriteRegisterByte(RegisterType::B, 0xF6);
    WriteRegisterByte(RegisterType::C, 0xCB);
    WriteRegisterByte(RegisterType::D, 0x7E);
    WriteRegisterByte(RegisterType::E, 0x01);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x7B);
    WriteRegisterByte(RegisterType::L, 0x5E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC19F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2D);
    CheckRegisterByte(RegisterType::B, 0x7E);
    CheckRegisterByte(RegisterType::C, 0xCB);
    CheckRegisterByte(RegisterType::D, 0x7E);
    CheckRegisterByte(RegisterType::E, 0x01);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x7B);
    CheckRegisterByte(RegisterType::L, 0x5E);
    WriteRegisterWord(RegisterType::PC, 0xC1A0);
    WriteRegisterWord(RegisterType::SP, 0xFC65);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xC19F, 0x42);
}

void test_42_01C2()
{
    if (skip_test_42_01C2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3625);
    WriteRegisterWord(RegisterType::SP, 0x9DB2);
    WriteRegisterByte(RegisterType::A, 0x3E);
    WriteRegisterByte(RegisterType::B, 0x4D);
    WriteRegisterByte(RegisterType::C, 0x1D);
    WriteRegisterByte(RegisterType::D, 0x08);
    WriteRegisterByte(RegisterType::E, 0xC4);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x0D);
    WriteRegisterByte(RegisterType::L, 0x84);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3625, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3E);
    CheckRegisterByte(RegisterType::B, 0x08);
    CheckRegisterByte(RegisterType::C, 0x1D);
    CheckRegisterByte(RegisterType::D, 0x08);
    CheckRegisterByte(RegisterType::E, 0xC4);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x0D);
    CheckRegisterByte(RegisterType::L, 0x84);
    WriteRegisterWord(RegisterType::PC, 0x3626);
    WriteRegisterWord(RegisterType::SP, 0x9DB2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3625, 0x42);
}

void test_42_01C3()
{
    if (skip_test_42_01C3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0DA0);
    WriteRegisterWord(RegisterType::SP, 0x2DBC);
    WriteRegisterByte(RegisterType::A, 0x79);
    WriteRegisterByte(RegisterType::B, 0x7E);
    WriteRegisterByte(RegisterType::C, 0xC7);
    WriteRegisterByte(RegisterType::D, 0x72);
    WriteRegisterByte(RegisterType::E, 0xD5);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xC3);
    WriteRegisterByte(RegisterType::L, 0x3D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0DA0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x79);
    CheckRegisterByte(RegisterType::B, 0x72);
    CheckRegisterByte(RegisterType::C, 0xC7);
    CheckRegisterByte(RegisterType::D, 0x72);
    CheckRegisterByte(RegisterType::E, 0xD5);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xC3);
    CheckRegisterByte(RegisterType::L, 0x3D);
    WriteRegisterWord(RegisterType::PC, 0x0DA1);
    WriteRegisterWord(RegisterType::SP, 0x2DBC);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0DA0, 0x42);
}

void test_42_01C4()
{
    if (skip_test_42_01C4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1C9D);
    WriteRegisterWord(RegisterType::SP, 0x2F7A);
    WriteRegisterByte(RegisterType::A, 0xE6);
    WriteRegisterByte(RegisterType::B, 0xA3);
    WriteRegisterByte(RegisterType::C, 0xF2);
    WriteRegisterByte(RegisterType::D, 0x48);
    WriteRegisterByte(RegisterType::E, 0x54);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x30);
    WriteRegisterByte(RegisterType::L, 0x95);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1C9D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE6);
    CheckRegisterByte(RegisterType::B, 0x48);
    CheckRegisterByte(RegisterType::C, 0xF2);
    CheckRegisterByte(RegisterType::D, 0x48);
    CheckRegisterByte(RegisterType::E, 0x54);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x30);
    CheckRegisterByte(RegisterType::L, 0x95);
    WriteRegisterWord(RegisterType::PC, 0x1C9E);
    WriteRegisterWord(RegisterType::SP, 0x2F7A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1C9D, 0x42);
}

void test_42_01C5()
{
    if (skip_test_42_01C5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x498A);
    WriteRegisterWord(RegisterType::SP, 0xEE7A);
    WriteRegisterByte(RegisterType::A, 0xB2);
    WriteRegisterByte(RegisterType::B, 0x6E);
    WriteRegisterByte(RegisterType::C, 0x69);
    WriteRegisterByte(RegisterType::D, 0xA4);
    WriteRegisterByte(RegisterType::E, 0x3B);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x1A);
    WriteRegisterByte(RegisterType::L, 0x43);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x498A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB2);
    CheckRegisterByte(RegisterType::B, 0xA4);
    CheckRegisterByte(RegisterType::C, 0x69);
    CheckRegisterByte(RegisterType::D, 0xA4);
    CheckRegisterByte(RegisterType::E, 0x3B);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x1A);
    CheckRegisterByte(RegisterType::L, 0x43);
    WriteRegisterWord(RegisterType::PC, 0x498B);
    WriteRegisterWord(RegisterType::SP, 0xEE7A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x498A, 0x42);
}

void test_42_01C6()
{
    if (skip_test_42_01C6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF70A);
    WriteRegisterWord(RegisterType::SP, 0x571F);
    WriteRegisterByte(RegisterType::A, 0x98);
    WriteRegisterByte(RegisterType::B, 0xFB);
    WriteRegisterByte(RegisterType::C, 0xB1);
    WriteRegisterByte(RegisterType::D, 0x27);
    WriteRegisterByte(RegisterType::E, 0x98);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xB4);
    WriteRegisterByte(RegisterType::L, 0x6B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF70A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x98);
    CheckRegisterByte(RegisterType::B, 0x27);
    CheckRegisterByte(RegisterType::C, 0xB1);
    CheckRegisterByte(RegisterType::D, 0x27);
    CheckRegisterByte(RegisterType::E, 0x98);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xB4);
    CheckRegisterByte(RegisterType::L, 0x6B);
    WriteRegisterWord(RegisterType::PC, 0xF70B);
    WriteRegisterWord(RegisterType::SP, 0x571F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF70A, 0x42);
}

void test_42_01C7()
{
    if (skip_test_42_01C7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6CA1);
    WriteRegisterWord(RegisterType::SP, 0xB385);
    WriteRegisterByte(RegisterType::A, 0x9D);
    WriteRegisterByte(RegisterType::B, 0x34);
    WriteRegisterByte(RegisterType::C, 0x3E);
    WriteRegisterByte(RegisterType::D, 0x30);
    WriteRegisterByte(RegisterType::E, 0xE0);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x8B);
    WriteRegisterByte(RegisterType::L, 0x0E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6CA1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9D);
    CheckRegisterByte(RegisterType::B, 0x30);
    CheckRegisterByte(RegisterType::C, 0x3E);
    CheckRegisterByte(RegisterType::D, 0x30);
    CheckRegisterByte(RegisterType::E, 0xE0);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x8B);
    CheckRegisterByte(RegisterType::L, 0x0E);
    WriteRegisterWord(RegisterType::PC, 0x6CA2);
    WriteRegisterWord(RegisterType::SP, 0xB385);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6CA1, 0x42);
}

void test_42_01C8()
{
    if (skip_test_42_01C8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4D11);
    WriteRegisterWord(RegisterType::SP, 0x2018);
    WriteRegisterByte(RegisterType::A, 0x35);
    WriteRegisterByte(RegisterType::B, 0x89);
    WriteRegisterByte(RegisterType::C, 0xED);
    WriteRegisterByte(RegisterType::D, 0x81);
    WriteRegisterByte(RegisterType::E, 0x13);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x06);
    WriteRegisterByte(RegisterType::L, 0xF7);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x4D11, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x35);
    CheckRegisterByte(RegisterType::B, 0x81);
    CheckRegisterByte(RegisterType::C, 0xED);
    CheckRegisterByte(RegisterType::D, 0x81);
    CheckRegisterByte(RegisterType::E, 0x13);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x06);
    CheckRegisterByte(RegisterType::L, 0xF7);
    WriteRegisterWord(RegisterType::PC, 0x4D12);
    WriteRegisterWord(RegisterType::SP, 0x2018);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x4D11, 0x42);
}

void test_42_01C9()
{
    if (skip_test_42_01C9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3DA1);
    WriteRegisterWord(RegisterType::SP, 0xBD5B);
    WriteRegisterByte(RegisterType::A, 0x06);
    WriteRegisterByte(RegisterType::B, 0xB5);
    WriteRegisterByte(RegisterType::C, 0x25);
    WriteRegisterByte(RegisterType::D, 0xBC);
    WriteRegisterByte(RegisterType::E, 0xF7);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x15);
    WriteRegisterByte(RegisterType::L, 0x1B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3DA1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x06);
    CheckRegisterByte(RegisterType::B, 0xBC);
    CheckRegisterByte(RegisterType::C, 0x25);
    CheckRegisterByte(RegisterType::D, 0xBC);
    CheckRegisterByte(RegisterType::E, 0xF7);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x15);
    CheckRegisterByte(RegisterType::L, 0x1B);
    WriteRegisterWord(RegisterType::PC, 0x3DA2);
    WriteRegisterWord(RegisterType::SP, 0xBD5B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3DA1, 0x42);
}

void test_42_01CA()
{
    if (skip_test_42_01CA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x18AB);
    WriteRegisterWord(RegisterType::SP, 0x2A38);
    WriteRegisterByte(RegisterType::A, 0xA2);
    WriteRegisterByte(RegisterType::B, 0x9F);
    WriteRegisterByte(RegisterType::C, 0xDA);
    WriteRegisterByte(RegisterType::D, 0xAA);
    WriteRegisterByte(RegisterType::E, 0xE5);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x74);
    WriteRegisterByte(RegisterType::L, 0x39);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x18AB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA2);
    CheckRegisterByte(RegisterType::B, 0xAA);
    CheckRegisterByte(RegisterType::C, 0xDA);
    CheckRegisterByte(RegisterType::D, 0xAA);
    CheckRegisterByte(RegisterType::E, 0xE5);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x74);
    CheckRegisterByte(RegisterType::L, 0x39);
    WriteRegisterWord(RegisterType::PC, 0x18AC);
    WriteRegisterWord(RegisterType::SP, 0x2A38);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x18AB, 0x42);
}

void test_42_01CB()
{
    if (skip_test_42_01CB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x695C);
    WriteRegisterWord(RegisterType::SP, 0x3426);
    WriteRegisterByte(RegisterType::A, 0x77);
    WriteRegisterByte(RegisterType::B, 0x94);
    WriteRegisterByte(RegisterType::C, 0xAB);
    WriteRegisterByte(RegisterType::D, 0xB3);
    WriteRegisterByte(RegisterType::E, 0x95);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x5F);
    WriteRegisterByte(RegisterType::L, 0x05);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x695C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x77);
    CheckRegisterByte(RegisterType::B, 0xB3);
    CheckRegisterByte(RegisterType::C, 0xAB);
    CheckRegisterByte(RegisterType::D, 0xB3);
    CheckRegisterByte(RegisterType::E, 0x95);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x5F);
    CheckRegisterByte(RegisterType::L, 0x05);
    WriteRegisterWord(RegisterType::PC, 0x695D);
    WriteRegisterWord(RegisterType::SP, 0x3426);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x695C, 0x42);
}

void test_42_01CC()
{
    if (skip_test_42_01CC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFFFD);
    WriteRegisterWord(RegisterType::SP, 0x2AE2);
    WriteRegisterByte(RegisterType::A, 0x89);
    WriteRegisterByte(RegisterType::B, 0x5C);
    WriteRegisterByte(RegisterType::C, 0x38);
    WriteRegisterByte(RegisterType::D, 0x72);
    WriteRegisterByte(RegisterType::E, 0x82);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x79);
    WriteRegisterByte(RegisterType::L, 0x28);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xFFFD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x89);
    CheckRegisterByte(RegisterType::B, 0x72);
    CheckRegisterByte(RegisterType::C, 0x38);
    CheckRegisterByte(RegisterType::D, 0x72);
    CheckRegisterByte(RegisterType::E, 0x82);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x79);
    CheckRegisterByte(RegisterType::L, 0x28);
    WriteRegisterWord(RegisterType::PC, 0xFFFE);
    WriteRegisterWord(RegisterType::SP, 0x2AE2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFFFD, 0x42);
}

void test_42_01CD()
{
    if (skip_test_42_01CD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2CDC);
    WriteRegisterWord(RegisterType::SP, 0x8C78);
    WriteRegisterByte(RegisterType::A, 0x35);
    WriteRegisterByte(RegisterType::B, 0x00);
    WriteRegisterByte(RegisterType::C, 0xEA);
    WriteRegisterByte(RegisterType::D, 0x23);
    WriteRegisterByte(RegisterType::E, 0x17);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x66);
    WriteRegisterByte(RegisterType::L, 0xCB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2CDC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x35);
    CheckRegisterByte(RegisterType::B, 0x23);
    CheckRegisterByte(RegisterType::C, 0xEA);
    CheckRegisterByte(RegisterType::D, 0x23);
    CheckRegisterByte(RegisterType::E, 0x17);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x66);
    CheckRegisterByte(RegisterType::L, 0xCB);
    WriteRegisterWord(RegisterType::PC, 0x2CDD);
    WriteRegisterWord(RegisterType::SP, 0x8C78);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2CDC, 0x42);
}

void test_42_01CE()
{
    if (skip_test_42_01CE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2994);
    WriteRegisterWord(RegisterType::SP, 0xCD57);
    WriteRegisterByte(RegisterType::A, 0xFF);
    WriteRegisterByte(RegisterType::B, 0x6B);
    WriteRegisterByte(RegisterType::C, 0x8F);
    WriteRegisterByte(RegisterType::D, 0xF4);
    WriteRegisterByte(RegisterType::E, 0xB6);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xA3);
    WriteRegisterByte(RegisterType::L, 0x8D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x2994, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFF);
    CheckRegisterByte(RegisterType::B, 0xF4);
    CheckRegisterByte(RegisterType::C, 0x8F);
    CheckRegisterByte(RegisterType::D, 0xF4);
    CheckRegisterByte(RegisterType::E, 0xB6);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xA3);
    CheckRegisterByte(RegisterType::L, 0x8D);
    WriteRegisterWord(RegisterType::PC, 0x2995);
    WriteRegisterWord(RegisterType::SP, 0xCD57);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2994, 0x42);
}

void test_42_01CF()
{
    if (skip_test_42_01CF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7474);
    WriteRegisterWord(RegisterType::SP, 0x5FAF);
    WriteRegisterByte(RegisterType::A, 0x97);
    WriteRegisterByte(RegisterType::B, 0x29);
    WriteRegisterByte(RegisterType::C, 0x05);
    WriteRegisterByte(RegisterType::D, 0x4D);
    WriteRegisterByte(RegisterType::E, 0x73);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xA9);
    WriteRegisterByte(RegisterType::L, 0xB8);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7474, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x97);
    CheckRegisterByte(RegisterType::B, 0x4D);
    CheckRegisterByte(RegisterType::C, 0x05);
    CheckRegisterByte(RegisterType::D, 0x4D);
    CheckRegisterByte(RegisterType::E, 0x73);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xA9);
    CheckRegisterByte(RegisterType::L, 0xB8);
    WriteRegisterWord(RegisterType::PC, 0x7475);
    WriteRegisterWord(RegisterType::SP, 0x5FAF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7474, 0x42);
}

void test_42_01D0()
{
    if (skip_test_42_01D0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4E00);
    WriteRegisterWord(RegisterType::SP, 0x6E81);
    WriteRegisterByte(RegisterType::A, 0x6D);
    WriteRegisterByte(RegisterType::B, 0x0C);
    WriteRegisterByte(RegisterType::C, 0xD1);
    WriteRegisterByte(RegisterType::D, 0xE1);
    WriteRegisterByte(RegisterType::E, 0xBE);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xFE);
    WriteRegisterByte(RegisterType::L, 0xF0);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4E00, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6D);
    CheckRegisterByte(RegisterType::B, 0xE1);
    CheckRegisterByte(RegisterType::C, 0xD1);
    CheckRegisterByte(RegisterType::D, 0xE1);
    CheckRegisterByte(RegisterType::E, 0xBE);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xFE);
    CheckRegisterByte(RegisterType::L, 0xF0);
    WriteRegisterWord(RegisterType::PC, 0x4E01);
    WriteRegisterWord(RegisterType::SP, 0x6E81);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4E00, 0x42);
}

void test_42_01D1()
{
    if (skip_test_42_01D1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9FCD);
    WriteRegisterWord(RegisterType::SP, 0xFFF2);
    WriteRegisterByte(RegisterType::A, 0xF3);
    WriteRegisterByte(RegisterType::B, 0x37);
    WriteRegisterByte(RegisterType::C, 0x44);
    WriteRegisterByte(RegisterType::D, 0xA0);
    WriteRegisterByte(RegisterType::E, 0x7D);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xAE);
    WriteRegisterByte(RegisterType::L, 0x29);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9FCD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF3);
    CheckRegisterByte(RegisterType::B, 0xA0);
    CheckRegisterByte(RegisterType::C, 0x44);
    CheckRegisterByte(RegisterType::D, 0xA0);
    CheckRegisterByte(RegisterType::E, 0x7D);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xAE);
    CheckRegisterByte(RegisterType::L, 0x29);
    WriteRegisterWord(RegisterType::PC, 0x9FCE);
    WriteRegisterWord(RegisterType::SP, 0xFFF2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9FCD, 0x42);
}

void test_42_01D2()
{
    if (skip_test_42_01D2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4C1F);
    WriteRegisterWord(RegisterType::SP, 0x5AE0);
    WriteRegisterByte(RegisterType::A, 0xCF);
    WriteRegisterByte(RegisterType::B, 0x2D);
    WriteRegisterByte(RegisterType::C, 0x57);
    WriteRegisterByte(RegisterType::D, 0x09);
    WriteRegisterByte(RegisterType::E, 0x51);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x62);
    WriteRegisterByte(RegisterType::L, 0x36);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4C1F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCF);
    CheckRegisterByte(RegisterType::B, 0x09);
    CheckRegisterByte(RegisterType::C, 0x57);
    CheckRegisterByte(RegisterType::D, 0x09);
    CheckRegisterByte(RegisterType::E, 0x51);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x62);
    CheckRegisterByte(RegisterType::L, 0x36);
    WriteRegisterWord(RegisterType::PC, 0x4C20);
    WriteRegisterWord(RegisterType::SP, 0x5AE0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4C1F, 0x42);
}

void test_42_01D3()
{
    if (skip_test_42_01D3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3F57);
    WriteRegisterWord(RegisterType::SP, 0xA84E);
    WriteRegisterByte(RegisterType::A, 0x27);
    WriteRegisterByte(RegisterType::B, 0x23);
    WriteRegisterByte(RegisterType::C, 0x44);
    WriteRegisterByte(RegisterType::D, 0x42);
    WriteRegisterByte(RegisterType::E, 0x53);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x2E);
    WriteRegisterByte(RegisterType::L, 0x78);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3F57, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x27);
    CheckRegisterByte(RegisterType::B, 0x42);
    CheckRegisterByte(RegisterType::C, 0x44);
    CheckRegisterByte(RegisterType::D, 0x42);
    CheckRegisterByte(RegisterType::E, 0x53);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x2E);
    CheckRegisterByte(RegisterType::L, 0x78);
    WriteRegisterWord(RegisterType::PC, 0x3F58);
    WriteRegisterWord(RegisterType::SP, 0xA84E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3F57, 0x42);
}

void test_42_01D4()
{
    if (skip_test_42_01D4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3E01);
    WriteRegisterWord(RegisterType::SP, 0x9B64);
    WriteRegisterByte(RegisterType::A, 0x3B);
    WriteRegisterByte(RegisterType::B, 0x38);
    WriteRegisterByte(RegisterType::C, 0x57);
    WriteRegisterByte(RegisterType::D, 0xA4);
    WriteRegisterByte(RegisterType::E, 0x08);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x21);
    WriteRegisterByte(RegisterType::L, 0x64);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3E01, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3B);
    CheckRegisterByte(RegisterType::B, 0xA4);
    CheckRegisterByte(RegisterType::C, 0x57);
    CheckRegisterByte(RegisterType::D, 0xA4);
    CheckRegisterByte(RegisterType::E, 0x08);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x21);
    CheckRegisterByte(RegisterType::L, 0x64);
    WriteRegisterWord(RegisterType::PC, 0x3E02);
    WriteRegisterWord(RegisterType::SP, 0x9B64);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3E01, 0x42);
}

void test_42_01D5()
{
    if (skip_test_42_01D5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x160C);
    WriteRegisterWord(RegisterType::SP, 0xB5BA);
    WriteRegisterByte(RegisterType::A, 0xF1);
    WriteRegisterByte(RegisterType::B, 0xBA);
    WriteRegisterByte(RegisterType::C, 0x31);
    WriteRegisterByte(RegisterType::D, 0x52);
    WriteRegisterByte(RegisterType::E, 0xBD);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x99);
    WriteRegisterByte(RegisterType::L, 0x17);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x160C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF1);
    CheckRegisterByte(RegisterType::B, 0x52);
    CheckRegisterByte(RegisterType::C, 0x31);
    CheckRegisterByte(RegisterType::D, 0x52);
    CheckRegisterByte(RegisterType::E, 0xBD);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x99);
    CheckRegisterByte(RegisterType::L, 0x17);
    WriteRegisterWord(RegisterType::PC, 0x160D);
    WriteRegisterWord(RegisterType::SP, 0xB5BA);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x160C, 0x42);
}

void test_42_01D6()
{
    if (skip_test_42_01D6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8218);
    WriteRegisterWord(RegisterType::SP, 0xB87C);
    WriteRegisterByte(RegisterType::A, 0xE7);
    WriteRegisterByte(RegisterType::B, 0xC1);
    WriteRegisterByte(RegisterType::C, 0xD2);
    WriteRegisterByte(RegisterType::D, 0x97);
    WriteRegisterByte(RegisterType::E, 0xD1);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x0E);
    WriteRegisterByte(RegisterType::L, 0xCB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8218, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE7);
    CheckRegisterByte(RegisterType::B, 0x97);
    CheckRegisterByte(RegisterType::C, 0xD2);
    CheckRegisterByte(RegisterType::D, 0x97);
    CheckRegisterByte(RegisterType::E, 0xD1);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x0E);
    CheckRegisterByte(RegisterType::L, 0xCB);
    WriteRegisterWord(RegisterType::PC, 0x8219);
    WriteRegisterWord(RegisterType::SP, 0xB87C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8218, 0x42);
}

void test_42_01D7()
{
    if (skip_test_42_01D7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0325);
    WriteRegisterWord(RegisterType::SP, 0xEC74);
    WriteRegisterByte(RegisterType::A, 0xCB);
    WriteRegisterByte(RegisterType::B, 0x93);
    WriteRegisterByte(RegisterType::C, 0xB2);
    WriteRegisterByte(RegisterType::D, 0x11);
    WriteRegisterByte(RegisterType::E, 0x62);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x52);
    WriteRegisterByte(RegisterType::L, 0xB1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0325, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCB);
    CheckRegisterByte(RegisterType::B, 0x11);
    CheckRegisterByte(RegisterType::C, 0xB2);
    CheckRegisterByte(RegisterType::D, 0x11);
    CheckRegisterByte(RegisterType::E, 0x62);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x52);
    CheckRegisterByte(RegisterType::L, 0xB1);
    WriteRegisterWord(RegisterType::PC, 0x0326);
    WriteRegisterWord(RegisterType::SP, 0xEC74);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0325, 0x42);
}

void test_42_01D8()
{
    if (skip_test_42_01D8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF0CF);
    WriteRegisterWord(RegisterType::SP, 0x814A);
    WriteRegisterByte(RegisterType::A, 0x8C);
    WriteRegisterByte(RegisterType::B, 0xC5);
    WriteRegisterByte(RegisterType::C, 0xA3);
    WriteRegisterByte(RegisterType::D, 0xE6);
    WriteRegisterByte(RegisterType::E, 0x2B);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xDE);
    WriteRegisterByte(RegisterType::L, 0x2F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF0CF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8C);
    CheckRegisterByte(RegisterType::B, 0xE6);
    CheckRegisterByte(RegisterType::C, 0xA3);
    CheckRegisterByte(RegisterType::D, 0xE6);
    CheckRegisterByte(RegisterType::E, 0x2B);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xDE);
    CheckRegisterByte(RegisterType::L, 0x2F);
    WriteRegisterWord(RegisterType::PC, 0xF0D0);
    WriteRegisterWord(RegisterType::SP, 0x814A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF0CF, 0x42);
}

void test_42_01D9()
{
    if (skip_test_42_01D9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3BED);
    WriteRegisterWord(RegisterType::SP, 0x9150);
    WriteRegisterByte(RegisterType::A, 0x2D);
    WriteRegisterByte(RegisterType::B, 0xA5);
    WriteRegisterByte(RegisterType::C, 0x47);
    WriteRegisterByte(RegisterType::D, 0xC7);
    WriteRegisterByte(RegisterType::E, 0x41);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x51);
    WriteRegisterByte(RegisterType::L, 0x95);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3BED, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2D);
    CheckRegisterByte(RegisterType::B, 0xC7);
    CheckRegisterByte(RegisterType::C, 0x47);
    CheckRegisterByte(RegisterType::D, 0xC7);
    CheckRegisterByte(RegisterType::E, 0x41);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x51);
    CheckRegisterByte(RegisterType::L, 0x95);
    WriteRegisterWord(RegisterType::PC, 0x3BEE);
    WriteRegisterWord(RegisterType::SP, 0x9150);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3BED, 0x42);
}

void test_42_01DA()
{
    if (skip_test_42_01DA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5286);
    WriteRegisterWord(RegisterType::SP, 0x348D);
    WriteRegisterByte(RegisterType::A, 0x4B);
    WriteRegisterByte(RegisterType::B, 0xB2);
    WriteRegisterByte(RegisterType::C, 0xCB);
    WriteRegisterByte(RegisterType::D, 0xB8);
    WriteRegisterByte(RegisterType::E, 0x62);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x54);
    WriteRegisterByte(RegisterType::L, 0x26);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5286, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4B);
    CheckRegisterByte(RegisterType::B, 0xB8);
    CheckRegisterByte(RegisterType::C, 0xCB);
    CheckRegisterByte(RegisterType::D, 0xB8);
    CheckRegisterByte(RegisterType::E, 0x62);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x54);
    CheckRegisterByte(RegisterType::L, 0x26);
    WriteRegisterWord(RegisterType::PC, 0x5287);
    WriteRegisterWord(RegisterType::SP, 0x348D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5286, 0x42);
}

void test_42_01DB()
{
    if (skip_test_42_01DB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5EA2);
    WriteRegisterWord(RegisterType::SP, 0x7C24);
    WriteRegisterByte(RegisterType::A, 0x34);
    WriteRegisterByte(RegisterType::B, 0x12);
    WriteRegisterByte(RegisterType::C, 0xA3);
    WriteRegisterByte(RegisterType::D, 0x45);
    WriteRegisterByte(RegisterType::E, 0x51);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x96);
    WriteRegisterByte(RegisterType::L, 0xEE);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5EA2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x34);
    CheckRegisterByte(RegisterType::B, 0x45);
    CheckRegisterByte(RegisterType::C, 0xA3);
    CheckRegisterByte(RegisterType::D, 0x45);
    CheckRegisterByte(RegisterType::E, 0x51);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x96);
    CheckRegisterByte(RegisterType::L, 0xEE);
    WriteRegisterWord(RegisterType::PC, 0x5EA3);
    WriteRegisterWord(RegisterType::SP, 0x7C24);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5EA2, 0x42);
}

void test_42_01DC()
{
    if (skip_test_42_01DC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1BE9);
    WriteRegisterWord(RegisterType::SP, 0x3674);
    WriteRegisterByte(RegisterType::A, 0x1D);
    WriteRegisterByte(RegisterType::B, 0x78);
    WriteRegisterByte(RegisterType::C, 0x4A);
    WriteRegisterByte(RegisterType::D, 0xA0);
    WriteRegisterByte(RegisterType::E, 0x49);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x3C);
    WriteRegisterByte(RegisterType::L, 0x4C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1BE9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1D);
    CheckRegisterByte(RegisterType::B, 0xA0);
    CheckRegisterByte(RegisterType::C, 0x4A);
    CheckRegisterByte(RegisterType::D, 0xA0);
    CheckRegisterByte(RegisterType::E, 0x49);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x3C);
    CheckRegisterByte(RegisterType::L, 0x4C);
    WriteRegisterWord(RegisterType::PC, 0x1BEA);
    WriteRegisterWord(RegisterType::SP, 0x3674);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1BE9, 0x42);
}

void test_42_01DD()
{
    if (skip_test_42_01DD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x091A);
    WriteRegisterWord(RegisterType::SP, 0x9D48);
    WriteRegisterByte(RegisterType::A, 0x26);
    WriteRegisterByte(RegisterType::B, 0x30);
    WriteRegisterByte(RegisterType::C, 0x5E);
    WriteRegisterByte(RegisterType::D, 0xF7);
    WriteRegisterByte(RegisterType::E, 0xBC);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xB4);
    WriteRegisterByte(RegisterType::L, 0xEC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x091A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x26);
    CheckRegisterByte(RegisterType::B, 0xF7);
    CheckRegisterByte(RegisterType::C, 0x5E);
    CheckRegisterByte(RegisterType::D, 0xF7);
    CheckRegisterByte(RegisterType::E, 0xBC);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xB4);
    CheckRegisterByte(RegisterType::L, 0xEC);
    WriteRegisterWord(RegisterType::PC, 0x091B);
    WriteRegisterWord(RegisterType::SP, 0x9D48);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x091A, 0x42);
}

void test_42_01DE()
{
    if (skip_test_42_01DE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x93A8);
    WriteRegisterWord(RegisterType::SP, 0x190B);
    WriteRegisterByte(RegisterType::A, 0x5E);
    WriteRegisterByte(RegisterType::B, 0x37);
    WriteRegisterByte(RegisterType::C, 0x4F);
    WriteRegisterByte(RegisterType::D, 0xCB);
    WriteRegisterByte(RegisterType::E, 0x06);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xFF);
    WriteRegisterByte(RegisterType::L, 0x7D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x93A8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5E);
    CheckRegisterByte(RegisterType::B, 0xCB);
    CheckRegisterByte(RegisterType::C, 0x4F);
    CheckRegisterByte(RegisterType::D, 0xCB);
    CheckRegisterByte(RegisterType::E, 0x06);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xFF);
    CheckRegisterByte(RegisterType::L, 0x7D);
    WriteRegisterWord(RegisterType::PC, 0x93A9);
    WriteRegisterWord(RegisterType::SP, 0x190B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x93A8, 0x42);
}

void test_42_01DF()
{
    if (skip_test_42_01DF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC118);
    WriteRegisterWord(RegisterType::SP, 0x9D4C);
    WriteRegisterByte(RegisterType::A, 0xFA);
    WriteRegisterByte(RegisterType::B, 0x08);
    WriteRegisterByte(RegisterType::C, 0xC7);
    WriteRegisterByte(RegisterType::D, 0x17);
    WriteRegisterByte(RegisterType::E, 0xD3);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xAE);
    WriteRegisterByte(RegisterType::L, 0x3A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC118, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFA);
    CheckRegisterByte(RegisterType::B, 0x17);
    CheckRegisterByte(RegisterType::C, 0xC7);
    CheckRegisterByte(RegisterType::D, 0x17);
    CheckRegisterByte(RegisterType::E, 0xD3);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xAE);
    CheckRegisterByte(RegisterType::L, 0x3A);
    WriteRegisterWord(RegisterType::PC, 0xC119);
    WriteRegisterWord(RegisterType::SP, 0x9D4C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC118, 0x42);
}

void test_42_01E0()
{
    if (skip_test_42_01E0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x51D7);
    WriteRegisterWord(RegisterType::SP, 0x4A74);
    WriteRegisterByte(RegisterType::A, 0x9C);
    WriteRegisterByte(RegisterType::B, 0x66);
    WriteRegisterByte(RegisterType::C, 0x12);
    WriteRegisterByte(RegisterType::D, 0x4B);
    WriteRegisterByte(RegisterType::E, 0x5A);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x73);
    WriteRegisterByte(RegisterType::L, 0x0A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x51D7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9C);
    CheckRegisterByte(RegisterType::B, 0x4B);
    CheckRegisterByte(RegisterType::C, 0x12);
    CheckRegisterByte(RegisterType::D, 0x4B);
    CheckRegisterByte(RegisterType::E, 0x5A);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x73);
    CheckRegisterByte(RegisterType::L, 0x0A);
    WriteRegisterWord(RegisterType::PC, 0x51D8);
    WriteRegisterWord(RegisterType::SP, 0x4A74);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x51D7, 0x42);
}

void test_42_01E1()
{
    if (skip_test_42_01E1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3051);
    WriteRegisterWord(RegisterType::SP, 0x77C3);
    WriteRegisterByte(RegisterType::A, 0xC4);
    WriteRegisterByte(RegisterType::B, 0x88);
    WriteRegisterByte(RegisterType::C, 0xD2);
    WriteRegisterByte(RegisterType::D, 0x33);
    WriteRegisterByte(RegisterType::E, 0xEE);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x50);
    WriteRegisterByte(RegisterType::L, 0x77);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3051, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC4);
    CheckRegisterByte(RegisterType::B, 0x33);
    CheckRegisterByte(RegisterType::C, 0xD2);
    CheckRegisterByte(RegisterType::D, 0x33);
    CheckRegisterByte(RegisterType::E, 0xEE);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x50);
    CheckRegisterByte(RegisterType::L, 0x77);
    WriteRegisterWord(RegisterType::PC, 0x3052);
    WriteRegisterWord(RegisterType::SP, 0x77C3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3051, 0x42);
}

void test_42_01E2()
{
    if (skip_test_42_01E2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB80F);
    WriteRegisterWord(RegisterType::SP, 0xEE8D);
    WriteRegisterByte(RegisterType::A, 0xD4);
    WriteRegisterByte(RegisterType::B, 0xC8);
    WriteRegisterByte(RegisterType::C, 0x6B);
    WriteRegisterByte(RegisterType::D, 0xBF);
    WriteRegisterByte(RegisterType::E, 0x8F);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xB8);
    WriteRegisterByte(RegisterType::L, 0x1C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB80F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD4);
    CheckRegisterByte(RegisterType::B, 0xBF);
    CheckRegisterByte(RegisterType::C, 0x6B);
    CheckRegisterByte(RegisterType::D, 0xBF);
    CheckRegisterByte(RegisterType::E, 0x8F);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xB8);
    CheckRegisterByte(RegisterType::L, 0x1C);
    WriteRegisterWord(RegisterType::PC, 0xB810);
    WriteRegisterWord(RegisterType::SP, 0xEE8D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB80F, 0x42);
}

void test_42_01E3()
{
    if (skip_test_42_01E3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9341);
    WriteRegisterWord(RegisterType::SP, 0xA991);
    WriteRegisterByte(RegisterType::A, 0xA3);
    WriteRegisterByte(RegisterType::B, 0x81);
    WriteRegisterByte(RegisterType::C, 0x97);
    WriteRegisterByte(RegisterType::D, 0x41);
    WriteRegisterByte(RegisterType::E, 0x41);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x26);
    WriteRegisterByte(RegisterType::L, 0xEC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9341, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA3);
    CheckRegisterByte(RegisterType::B, 0x41);
    CheckRegisterByte(RegisterType::C, 0x97);
    CheckRegisterByte(RegisterType::D, 0x41);
    CheckRegisterByte(RegisterType::E, 0x41);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x26);
    CheckRegisterByte(RegisterType::L, 0xEC);
    WriteRegisterWord(RegisterType::PC, 0x9342);
    WriteRegisterWord(RegisterType::SP, 0xA991);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9341, 0x42);
}

void test_42_01E4()
{
    if (skip_test_42_01E4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x237B);
    WriteRegisterWord(RegisterType::SP, 0xA9D0);
    WriteRegisterByte(RegisterType::A, 0x8F);
    WriteRegisterByte(RegisterType::B, 0x84);
    WriteRegisterByte(RegisterType::C, 0xE0);
    WriteRegisterByte(RegisterType::D, 0x7A);
    WriteRegisterByte(RegisterType::E, 0x93);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xCD);
    WriteRegisterByte(RegisterType::L, 0x0D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x237B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8F);
    CheckRegisterByte(RegisterType::B, 0x7A);
    CheckRegisterByte(RegisterType::C, 0xE0);
    CheckRegisterByte(RegisterType::D, 0x7A);
    CheckRegisterByte(RegisterType::E, 0x93);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xCD);
    CheckRegisterByte(RegisterType::L, 0x0D);
    WriteRegisterWord(RegisterType::PC, 0x237C);
    WriteRegisterWord(RegisterType::SP, 0xA9D0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x237B, 0x42);
}

void test_42_01E5()
{
    if (skip_test_42_01E5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE555);
    WriteRegisterWord(RegisterType::SP, 0x340E);
    WriteRegisterByte(RegisterType::A, 0x2F);
    WriteRegisterByte(RegisterType::B, 0x10);
    WriteRegisterByte(RegisterType::C, 0xB0);
    WriteRegisterByte(RegisterType::D, 0x27);
    WriteRegisterByte(RegisterType::E, 0x1A);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x22);
    WriteRegisterByte(RegisterType::L, 0xBC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE555, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2F);
    CheckRegisterByte(RegisterType::B, 0x27);
    CheckRegisterByte(RegisterType::C, 0xB0);
    CheckRegisterByte(RegisterType::D, 0x27);
    CheckRegisterByte(RegisterType::E, 0x1A);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x22);
    CheckRegisterByte(RegisterType::L, 0xBC);
    WriteRegisterWord(RegisterType::PC, 0xE556);
    WriteRegisterWord(RegisterType::SP, 0x340E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE555, 0x42);
}

void test_42_01E6()
{
    if (skip_test_42_01E6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0FAC);
    WriteRegisterWord(RegisterType::SP, 0xD422);
    WriteRegisterByte(RegisterType::A, 0x71);
    WriteRegisterByte(RegisterType::B, 0x9A);
    WriteRegisterByte(RegisterType::C, 0xDC);
    WriteRegisterByte(RegisterType::D, 0xB5);
    WriteRegisterByte(RegisterType::E, 0x28);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x62);
    WriteRegisterByte(RegisterType::L, 0x5F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0FAC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x71);
    CheckRegisterByte(RegisterType::B, 0xB5);
    CheckRegisterByte(RegisterType::C, 0xDC);
    CheckRegisterByte(RegisterType::D, 0xB5);
    CheckRegisterByte(RegisterType::E, 0x28);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x62);
    CheckRegisterByte(RegisterType::L, 0x5F);
    WriteRegisterWord(RegisterType::PC, 0x0FAD);
    WriteRegisterWord(RegisterType::SP, 0xD422);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0FAC, 0x42);
}

void test_42_01E7()
{
    if (skip_test_42_01E7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3573);
    WriteRegisterWord(RegisterType::SP, 0x2974);
    WriteRegisterByte(RegisterType::A, 0x06);
    WriteRegisterByte(RegisterType::B, 0xF0);
    WriteRegisterByte(RegisterType::C, 0x7D);
    WriteRegisterByte(RegisterType::D, 0xFB);
    WriteRegisterByte(RegisterType::E, 0xE9);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xB1);
    WriteRegisterByte(RegisterType::L, 0x52);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3573, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x06);
    CheckRegisterByte(RegisterType::B, 0xFB);
    CheckRegisterByte(RegisterType::C, 0x7D);
    CheckRegisterByte(RegisterType::D, 0xFB);
    CheckRegisterByte(RegisterType::E, 0xE9);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xB1);
    CheckRegisterByte(RegisterType::L, 0x52);
    WriteRegisterWord(RegisterType::PC, 0x3574);
    WriteRegisterWord(RegisterType::SP, 0x2974);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3573, 0x42);
}

void test_42_01E8()
{
    if (skip_test_42_01E8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8079);
    WriteRegisterWord(RegisterType::SP, 0x0F42);
    WriteRegisterByte(RegisterType::A, 0x5E);
    WriteRegisterByte(RegisterType::B, 0x80);
    WriteRegisterByte(RegisterType::C, 0x30);
    WriteRegisterByte(RegisterType::D, 0x41);
    WriteRegisterByte(RegisterType::E, 0x92);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xDC);
    WriteRegisterByte(RegisterType::L, 0xEA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8079, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5E);
    CheckRegisterByte(RegisterType::B, 0x41);
    CheckRegisterByte(RegisterType::C, 0x30);
    CheckRegisterByte(RegisterType::D, 0x41);
    CheckRegisterByte(RegisterType::E, 0x92);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xDC);
    CheckRegisterByte(RegisterType::L, 0xEA);
    WriteRegisterWord(RegisterType::PC, 0x807A);
    WriteRegisterWord(RegisterType::SP, 0x0F42);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8079, 0x42);
}

void test_42_01E9()
{
    if (skip_test_42_01E9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF3FA);
    WriteRegisterWord(RegisterType::SP, 0x1FB9);
    WriteRegisterByte(RegisterType::A, 0x78);
    WriteRegisterByte(RegisterType::B, 0x50);
    WriteRegisterByte(RegisterType::C, 0xCB);
    WriteRegisterByte(RegisterType::D, 0xF3);
    WriteRegisterByte(RegisterType::E, 0xBC);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x97);
    WriteRegisterByte(RegisterType::L, 0x7A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF3FA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x78);
    CheckRegisterByte(RegisterType::B, 0xF3);
    CheckRegisterByte(RegisterType::C, 0xCB);
    CheckRegisterByte(RegisterType::D, 0xF3);
    CheckRegisterByte(RegisterType::E, 0xBC);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x97);
    CheckRegisterByte(RegisterType::L, 0x7A);
    WriteRegisterWord(RegisterType::PC, 0xF3FB);
    WriteRegisterWord(RegisterType::SP, 0x1FB9);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF3FA, 0x42);
}

void test_42_01EA()
{
    if (skip_test_42_01EA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1609);
    WriteRegisterWord(RegisterType::SP, 0x94C2);
    WriteRegisterByte(RegisterType::A, 0x39);
    WriteRegisterByte(RegisterType::B, 0x4F);
    WriteRegisterByte(RegisterType::C, 0xA2);
    WriteRegisterByte(RegisterType::D, 0xD8);
    WriteRegisterByte(RegisterType::E, 0xCE);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x33);
    WriteRegisterByte(RegisterType::L, 0x41);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1609, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x39);
    CheckRegisterByte(RegisterType::B, 0xD8);
    CheckRegisterByte(RegisterType::C, 0xA2);
    CheckRegisterByte(RegisterType::D, 0xD8);
    CheckRegisterByte(RegisterType::E, 0xCE);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x33);
    CheckRegisterByte(RegisterType::L, 0x41);
    WriteRegisterWord(RegisterType::PC, 0x160A);
    WriteRegisterWord(RegisterType::SP, 0x94C2);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1609, 0x42);
}

void test_42_01EB()
{
    if (skip_test_42_01EB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x074A);
    WriteRegisterWord(RegisterType::SP, 0x1E94);
    WriteRegisterByte(RegisterType::A, 0xD4);
    WriteRegisterByte(RegisterType::B, 0xDE);
    WriteRegisterByte(RegisterType::C, 0x83);
    WriteRegisterByte(RegisterType::D, 0x8D);
    WriteRegisterByte(RegisterType::E, 0x04);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xD1);
    WriteRegisterByte(RegisterType::L, 0x28);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x074A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD4);
    CheckRegisterByte(RegisterType::B, 0x8D);
    CheckRegisterByte(RegisterType::C, 0x83);
    CheckRegisterByte(RegisterType::D, 0x8D);
    CheckRegisterByte(RegisterType::E, 0x04);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xD1);
    CheckRegisterByte(RegisterType::L, 0x28);
    WriteRegisterWord(RegisterType::PC, 0x074B);
    WriteRegisterWord(RegisterType::SP, 0x1E94);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x074A, 0x42);
}

void test_42_01EC()
{
    if (skip_test_42_01EC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD52F);
    WriteRegisterWord(RegisterType::SP, 0x9581);
    WriteRegisterByte(RegisterType::A, 0x25);
    WriteRegisterByte(RegisterType::B, 0xCD);
    WriteRegisterByte(RegisterType::C, 0x3C);
    WriteRegisterByte(RegisterType::D, 0xD2);
    WriteRegisterByte(RegisterType::E, 0xF3);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x1D);
    WriteRegisterByte(RegisterType::L, 0x13);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD52F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x25);
    CheckRegisterByte(RegisterType::B, 0xD2);
    CheckRegisterByte(RegisterType::C, 0x3C);
    CheckRegisterByte(RegisterType::D, 0xD2);
    CheckRegisterByte(RegisterType::E, 0xF3);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x1D);
    CheckRegisterByte(RegisterType::L, 0x13);
    WriteRegisterWord(RegisterType::PC, 0xD530);
    WriteRegisterWord(RegisterType::SP, 0x9581);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD52F, 0x42);
}

void test_42_01ED()
{
    if (skip_test_42_01ED)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x91D3);
    WriteRegisterWord(RegisterType::SP, 0x44BE);
    WriteRegisterByte(RegisterType::A, 0x5B);
    WriteRegisterByte(RegisterType::B, 0x10);
    WriteRegisterByte(RegisterType::C, 0xFA);
    WriteRegisterByte(RegisterType::D, 0xF5);
    WriteRegisterByte(RegisterType::E, 0x8E);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xD2);
    WriteRegisterByte(RegisterType::L, 0x92);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x91D3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5B);
    CheckRegisterByte(RegisterType::B, 0xF5);
    CheckRegisterByte(RegisterType::C, 0xFA);
    CheckRegisterByte(RegisterType::D, 0xF5);
    CheckRegisterByte(RegisterType::E, 0x8E);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xD2);
    CheckRegisterByte(RegisterType::L, 0x92);
    WriteRegisterWord(RegisterType::PC, 0x91D4);
    WriteRegisterWord(RegisterType::SP, 0x44BE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x91D3, 0x42);
}

void test_42_01EE()
{
    if (skip_test_42_01EE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0AEA);
    WriteRegisterWord(RegisterType::SP, 0x03C7);
    WriteRegisterByte(RegisterType::A, 0x6D);
    WriteRegisterByte(RegisterType::B, 0xB8);
    WriteRegisterByte(RegisterType::C, 0x95);
    WriteRegisterByte(RegisterType::D, 0x68);
    WriteRegisterByte(RegisterType::E, 0x45);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xCD);
    WriteRegisterByte(RegisterType::L, 0xCC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0AEA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6D);
    CheckRegisterByte(RegisterType::B, 0x68);
    CheckRegisterByte(RegisterType::C, 0x95);
    CheckRegisterByte(RegisterType::D, 0x68);
    CheckRegisterByte(RegisterType::E, 0x45);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xCD);
    CheckRegisterByte(RegisterType::L, 0xCC);
    WriteRegisterWord(RegisterType::PC, 0x0AEB);
    WriteRegisterWord(RegisterType::SP, 0x03C7);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0AEA, 0x42);
}

void test_42_01EF()
{
    if (skip_test_42_01EF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8082);
    WriteRegisterWord(RegisterType::SP, 0xA85E);
    WriteRegisterByte(RegisterType::A, 0x8F);
    WriteRegisterByte(RegisterType::B, 0x2B);
    WriteRegisterByte(RegisterType::C, 0xB6);
    WriteRegisterByte(RegisterType::D, 0x39);
    WriteRegisterByte(RegisterType::E, 0xA8);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xEB);
    WriteRegisterByte(RegisterType::L, 0x88);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8082, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8F);
    CheckRegisterByte(RegisterType::B, 0x39);
    CheckRegisterByte(RegisterType::C, 0xB6);
    CheckRegisterByte(RegisterType::D, 0x39);
    CheckRegisterByte(RegisterType::E, 0xA8);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xEB);
    CheckRegisterByte(RegisterType::L, 0x88);
    WriteRegisterWord(RegisterType::PC, 0x8083);
    WriteRegisterWord(RegisterType::SP, 0xA85E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8082, 0x42);
}

void test_42_01F0()
{
    if (skip_test_42_01F0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x35FC);
    WriteRegisterWord(RegisterType::SP, 0xF348);
    WriteRegisterByte(RegisterType::A, 0x89);
    WriteRegisterByte(RegisterType::B, 0x30);
    WriteRegisterByte(RegisterType::C, 0x89);
    WriteRegisterByte(RegisterType::D, 0x43);
    WriteRegisterByte(RegisterType::E, 0xE8);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x9D);
    WriteRegisterByte(RegisterType::L, 0x8F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x35FC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x89);
    CheckRegisterByte(RegisterType::B, 0x43);
    CheckRegisterByte(RegisterType::C, 0x89);
    CheckRegisterByte(RegisterType::D, 0x43);
    CheckRegisterByte(RegisterType::E, 0xE8);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x9D);
    CheckRegisterByte(RegisterType::L, 0x8F);
    WriteRegisterWord(RegisterType::PC, 0x35FD);
    WriteRegisterWord(RegisterType::SP, 0xF348);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x35FC, 0x42);
}

void test_42_01F1()
{
    if (skip_test_42_01F1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8FC8);
    WriteRegisterWord(RegisterType::SP, 0xCE14);
    WriteRegisterByte(RegisterType::A, 0x99);
    WriteRegisterByte(RegisterType::B, 0x6A);
    WriteRegisterByte(RegisterType::C, 0xB3);
    WriteRegisterByte(RegisterType::D, 0xC0);
    WriteRegisterByte(RegisterType::E, 0xB1);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xE4);
    WriteRegisterByte(RegisterType::L, 0x65);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8FC8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x99);
    CheckRegisterByte(RegisterType::B, 0xC0);
    CheckRegisterByte(RegisterType::C, 0xB3);
    CheckRegisterByte(RegisterType::D, 0xC0);
    CheckRegisterByte(RegisterType::E, 0xB1);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xE4);
    CheckRegisterByte(RegisterType::L, 0x65);
    WriteRegisterWord(RegisterType::PC, 0x8FC9);
    WriteRegisterWord(RegisterType::SP, 0xCE14);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8FC8, 0x42);
}

void test_42_01F2()
{
    if (skip_test_42_01F2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6E5A);
    WriteRegisterWord(RegisterType::SP, 0x2AF3);
    WriteRegisterByte(RegisterType::A, 0xCF);
    WriteRegisterByte(RegisterType::B, 0x4B);
    WriteRegisterByte(RegisterType::C, 0x52);
    WriteRegisterByte(RegisterType::D, 0x29);
    WriteRegisterByte(RegisterType::E, 0x30);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x71);
    WriteRegisterByte(RegisterType::L, 0xC8);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6E5A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCF);
    CheckRegisterByte(RegisterType::B, 0x29);
    CheckRegisterByte(RegisterType::C, 0x52);
    CheckRegisterByte(RegisterType::D, 0x29);
    CheckRegisterByte(RegisterType::E, 0x30);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x71);
    CheckRegisterByte(RegisterType::L, 0xC8);
    WriteRegisterWord(RegisterType::PC, 0x6E5B);
    WriteRegisterWord(RegisterType::SP, 0x2AF3);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6E5A, 0x42);
}

void test_42_01F3()
{
    if (skip_test_42_01F3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x68EC);
    WriteRegisterWord(RegisterType::SP, 0xBA29);
    WriteRegisterByte(RegisterType::A, 0xFE);
    WriteRegisterByte(RegisterType::B, 0xF9);
    WriteRegisterByte(RegisterType::C, 0x5B);
    WriteRegisterByte(RegisterType::D, 0xBA);
    WriteRegisterByte(RegisterType::E, 0xE7);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x47);
    WriteRegisterByte(RegisterType::L, 0x3E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x68EC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFE);
    CheckRegisterByte(RegisterType::B, 0xBA);
    CheckRegisterByte(RegisterType::C, 0x5B);
    CheckRegisterByte(RegisterType::D, 0xBA);
    CheckRegisterByte(RegisterType::E, 0xE7);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x47);
    CheckRegisterByte(RegisterType::L, 0x3E);
    WriteRegisterWord(RegisterType::PC, 0x68ED);
    WriteRegisterWord(RegisterType::SP, 0xBA29);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x68EC, 0x42);
}

void test_42_01F4()
{
    if (skip_test_42_01F4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD2E1);
    WriteRegisterWord(RegisterType::SP, 0xD1A2);
    WriteRegisterByte(RegisterType::A, 0x1F);
    WriteRegisterByte(RegisterType::B, 0xF1);
    WriteRegisterByte(RegisterType::C, 0x85);
    WriteRegisterByte(RegisterType::D, 0xBA);
    WriteRegisterByte(RegisterType::E, 0xAD);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x5A);
    WriteRegisterByte(RegisterType::L, 0xA4);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD2E1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1F);
    CheckRegisterByte(RegisterType::B, 0xBA);
    CheckRegisterByte(RegisterType::C, 0x85);
    CheckRegisterByte(RegisterType::D, 0xBA);
    CheckRegisterByte(RegisterType::E, 0xAD);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x5A);
    CheckRegisterByte(RegisterType::L, 0xA4);
    WriteRegisterWord(RegisterType::PC, 0xD2E2);
    WriteRegisterWord(RegisterType::SP, 0xD1A2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD2E1, 0x42);
}

void test_42_01F5()
{
    if (skip_test_42_01F5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x93BF);
    WriteRegisterWord(RegisterType::SP, 0xD2D5);
    WriteRegisterByte(RegisterType::A, 0x82);
    WriteRegisterByte(RegisterType::B, 0xA5);
    WriteRegisterByte(RegisterType::C, 0x58);
    WriteRegisterByte(RegisterType::D, 0x94);
    WriteRegisterByte(RegisterType::E, 0xC0);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x18);
    WriteRegisterByte(RegisterType::L, 0xC7);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x93BF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x82);
    CheckRegisterByte(RegisterType::B, 0x94);
    CheckRegisterByte(RegisterType::C, 0x58);
    CheckRegisterByte(RegisterType::D, 0x94);
    CheckRegisterByte(RegisterType::E, 0xC0);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x18);
    CheckRegisterByte(RegisterType::L, 0xC7);
    WriteRegisterWord(RegisterType::PC, 0x93C0);
    WriteRegisterWord(RegisterType::SP, 0xD2D5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x93BF, 0x42);
}

void test_42_01F6()
{
    if (skip_test_42_01F6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC6AB);
    WriteRegisterWord(RegisterType::SP, 0x2BE0);
    WriteRegisterByte(RegisterType::A, 0xCC);
    WriteRegisterByte(RegisterType::B, 0xA3);
    WriteRegisterByte(RegisterType::C, 0xE7);
    WriteRegisterByte(RegisterType::D, 0xED);
    WriteRegisterByte(RegisterType::E, 0x7B);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x5B);
    WriteRegisterByte(RegisterType::L, 0xE5);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC6AB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCC);
    CheckRegisterByte(RegisterType::B, 0xED);
    CheckRegisterByte(RegisterType::C, 0xE7);
    CheckRegisterByte(RegisterType::D, 0xED);
    CheckRegisterByte(RegisterType::E, 0x7B);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x5B);
    CheckRegisterByte(RegisterType::L, 0xE5);
    WriteRegisterWord(RegisterType::PC, 0xC6AC);
    WriteRegisterWord(RegisterType::SP, 0x2BE0);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC6AB, 0x42);
}

void test_42_01F7()
{
    if (skip_test_42_01F7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1A27);
    WriteRegisterWord(RegisterType::SP, 0x7E74);
    WriteRegisterByte(RegisterType::A, 0x6B);
    WriteRegisterByte(RegisterType::B, 0x6E);
    WriteRegisterByte(RegisterType::C, 0x12);
    WriteRegisterByte(RegisterType::D, 0xFC);
    WriteRegisterByte(RegisterType::E, 0x59);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x09);
    WriteRegisterByte(RegisterType::L, 0x62);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1A27, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6B);
    CheckRegisterByte(RegisterType::B, 0xFC);
    CheckRegisterByte(RegisterType::C, 0x12);
    CheckRegisterByte(RegisterType::D, 0xFC);
    CheckRegisterByte(RegisterType::E, 0x59);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x09);
    CheckRegisterByte(RegisterType::L, 0x62);
    WriteRegisterWord(RegisterType::PC, 0x1A28);
    WriteRegisterWord(RegisterType::SP, 0x7E74);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1A27, 0x42);
}

void test_42_01F8()
{
    if (skip_test_42_01F8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7B2D);
    WriteRegisterWord(RegisterType::SP, 0x814F);
    WriteRegisterByte(RegisterType::A, 0xBA);
    WriteRegisterByte(RegisterType::B, 0x2C);
    WriteRegisterByte(RegisterType::C, 0xE4);
    WriteRegisterByte(RegisterType::D, 0x9F);
    WriteRegisterByte(RegisterType::E, 0x0E);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0xB5);
    WriteRegisterByte(RegisterType::L, 0x8E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7B2D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBA);
    CheckRegisterByte(RegisterType::B, 0x9F);
    CheckRegisterByte(RegisterType::C, 0xE4);
    CheckRegisterByte(RegisterType::D, 0x9F);
    CheckRegisterByte(RegisterType::E, 0x0E);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0xB5);
    CheckRegisterByte(RegisterType::L, 0x8E);
    WriteRegisterWord(RegisterType::PC, 0x7B2E);
    WriteRegisterWord(RegisterType::SP, 0x814F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7B2D, 0x42);
}

void test_42_01F9()
{
    if (skip_test_42_01F9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCDA2);
    WriteRegisterWord(RegisterType::SP, 0x1E42);
    WriteRegisterByte(RegisterType::A, 0x49);
    WriteRegisterByte(RegisterType::B, 0xF2);
    WriteRegisterByte(RegisterType::C, 0x33);
    WriteRegisterByte(RegisterType::D, 0x60);
    WriteRegisterByte(RegisterType::E, 0x55);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xE6);
    WriteRegisterByte(RegisterType::L, 0x02);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xCDA2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x49);
    CheckRegisterByte(RegisterType::B, 0x60);
    CheckRegisterByte(RegisterType::C, 0x33);
    CheckRegisterByte(RegisterType::D, 0x60);
    CheckRegisterByte(RegisterType::E, 0x55);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xE6);
    CheckRegisterByte(RegisterType::L, 0x02);
    WriteRegisterWord(RegisterType::PC, 0xCDA3);
    WriteRegisterWord(RegisterType::SP, 0x1E42);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xCDA2, 0x42);
}

void test_42_01FA()
{
    if (skip_test_42_01FA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEDEF);
    WriteRegisterWord(RegisterType::SP, 0x8D53);
    WriteRegisterByte(RegisterType::A, 0xA2);
    WriteRegisterByte(RegisterType::B, 0xC8);
    WriteRegisterByte(RegisterType::C, 0xF1);
    WriteRegisterByte(RegisterType::D, 0x64);
    WriteRegisterByte(RegisterType::E, 0xD7);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x1C);
    WriteRegisterByte(RegisterType::L, 0x1B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xEDEF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA2);
    CheckRegisterByte(RegisterType::B, 0x64);
    CheckRegisterByte(RegisterType::C, 0xF1);
    CheckRegisterByte(RegisterType::D, 0x64);
    CheckRegisterByte(RegisterType::E, 0xD7);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x1C);
    CheckRegisterByte(RegisterType::L, 0x1B);
    WriteRegisterWord(RegisterType::PC, 0xEDF0);
    WriteRegisterWord(RegisterType::SP, 0x8D53);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xEDEF, 0x42);
}

void test_42_01FB()
{
    if (skip_test_42_01FB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD55A);
    WriteRegisterWord(RegisterType::SP, 0x483C);
    WriteRegisterByte(RegisterType::A, 0xAB);
    WriteRegisterByte(RegisterType::B, 0xB6);
    WriteRegisterByte(RegisterType::C, 0xF5);
    WriteRegisterByte(RegisterType::D, 0x3D);
    WriteRegisterByte(RegisterType::E, 0x3C);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x2F);
    WriteRegisterByte(RegisterType::L, 0x1D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xD55A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAB);
    CheckRegisterByte(RegisterType::B, 0x3D);
    CheckRegisterByte(RegisterType::C, 0xF5);
    CheckRegisterByte(RegisterType::D, 0x3D);
    CheckRegisterByte(RegisterType::E, 0x3C);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x2F);
    CheckRegisterByte(RegisterType::L, 0x1D);
    WriteRegisterWord(RegisterType::PC, 0xD55B);
    WriteRegisterWord(RegisterType::SP, 0x483C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD55A, 0x42);
}

void test_42_01FC()
{
    if (skip_test_42_01FC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1E28);
    WriteRegisterWord(RegisterType::SP, 0x64A0);
    WriteRegisterByte(RegisterType::A, 0x05);
    WriteRegisterByte(RegisterType::B, 0xD9);
    WriteRegisterByte(RegisterType::C, 0x15);
    WriteRegisterByte(RegisterType::D, 0x1D);
    WriteRegisterByte(RegisterType::E, 0x6A);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x49);
    WriteRegisterByte(RegisterType::L, 0xE5);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1E28, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x05);
    CheckRegisterByte(RegisterType::B, 0x1D);
    CheckRegisterByte(RegisterType::C, 0x15);
    CheckRegisterByte(RegisterType::D, 0x1D);
    CheckRegisterByte(RegisterType::E, 0x6A);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x49);
    CheckRegisterByte(RegisterType::L, 0xE5);
    WriteRegisterWord(RegisterType::PC, 0x1E29);
    WriteRegisterWord(RegisterType::SP, 0x64A0);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1E28, 0x42);
}

void test_42_01FD()
{
    if (skip_test_42_01FD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x505F);
    WriteRegisterWord(RegisterType::SP, 0x08E8);
    WriteRegisterByte(RegisterType::A, 0xD3);
    WriteRegisterByte(RegisterType::B, 0x1A);
    WriteRegisterByte(RegisterType::C, 0x2B);
    WriteRegisterByte(RegisterType::D, 0xFD);
    WriteRegisterByte(RegisterType::E, 0x1E);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x2E);
    WriteRegisterByte(RegisterType::L, 0xCC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x505F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD3);
    CheckRegisterByte(RegisterType::B, 0xFD);
    CheckRegisterByte(RegisterType::C, 0x2B);
    CheckRegisterByte(RegisterType::D, 0xFD);
    CheckRegisterByte(RegisterType::E, 0x1E);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x2E);
    CheckRegisterByte(RegisterType::L, 0xCC);
    WriteRegisterWord(RegisterType::PC, 0x5060);
    WriteRegisterWord(RegisterType::SP, 0x08E8);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x505F, 0x42);
}

void test_42_01FE()
{
    if (skip_test_42_01FE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCBB2);
    WriteRegisterWord(RegisterType::SP, 0x7A8D);
    WriteRegisterByte(RegisterType::A, 0x71);
    WriteRegisterByte(RegisterType::B, 0xAF);
    WriteRegisterByte(RegisterType::C, 0x16);
    WriteRegisterByte(RegisterType::D, 0x24);
    WriteRegisterByte(RegisterType::E, 0x5B);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x38);
    WriteRegisterByte(RegisterType::L, 0xA5);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCBB2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x71);
    CheckRegisterByte(RegisterType::B, 0x24);
    CheckRegisterByte(RegisterType::C, 0x16);
    CheckRegisterByte(RegisterType::D, 0x24);
    CheckRegisterByte(RegisterType::E, 0x5B);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x38);
    CheckRegisterByte(RegisterType::L, 0xA5);
    WriteRegisterWord(RegisterType::PC, 0xCBB3);
    WriteRegisterWord(RegisterType::SP, 0x7A8D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xCBB2, 0x42);
}

void test_42_01FF()
{
    if (skip_test_42_01FF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7102);
    WriteRegisterWord(RegisterType::SP, 0x0E6F);
    WriteRegisterByte(RegisterType::A, 0xA7);
    WriteRegisterByte(RegisterType::B, 0x9F);
    WriteRegisterByte(RegisterType::C, 0x12);
    WriteRegisterByte(RegisterType::D, 0x6E);
    WriteRegisterByte(RegisterType::E, 0xA4);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xE2);
    WriteRegisterByte(RegisterType::L, 0x78);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7102, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA7);
    CheckRegisterByte(RegisterType::B, 0x6E);
    CheckRegisterByte(RegisterType::C, 0x12);
    CheckRegisterByte(RegisterType::D, 0x6E);
    CheckRegisterByte(RegisterType::E, 0xA4);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xE2);
    CheckRegisterByte(RegisterType::L, 0x78);
    WriteRegisterWord(RegisterType::PC, 0x7103);
    WriteRegisterWord(RegisterType::SP, 0x0E6F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7102, 0x42);
}

void test_42_0200()
{
    if (skip_test_42_0200)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1268);
    WriteRegisterWord(RegisterType::SP, 0x849B);
    WriteRegisterByte(RegisterType::A, 0xBE);
    WriteRegisterByte(RegisterType::B, 0x42);
    WriteRegisterByte(RegisterType::C, 0x95);
    WriteRegisterByte(RegisterType::D, 0x93);
    WriteRegisterByte(RegisterType::E, 0x9A);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x3A);
    WriteRegisterByte(RegisterType::L, 0x37);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1268, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBE);
    CheckRegisterByte(RegisterType::B, 0x93);
    CheckRegisterByte(RegisterType::C, 0x95);
    CheckRegisterByte(RegisterType::D, 0x93);
    CheckRegisterByte(RegisterType::E, 0x9A);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x3A);
    CheckRegisterByte(RegisterType::L, 0x37);
    WriteRegisterWord(RegisterType::PC, 0x1269);
    WriteRegisterWord(RegisterType::SP, 0x849B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1268, 0x42);
}

void test_42_0201()
{
    if (skip_test_42_0201)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x30E9);
    WriteRegisterWord(RegisterType::SP, 0x56D3);
    WriteRegisterByte(RegisterType::A, 0xE2);
    WriteRegisterByte(RegisterType::B, 0xA4);
    WriteRegisterByte(RegisterType::C, 0x84);
    WriteRegisterByte(RegisterType::D, 0x3B);
    WriteRegisterByte(RegisterType::E, 0x0B);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xF1);
    WriteRegisterByte(RegisterType::L, 0x90);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x30E9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE2);
    CheckRegisterByte(RegisterType::B, 0x3B);
    CheckRegisterByte(RegisterType::C, 0x84);
    CheckRegisterByte(RegisterType::D, 0x3B);
    CheckRegisterByte(RegisterType::E, 0x0B);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xF1);
    CheckRegisterByte(RegisterType::L, 0x90);
    WriteRegisterWord(RegisterType::PC, 0x30EA);
    WriteRegisterWord(RegisterType::SP, 0x56D3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x30E9, 0x42);
}

void test_42_0202()
{
    if (skip_test_42_0202)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x14CE);
    WriteRegisterWord(RegisterType::SP, 0x827C);
    WriteRegisterByte(RegisterType::A, 0x01);
    WriteRegisterByte(RegisterType::B, 0x1E);
    WriteRegisterByte(RegisterType::C, 0x42);
    WriteRegisterByte(RegisterType::D, 0x80);
    WriteRegisterByte(RegisterType::E, 0x1E);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x09);
    WriteRegisterByte(RegisterType::L, 0xD9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x14CE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x01);
    CheckRegisterByte(RegisterType::B, 0x80);
    CheckRegisterByte(RegisterType::C, 0x42);
    CheckRegisterByte(RegisterType::D, 0x80);
    CheckRegisterByte(RegisterType::E, 0x1E);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x09);
    CheckRegisterByte(RegisterType::L, 0xD9);
    WriteRegisterWord(RegisterType::PC, 0x14CF);
    WriteRegisterWord(RegisterType::SP, 0x827C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x14CE, 0x42);
}

void test_42_0203()
{
    if (skip_test_42_0203)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0D14);
    WriteRegisterWord(RegisterType::SP, 0x6164);
    WriteRegisterByte(RegisterType::A, 0x0E);
    WriteRegisterByte(RegisterType::B, 0xBC);
    WriteRegisterByte(RegisterType::C, 0xBD);
    WriteRegisterByte(RegisterType::D, 0x91);
    WriteRegisterByte(RegisterType::E, 0xF0);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x6F);
    WriteRegisterByte(RegisterType::L, 0xD1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0D14, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0E);
    CheckRegisterByte(RegisterType::B, 0x91);
    CheckRegisterByte(RegisterType::C, 0xBD);
    CheckRegisterByte(RegisterType::D, 0x91);
    CheckRegisterByte(RegisterType::E, 0xF0);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x6F);
    CheckRegisterByte(RegisterType::L, 0xD1);
    WriteRegisterWord(RegisterType::PC, 0x0D15);
    WriteRegisterWord(RegisterType::SP, 0x6164);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0D14, 0x42);
}

void test_42_0204()
{
    if (skip_test_42_0204)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x40F0);
    WriteRegisterWord(RegisterType::SP, 0x96E7);
    WriteRegisterByte(RegisterType::A, 0xDE);
    WriteRegisterByte(RegisterType::B, 0x05);
    WriteRegisterByte(RegisterType::C, 0x48);
    WriteRegisterByte(RegisterType::D, 0xB4);
    WriteRegisterByte(RegisterType::E, 0x93);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0xCA);
    WriteRegisterByte(RegisterType::L, 0xC6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x40F0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDE);
    CheckRegisterByte(RegisterType::B, 0xB4);
    CheckRegisterByte(RegisterType::C, 0x48);
    CheckRegisterByte(RegisterType::D, 0xB4);
    CheckRegisterByte(RegisterType::E, 0x93);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0xCA);
    CheckRegisterByte(RegisterType::L, 0xC6);
    WriteRegisterWord(RegisterType::PC, 0x40F1);
    WriteRegisterWord(RegisterType::SP, 0x96E7);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x40F0, 0x42);
}

void test_42_0205()
{
    if (skip_test_42_0205)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9F4B);
    WriteRegisterWord(RegisterType::SP, 0xD738);
    WriteRegisterByte(RegisterType::A, 0x82);
    WriteRegisterByte(RegisterType::B, 0x49);
    WriteRegisterByte(RegisterType::C, 0x0F);
    WriteRegisterByte(RegisterType::D, 0x88);
    WriteRegisterByte(RegisterType::E, 0xFA);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x86);
    WriteRegisterByte(RegisterType::L, 0x67);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9F4B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x82);
    CheckRegisterByte(RegisterType::B, 0x88);
    CheckRegisterByte(RegisterType::C, 0x0F);
    CheckRegisterByte(RegisterType::D, 0x88);
    CheckRegisterByte(RegisterType::E, 0xFA);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x86);
    CheckRegisterByte(RegisterType::L, 0x67);
    WriteRegisterWord(RegisterType::PC, 0x9F4C);
    WriteRegisterWord(RegisterType::SP, 0xD738);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9F4B, 0x42);
}

void test_42_0206()
{
    if (skip_test_42_0206)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBAB3);
    WriteRegisterWord(RegisterType::SP, 0x035E);
    WriteRegisterByte(RegisterType::A, 0xE4);
    WriteRegisterByte(RegisterType::B, 0xF4);
    WriteRegisterByte(RegisterType::C, 0xDB);
    WriteRegisterByte(RegisterType::D, 0xD2);
    WriteRegisterByte(RegisterType::E, 0x8D);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x79);
    WriteRegisterByte(RegisterType::L, 0xA1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBAB3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE4);
    CheckRegisterByte(RegisterType::B, 0xD2);
    CheckRegisterByte(RegisterType::C, 0xDB);
    CheckRegisterByte(RegisterType::D, 0xD2);
    CheckRegisterByte(RegisterType::E, 0x8D);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x79);
    CheckRegisterByte(RegisterType::L, 0xA1);
    WriteRegisterWord(RegisterType::PC, 0xBAB4);
    WriteRegisterWord(RegisterType::SP, 0x035E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBAB3, 0x42);
}

void test_42_0207()
{
    if (skip_test_42_0207)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x72C7);
    WriteRegisterWord(RegisterType::SP, 0x5787);
    WriteRegisterByte(RegisterType::A, 0x90);
    WriteRegisterByte(RegisterType::B, 0xF2);
    WriteRegisterByte(RegisterType::C, 0x9C);
    WriteRegisterByte(RegisterType::D, 0xB4);
    WriteRegisterByte(RegisterType::E, 0xB6);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x5E);
    WriteRegisterByte(RegisterType::L, 0x26);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x72C7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x90);
    CheckRegisterByte(RegisterType::B, 0xB4);
    CheckRegisterByte(RegisterType::C, 0x9C);
    CheckRegisterByte(RegisterType::D, 0xB4);
    CheckRegisterByte(RegisterType::E, 0xB6);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x5E);
    CheckRegisterByte(RegisterType::L, 0x26);
    WriteRegisterWord(RegisterType::PC, 0x72C8);
    WriteRegisterWord(RegisterType::SP, 0x5787);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x72C7, 0x42);
}

void test_42_0208()
{
    if (skip_test_42_0208)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x901E);
    WriteRegisterWord(RegisterType::SP, 0x496E);
    WriteRegisterByte(RegisterType::A, 0xF0);
    WriteRegisterByte(RegisterType::B, 0x8B);
    WriteRegisterByte(RegisterType::C, 0xAF);
    WriteRegisterByte(RegisterType::D, 0xD4);
    WriteRegisterByte(RegisterType::E, 0xA8);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xBC);
    WriteRegisterByte(RegisterType::L, 0x4F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x901E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF0);
    CheckRegisterByte(RegisterType::B, 0xD4);
    CheckRegisterByte(RegisterType::C, 0xAF);
    CheckRegisterByte(RegisterType::D, 0xD4);
    CheckRegisterByte(RegisterType::E, 0xA8);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xBC);
    CheckRegisterByte(RegisterType::L, 0x4F);
    WriteRegisterWord(RegisterType::PC, 0x901F);
    WriteRegisterWord(RegisterType::SP, 0x496E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x901E, 0x42);
}

void test_42_0209()
{
    if (skip_test_42_0209)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x64F2);
    WriteRegisterWord(RegisterType::SP, 0x3410);
    WriteRegisterByte(RegisterType::A, 0x24);
    WriteRegisterByte(RegisterType::B, 0xFF);
    WriteRegisterByte(RegisterType::C, 0xF5);
    WriteRegisterByte(RegisterType::D, 0xDA);
    WriteRegisterByte(RegisterType::E, 0x6A);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xD0);
    WriteRegisterByte(RegisterType::L, 0x63);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x64F2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x24);
    CheckRegisterByte(RegisterType::B, 0xDA);
    CheckRegisterByte(RegisterType::C, 0xF5);
    CheckRegisterByte(RegisterType::D, 0xDA);
    CheckRegisterByte(RegisterType::E, 0x6A);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xD0);
    CheckRegisterByte(RegisterType::L, 0x63);
    WriteRegisterWord(RegisterType::PC, 0x64F3);
    WriteRegisterWord(RegisterType::SP, 0x3410);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x64F2, 0x42);
}

void test_42_020A()
{
    if (skip_test_42_020A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAB16);
    WriteRegisterWord(RegisterType::SP, 0x141A);
    WriteRegisterByte(RegisterType::A, 0x1F);
    WriteRegisterByte(RegisterType::B, 0xF5);
    WriteRegisterByte(RegisterType::C, 0x8F);
    WriteRegisterByte(RegisterType::D, 0x57);
    WriteRegisterByte(RegisterType::E, 0xD3);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x64);
    WriteRegisterByte(RegisterType::L, 0xCD);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xAB16, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1F);
    CheckRegisterByte(RegisterType::B, 0x57);
    CheckRegisterByte(RegisterType::C, 0x8F);
    CheckRegisterByte(RegisterType::D, 0x57);
    CheckRegisterByte(RegisterType::E, 0xD3);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x64);
    CheckRegisterByte(RegisterType::L, 0xCD);
    WriteRegisterWord(RegisterType::PC, 0xAB17);
    WriteRegisterWord(RegisterType::SP, 0x141A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAB16, 0x42);
}

void test_42_020B()
{
    if (skip_test_42_020B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2850);
    WriteRegisterWord(RegisterType::SP, 0x654F);
    WriteRegisterByte(RegisterType::A, 0x27);
    WriteRegisterByte(RegisterType::B, 0xE9);
    WriteRegisterByte(RegisterType::C, 0x73);
    WriteRegisterByte(RegisterType::D, 0x54);
    WriteRegisterByte(RegisterType::E, 0x76);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xBC);
    WriteRegisterByte(RegisterType::L, 0x56);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x2850, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x27);
    CheckRegisterByte(RegisterType::B, 0x54);
    CheckRegisterByte(RegisterType::C, 0x73);
    CheckRegisterByte(RegisterType::D, 0x54);
    CheckRegisterByte(RegisterType::E, 0x76);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xBC);
    CheckRegisterByte(RegisterType::L, 0x56);
    WriteRegisterWord(RegisterType::PC, 0x2851);
    WriteRegisterWord(RegisterType::SP, 0x654F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2850, 0x42);
}

void test_42_020C()
{
    if (skip_test_42_020C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4DF3);
    WriteRegisterWord(RegisterType::SP, 0x617B);
    WriteRegisterByte(RegisterType::A, 0x35);
    WriteRegisterByte(RegisterType::B, 0x0A);
    WriteRegisterByte(RegisterType::C, 0x96);
    WriteRegisterByte(RegisterType::D, 0xBF);
    WriteRegisterByte(RegisterType::E, 0xE7);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xBC);
    WriteRegisterByte(RegisterType::L, 0x9B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x4DF3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x35);
    CheckRegisterByte(RegisterType::B, 0xBF);
    CheckRegisterByte(RegisterType::C, 0x96);
    CheckRegisterByte(RegisterType::D, 0xBF);
    CheckRegisterByte(RegisterType::E, 0xE7);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xBC);
    CheckRegisterByte(RegisterType::L, 0x9B);
    WriteRegisterWord(RegisterType::PC, 0x4DF4);
    WriteRegisterWord(RegisterType::SP, 0x617B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x4DF3, 0x42);
}

void test_42_020D()
{
    if (skip_test_42_020D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x019E);
    WriteRegisterWord(RegisterType::SP, 0xAAB8);
    WriteRegisterByte(RegisterType::A, 0x9A);
    WriteRegisterByte(RegisterType::B, 0x22);
    WriteRegisterByte(RegisterType::C, 0x94);
    WriteRegisterByte(RegisterType::D, 0xC6);
    WriteRegisterByte(RegisterType::E, 0xEE);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xFA);
    WriteRegisterByte(RegisterType::L, 0x07);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x019E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9A);
    CheckRegisterByte(RegisterType::B, 0xC6);
    CheckRegisterByte(RegisterType::C, 0x94);
    CheckRegisterByte(RegisterType::D, 0xC6);
    CheckRegisterByte(RegisterType::E, 0xEE);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xFA);
    CheckRegisterByte(RegisterType::L, 0x07);
    WriteRegisterWord(RegisterType::PC, 0x019F);
    WriteRegisterWord(RegisterType::SP, 0xAAB8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x019E, 0x42);
}

void test_42_020E()
{
    if (skip_test_42_020E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x82E4);
    WriteRegisterWord(RegisterType::SP, 0xB02E);
    WriteRegisterByte(RegisterType::A, 0x9E);
    WriteRegisterByte(RegisterType::B, 0x66);
    WriteRegisterByte(RegisterType::C, 0x24);
    WriteRegisterByte(RegisterType::D, 0x01);
    WriteRegisterByte(RegisterType::E, 0x79);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xB6);
    WriteRegisterByte(RegisterType::L, 0x9C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x82E4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9E);
    CheckRegisterByte(RegisterType::B, 0x01);
    CheckRegisterByte(RegisterType::C, 0x24);
    CheckRegisterByte(RegisterType::D, 0x01);
    CheckRegisterByte(RegisterType::E, 0x79);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xB6);
    CheckRegisterByte(RegisterType::L, 0x9C);
    WriteRegisterWord(RegisterType::PC, 0x82E5);
    WriteRegisterWord(RegisterType::SP, 0xB02E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x82E4, 0x42);
}

void test_42_020F()
{
    if (skip_test_42_020F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE52A);
    WriteRegisterWord(RegisterType::SP, 0x7915);
    WriteRegisterByte(RegisterType::A, 0xD9);
    WriteRegisterByte(RegisterType::B, 0x18);
    WriteRegisterByte(RegisterType::C, 0x1F);
    WriteRegisterByte(RegisterType::D, 0xC5);
    WriteRegisterByte(RegisterType::E, 0xCD);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xEB);
    WriteRegisterByte(RegisterType::L, 0x99);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE52A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD9);
    CheckRegisterByte(RegisterType::B, 0xC5);
    CheckRegisterByte(RegisterType::C, 0x1F);
    CheckRegisterByte(RegisterType::D, 0xC5);
    CheckRegisterByte(RegisterType::E, 0xCD);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xEB);
    CheckRegisterByte(RegisterType::L, 0x99);
    WriteRegisterWord(RegisterType::PC, 0xE52B);
    WriteRegisterWord(RegisterType::SP, 0x7915);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE52A, 0x42);
}

void test_42_0210()
{
    if (skip_test_42_0210)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9003);
    WriteRegisterWord(RegisterType::SP, 0x2583);
    WriteRegisterByte(RegisterType::A, 0x82);
    WriteRegisterByte(RegisterType::B, 0x79);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0x44);
    WriteRegisterByte(RegisterType::E, 0xB1);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xFD);
    WriteRegisterByte(RegisterType::L, 0x82);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9003, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x82);
    CheckRegisterByte(RegisterType::B, 0x44);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0x44);
    CheckRegisterByte(RegisterType::E, 0xB1);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xFD);
    CheckRegisterByte(RegisterType::L, 0x82);
    WriteRegisterWord(RegisterType::PC, 0x9004);
    WriteRegisterWord(RegisterType::SP, 0x2583);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9003, 0x42);
}

void test_42_0211()
{
    if (skip_test_42_0211)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4881);
    WriteRegisterWord(RegisterType::SP, 0xAFB1);
    WriteRegisterByte(RegisterType::A, 0x05);
    WriteRegisterByte(RegisterType::B, 0x0A);
    WriteRegisterByte(RegisterType::C, 0x00);
    WriteRegisterByte(RegisterType::D, 0x17);
    WriteRegisterByte(RegisterType::E, 0x98);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x93);
    WriteRegisterByte(RegisterType::L, 0x22);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x4881, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x05);
    CheckRegisterByte(RegisterType::B, 0x17);
    CheckRegisterByte(RegisterType::C, 0x00);
    CheckRegisterByte(RegisterType::D, 0x17);
    CheckRegisterByte(RegisterType::E, 0x98);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x93);
    CheckRegisterByte(RegisterType::L, 0x22);
    WriteRegisterWord(RegisterType::PC, 0x4882);
    WriteRegisterWord(RegisterType::SP, 0xAFB1);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4881, 0x42);
}

void test_42_0212()
{
    if (skip_test_42_0212)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9E69);
    WriteRegisterWord(RegisterType::SP, 0xD69C);
    WriteRegisterByte(RegisterType::A, 0xA9);
    WriteRegisterByte(RegisterType::B, 0x3A);
    WriteRegisterByte(RegisterType::C, 0x8E);
    WriteRegisterByte(RegisterType::D, 0x15);
    WriteRegisterByte(RegisterType::E, 0xE8);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x45);
    WriteRegisterByte(RegisterType::L, 0x57);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9E69, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA9);
    CheckRegisterByte(RegisterType::B, 0x15);
    CheckRegisterByte(RegisterType::C, 0x8E);
    CheckRegisterByte(RegisterType::D, 0x15);
    CheckRegisterByte(RegisterType::E, 0xE8);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x45);
    CheckRegisterByte(RegisterType::L, 0x57);
    WriteRegisterWord(RegisterType::PC, 0x9E6A);
    WriteRegisterWord(RegisterType::SP, 0xD69C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9E69, 0x42);
}

void test_42_0213()
{
    if (skip_test_42_0213)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x800C);
    WriteRegisterWord(RegisterType::SP, 0x11B9);
    WriteRegisterByte(RegisterType::A, 0xC7);
    WriteRegisterByte(RegisterType::B, 0x15);
    WriteRegisterByte(RegisterType::C, 0x9D);
    WriteRegisterByte(RegisterType::D, 0xF4);
    WriteRegisterByte(RegisterType::E, 0x0F);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x5F);
    WriteRegisterByte(RegisterType::L, 0x96);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x800C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC7);
    CheckRegisterByte(RegisterType::B, 0xF4);
    CheckRegisterByte(RegisterType::C, 0x9D);
    CheckRegisterByte(RegisterType::D, 0xF4);
    CheckRegisterByte(RegisterType::E, 0x0F);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x5F);
    CheckRegisterByte(RegisterType::L, 0x96);
    WriteRegisterWord(RegisterType::PC, 0x800D);
    WriteRegisterWord(RegisterType::SP, 0x11B9);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x800C, 0x42);
}

void test_42_0214()
{
    if (skip_test_42_0214)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3102);
    WriteRegisterWord(RegisterType::SP, 0xA22F);
    WriteRegisterByte(RegisterType::A, 0xB5);
    WriteRegisterByte(RegisterType::B, 0x92);
    WriteRegisterByte(RegisterType::C, 0x44);
    WriteRegisterByte(RegisterType::D, 0x8B);
    WriteRegisterByte(RegisterType::E, 0x18);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x13);
    WriteRegisterByte(RegisterType::L, 0xA6);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3102, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB5);
    CheckRegisterByte(RegisterType::B, 0x8B);
    CheckRegisterByte(RegisterType::C, 0x44);
    CheckRegisterByte(RegisterType::D, 0x8B);
    CheckRegisterByte(RegisterType::E, 0x18);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x13);
    CheckRegisterByte(RegisterType::L, 0xA6);
    WriteRegisterWord(RegisterType::PC, 0x3103);
    WriteRegisterWord(RegisterType::SP, 0xA22F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3102, 0x42);
}

void test_42_0215()
{
    if (skip_test_42_0215)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x38D6);
    WriteRegisterWord(RegisterType::SP, 0x86A2);
    WriteRegisterByte(RegisterType::A, 0xD3);
    WriteRegisterByte(RegisterType::B, 0xF4);
    WriteRegisterByte(RegisterType::C, 0xE3);
    WriteRegisterByte(RegisterType::D, 0x77);
    WriteRegisterByte(RegisterType::E, 0xF3);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x79);
    WriteRegisterByte(RegisterType::L, 0x89);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x38D6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD3);
    CheckRegisterByte(RegisterType::B, 0x77);
    CheckRegisterByte(RegisterType::C, 0xE3);
    CheckRegisterByte(RegisterType::D, 0x77);
    CheckRegisterByte(RegisterType::E, 0xF3);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x79);
    CheckRegisterByte(RegisterType::L, 0x89);
    WriteRegisterWord(RegisterType::PC, 0x38D7);
    WriteRegisterWord(RegisterType::SP, 0x86A2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x38D6, 0x42);
}

void test_42_0216()
{
    if (skip_test_42_0216)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7A70);
    WriteRegisterWord(RegisterType::SP, 0xE1C0);
    WriteRegisterByte(RegisterType::A, 0xC5);
    WriteRegisterByte(RegisterType::B, 0x35);
    WriteRegisterByte(RegisterType::C, 0x7A);
    WriteRegisterByte(RegisterType::D, 0x57);
    WriteRegisterByte(RegisterType::E, 0xE1);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x57);
    WriteRegisterByte(RegisterType::L, 0x95);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7A70, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC5);
    CheckRegisterByte(RegisterType::B, 0x57);
    CheckRegisterByte(RegisterType::C, 0x7A);
    CheckRegisterByte(RegisterType::D, 0x57);
    CheckRegisterByte(RegisterType::E, 0xE1);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x57);
    CheckRegisterByte(RegisterType::L, 0x95);
    WriteRegisterWord(RegisterType::PC, 0x7A71);
    WriteRegisterWord(RegisterType::SP, 0xE1C0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7A70, 0x42);
}

void test_42_0217()
{
    if (skip_test_42_0217)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2250);
    WriteRegisterWord(RegisterType::SP, 0x4F6F);
    WriteRegisterByte(RegisterType::A, 0x78);
    WriteRegisterByte(RegisterType::B, 0x3D);
    WriteRegisterByte(RegisterType::C, 0x7B);
    WriteRegisterByte(RegisterType::D, 0x64);
    WriteRegisterByte(RegisterType::E, 0xD7);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x06);
    WriteRegisterByte(RegisterType::L, 0x5A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2250, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x78);
    CheckRegisterByte(RegisterType::B, 0x64);
    CheckRegisterByte(RegisterType::C, 0x7B);
    CheckRegisterByte(RegisterType::D, 0x64);
    CheckRegisterByte(RegisterType::E, 0xD7);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x06);
    CheckRegisterByte(RegisterType::L, 0x5A);
    WriteRegisterWord(RegisterType::PC, 0x2251);
    WriteRegisterWord(RegisterType::SP, 0x4F6F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2250, 0x42);
}

void test_42_0218()
{
    if (skip_test_42_0218)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFBB3);
    WriteRegisterWord(RegisterType::SP, 0xD0B5);
    WriteRegisterByte(RegisterType::A, 0x9F);
    WriteRegisterByte(RegisterType::B, 0x76);
    WriteRegisterByte(RegisterType::C, 0x9E);
    WriteRegisterByte(RegisterType::D, 0x83);
    WriteRegisterByte(RegisterType::E, 0x49);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xD1);
    WriteRegisterByte(RegisterType::L, 0xB3);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xFBB3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9F);
    CheckRegisterByte(RegisterType::B, 0x83);
    CheckRegisterByte(RegisterType::C, 0x9E);
    CheckRegisterByte(RegisterType::D, 0x83);
    CheckRegisterByte(RegisterType::E, 0x49);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xD1);
    CheckRegisterByte(RegisterType::L, 0xB3);
    WriteRegisterWord(RegisterType::PC, 0xFBB4);
    WriteRegisterWord(RegisterType::SP, 0xD0B5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xFBB3, 0x42);
}

void test_42_0219()
{
    if (skip_test_42_0219)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB54A);
    WriteRegisterWord(RegisterType::SP, 0x1C08);
    WriteRegisterByte(RegisterType::A, 0xA5);
    WriteRegisterByte(RegisterType::B, 0x18);
    WriteRegisterByte(RegisterType::C, 0xDD);
    WriteRegisterByte(RegisterType::D, 0xD7);
    WriteRegisterByte(RegisterType::E, 0xA4);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x51);
    WriteRegisterByte(RegisterType::L, 0x6A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB54A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA5);
    CheckRegisterByte(RegisterType::B, 0xD7);
    CheckRegisterByte(RegisterType::C, 0xDD);
    CheckRegisterByte(RegisterType::D, 0xD7);
    CheckRegisterByte(RegisterType::E, 0xA4);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x51);
    CheckRegisterByte(RegisterType::L, 0x6A);
    WriteRegisterWord(RegisterType::PC, 0xB54B);
    WriteRegisterWord(RegisterType::SP, 0x1C08);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB54A, 0x42);
}

void test_42_021A()
{
    if (skip_test_42_021A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCE8F);
    WriteRegisterWord(RegisterType::SP, 0x90F4);
    WriteRegisterByte(RegisterType::A, 0x40);
    WriteRegisterByte(RegisterType::B, 0x6A);
    WriteRegisterByte(RegisterType::C, 0xCD);
    WriteRegisterByte(RegisterType::D, 0xB5);
    WriteRegisterByte(RegisterType::E, 0x97);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xDE);
    WriteRegisterByte(RegisterType::L, 0x8F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCE8F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x40);
    CheckRegisterByte(RegisterType::B, 0xB5);
    CheckRegisterByte(RegisterType::C, 0xCD);
    CheckRegisterByte(RegisterType::D, 0xB5);
    CheckRegisterByte(RegisterType::E, 0x97);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xDE);
    CheckRegisterByte(RegisterType::L, 0x8F);
    WriteRegisterWord(RegisterType::PC, 0xCE90);
    WriteRegisterWord(RegisterType::SP, 0x90F4);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xCE8F, 0x42);
}

void test_42_021B()
{
    if (skip_test_42_021B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x39F3);
    WriteRegisterWord(RegisterType::SP, 0xE7B6);
    WriteRegisterByte(RegisterType::A, 0x1F);
    WriteRegisterByte(RegisterType::B, 0x96);
    WriteRegisterByte(RegisterType::C, 0x7D);
    WriteRegisterByte(RegisterType::D, 0x9C);
    WriteRegisterByte(RegisterType::E, 0x0F);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xF5);
    WriteRegisterByte(RegisterType::L, 0x9D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x39F3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1F);
    CheckRegisterByte(RegisterType::B, 0x9C);
    CheckRegisterByte(RegisterType::C, 0x7D);
    CheckRegisterByte(RegisterType::D, 0x9C);
    CheckRegisterByte(RegisterType::E, 0x0F);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xF5);
    CheckRegisterByte(RegisterType::L, 0x9D);
    WriteRegisterWord(RegisterType::PC, 0x39F4);
    WriteRegisterWord(RegisterType::SP, 0xE7B6);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x39F3, 0x42);
}

void test_42_021C()
{
    if (skip_test_42_021C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBE02);
    WriteRegisterWord(RegisterType::SP, 0xA4A9);
    WriteRegisterByte(RegisterType::A, 0x74);
    WriteRegisterByte(RegisterType::B, 0x75);
    WriteRegisterByte(RegisterType::C, 0x59);
    WriteRegisterByte(RegisterType::D, 0x73);
    WriteRegisterByte(RegisterType::E, 0x3E);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x89);
    WriteRegisterByte(RegisterType::L, 0x77);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBE02, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x74);
    CheckRegisterByte(RegisterType::B, 0x73);
    CheckRegisterByte(RegisterType::C, 0x59);
    CheckRegisterByte(RegisterType::D, 0x73);
    CheckRegisterByte(RegisterType::E, 0x3E);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x89);
    CheckRegisterByte(RegisterType::L, 0x77);
    WriteRegisterWord(RegisterType::PC, 0xBE03);
    WriteRegisterWord(RegisterType::SP, 0xA4A9);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBE02, 0x42);
}

void test_42_021D()
{
    if (skip_test_42_021D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9EE4);
    WriteRegisterWord(RegisterType::SP, 0xA52E);
    WriteRegisterByte(RegisterType::A, 0x07);
    WriteRegisterByte(RegisterType::B, 0xDF);
    WriteRegisterByte(RegisterType::C, 0x4A);
    WriteRegisterByte(RegisterType::D, 0xED);
    WriteRegisterByte(RegisterType::E, 0x9F);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x95);
    WriteRegisterByte(RegisterType::L, 0x14);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9EE4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x07);
    CheckRegisterByte(RegisterType::B, 0xED);
    CheckRegisterByte(RegisterType::C, 0x4A);
    CheckRegisterByte(RegisterType::D, 0xED);
    CheckRegisterByte(RegisterType::E, 0x9F);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x95);
    CheckRegisterByte(RegisterType::L, 0x14);
    WriteRegisterWord(RegisterType::PC, 0x9EE5);
    WriteRegisterWord(RegisterType::SP, 0xA52E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9EE4, 0x42);
}

void test_42_021E()
{
    if (skip_test_42_021E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF2EE);
    WriteRegisterWord(RegisterType::SP, 0x077B);
    WriteRegisterByte(RegisterType::A, 0xF3);
    WriteRegisterByte(RegisterType::B, 0x89);
    WriteRegisterByte(RegisterType::C, 0x75);
    WriteRegisterByte(RegisterType::D, 0x2E);
    WriteRegisterByte(RegisterType::E, 0xB3);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x36);
    WriteRegisterByte(RegisterType::L, 0xDF);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF2EE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF3);
    CheckRegisterByte(RegisterType::B, 0x2E);
    CheckRegisterByte(RegisterType::C, 0x75);
    CheckRegisterByte(RegisterType::D, 0x2E);
    CheckRegisterByte(RegisterType::E, 0xB3);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x36);
    CheckRegisterByte(RegisterType::L, 0xDF);
    WriteRegisterWord(RegisterType::PC, 0xF2EF);
    WriteRegisterWord(RegisterType::SP, 0x077B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF2EE, 0x42);
}

void test_42_021F()
{
    if (skip_test_42_021F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0607);
    WriteRegisterWord(RegisterType::SP, 0xFDD8);
    WriteRegisterByte(RegisterType::A, 0x6E);
    WriteRegisterByte(RegisterType::B, 0xFC);
    WriteRegisterByte(RegisterType::C, 0xF7);
    WriteRegisterByte(RegisterType::D, 0xC6);
    WriteRegisterByte(RegisterType::E, 0x12);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xE9);
    WriteRegisterByte(RegisterType::L, 0x37);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0607, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6E);
    CheckRegisterByte(RegisterType::B, 0xC6);
    CheckRegisterByte(RegisterType::C, 0xF7);
    CheckRegisterByte(RegisterType::D, 0xC6);
    CheckRegisterByte(RegisterType::E, 0x12);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xE9);
    CheckRegisterByte(RegisterType::L, 0x37);
    WriteRegisterWord(RegisterType::PC, 0x0608);
    WriteRegisterWord(RegisterType::SP, 0xFDD8);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0607, 0x42);
}

void test_42_0220()
{
    if (skip_test_42_0220)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x85E0);
    WriteRegisterWord(RegisterType::SP, 0x935D);
    WriteRegisterByte(RegisterType::A, 0x8A);
    WriteRegisterByte(RegisterType::B, 0x27);
    WriteRegisterByte(RegisterType::C, 0xD0);
    WriteRegisterByte(RegisterType::D, 0xED);
    WriteRegisterByte(RegisterType::E, 0xAE);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xAC);
    WriteRegisterByte(RegisterType::L, 0x50);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x85E0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8A);
    CheckRegisterByte(RegisterType::B, 0xED);
    CheckRegisterByte(RegisterType::C, 0xD0);
    CheckRegisterByte(RegisterType::D, 0xED);
    CheckRegisterByte(RegisterType::E, 0xAE);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xAC);
    CheckRegisterByte(RegisterType::L, 0x50);
    WriteRegisterWord(RegisterType::PC, 0x85E1);
    WriteRegisterWord(RegisterType::SP, 0x935D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x85E0, 0x42);
}

void test_42_0221()
{
    if (skip_test_42_0221)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF6A5);
    WriteRegisterWord(RegisterType::SP, 0xF11D);
    WriteRegisterByte(RegisterType::A, 0x0D);
    WriteRegisterByte(RegisterType::B, 0xF7);
    WriteRegisterByte(RegisterType::C, 0x8E);
    WriteRegisterByte(RegisterType::D, 0x57);
    WriteRegisterByte(RegisterType::E, 0xB9);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x90);
    WriteRegisterByte(RegisterType::L, 0x20);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF6A5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0D);
    CheckRegisterByte(RegisterType::B, 0x57);
    CheckRegisterByte(RegisterType::C, 0x8E);
    CheckRegisterByte(RegisterType::D, 0x57);
    CheckRegisterByte(RegisterType::E, 0xB9);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x90);
    CheckRegisterByte(RegisterType::L, 0x20);
    WriteRegisterWord(RegisterType::PC, 0xF6A6);
    WriteRegisterWord(RegisterType::SP, 0xF11D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF6A5, 0x42);
}

void test_42_0222()
{
    if (skip_test_42_0222)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0500);
    WriteRegisterWord(RegisterType::SP, 0x4773);
    WriteRegisterByte(RegisterType::A, 0xF2);
    WriteRegisterByte(RegisterType::B, 0x39);
    WriteRegisterByte(RegisterType::C, 0x6E);
    WriteRegisterByte(RegisterType::D, 0x2C);
    WriteRegisterByte(RegisterType::E, 0x24);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x4B);
    WriteRegisterByte(RegisterType::L, 0xB6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0500, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF2);
    CheckRegisterByte(RegisterType::B, 0x2C);
    CheckRegisterByte(RegisterType::C, 0x6E);
    CheckRegisterByte(RegisterType::D, 0x2C);
    CheckRegisterByte(RegisterType::E, 0x24);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x4B);
    CheckRegisterByte(RegisterType::L, 0xB6);
    WriteRegisterWord(RegisterType::PC, 0x0501);
    WriteRegisterWord(RegisterType::SP, 0x4773);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0500, 0x42);
}

void test_42_0223()
{
    if (skip_test_42_0223)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD5CB);
    WriteRegisterWord(RegisterType::SP, 0x04B8);
    WriteRegisterByte(RegisterType::A, 0x0B);
    WriteRegisterByte(RegisterType::B, 0xB5);
    WriteRegisterByte(RegisterType::C, 0x5A);
    WriteRegisterByte(RegisterType::D, 0x0F);
    WriteRegisterByte(RegisterType::E, 0x04);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x87);
    WriteRegisterByte(RegisterType::L, 0xF2);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD5CB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0B);
    CheckRegisterByte(RegisterType::B, 0x0F);
    CheckRegisterByte(RegisterType::C, 0x5A);
    CheckRegisterByte(RegisterType::D, 0x0F);
    CheckRegisterByte(RegisterType::E, 0x04);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x87);
    CheckRegisterByte(RegisterType::L, 0xF2);
    WriteRegisterWord(RegisterType::PC, 0xD5CC);
    WriteRegisterWord(RegisterType::SP, 0x04B8);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD5CB, 0x42);
}

void test_42_0224()
{
    if (skip_test_42_0224)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC33E);
    WriteRegisterWord(RegisterType::SP, 0xCAB1);
    WriteRegisterByte(RegisterType::A, 0xA0);
    WriteRegisterByte(RegisterType::B, 0x36);
    WriteRegisterByte(RegisterType::C, 0x05);
    WriteRegisterByte(RegisterType::D, 0x9E);
    WriteRegisterByte(RegisterType::E, 0xBE);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xBA);
    WriteRegisterByte(RegisterType::L, 0xD1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC33E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA0);
    CheckRegisterByte(RegisterType::B, 0x9E);
    CheckRegisterByte(RegisterType::C, 0x05);
    CheckRegisterByte(RegisterType::D, 0x9E);
    CheckRegisterByte(RegisterType::E, 0xBE);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xBA);
    CheckRegisterByte(RegisterType::L, 0xD1);
    WriteRegisterWord(RegisterType::PC, 0xC33F);
    WriteRegisterWord(RegisterType::SP, 0xCAB1);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC33E, 0x42);
}

void test_42_0225()
{
    if (skip_test_42_0225)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8F99);
    WriteRegisterWord(RegisterType::SP, 0xD4B6);
    WriteRegisterByte(RegisterType::A, 0x55);
    WriteRegisterByte(RegisterType::B, 0xEE);
    WriteRegisterByte(RegisterType::C, 0x8A);
    WriteRegisterByte(RegisterType::D, 0xDB);
    WriteRegisterByte(RegisterType::E, 0x51);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xE5);
    WriteRegisterByte(RegisterType::L, 0x78);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8F99, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x55);
    CheckRegisterByte(RegisterType::B, 0xDB);
    CheckRegisterByte(RegisterType::C, 0x8A);
    CheckRegisterByte(RegisterType::D, 0xDB);
    CheckRegisterByte(RegisterType::E, 0x51);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xE5);
    CheckRegisterByte(RegisterType::L, 0x78);
    WriteRegisterWord(RegisterType::PC, 0x8F9A);
    WriteRegisterWord(RegisterType::SP, 0xD4B6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8F99, 0x42);
}

void test_42_0226()
{
    if (skip_test_42_0226)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE702);
    WriteRegisterWord(RegisterType::SP, 0x2A3F);
    WriteRegisterByte(RegisterType::A, 0xD4);
    WriteRegisterByte(RegisterType::B, 0x91);
    WriteRegisterByte(RegisterType::C, 0x3E);
    WriteRegisterByte(RegisterType::D, 0x5D);
    WriteRegisterByte(RegisterType::E, 0x09);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xEA);
    WriteRegisterByte(RegisterType::L, 0xBF);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE702, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD4);
    CheckRegisterByte(RegisterType::B, 0x5D);
    CheckRegisterByte(RegisterType::C, 0x3E);
    CheckRegisterByte(RegisterType::D, 0x5D);
    CheckRegisterByte(RegisterType::E, 0x09);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xEA);
    CheckRegisterByte(RegisterType::L, 0xBF);
    WriteRegisterWord(RegisterType::PC, 0xE703);
    WriteRegisterWord(RegisterType::SP, 0x2A3F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE702, 0x42);
}

void test_42_0227()
{
    if (skip_test_42_0227)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x23B2);
    WriteRegisterWord(RegisterType::SP, 0xC3EA);
    WriteRegisterByte(RegisterType::A, 0x65);
    WriteRegisterByte(RegisterType::B, 0xDF);
    WriteRegisterByte(RegisterType::C, 0xC9);
    WriteRegisterByte(RegisterType::D, 0x60);
    WriteRegisterByte(RegisterType::E, 0xDC);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x6C);
    WriteRegisterByte(RegisterType::L, 0xB8);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x23B2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x65);
    CheckRegisterByte(RegisterType::B, 0x60);
    CheckRegisterByte(RegisterType::C, 0xC9);
    CheckRegisterByte(RegisterType::D, 0x60);
    CheckRegisterByte(RegisterType::E, 0xDC);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x6C);
    CheckRegisterByte(RegisterType::L, 0xB8);
    WriteRegisterWord(RegisterType::PC, 0x23B3);
    WriteRegisterWord(RegisterType::SP, 0xC3EA);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x23B2, 0x42);
}

void test_42_0228()
{
    if (skip_test_42_0228)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3090);
    WriteRegisterWord(RegisterType::SP, 0xFF81);
    WriteRegisterByte(RegisterType::A, 0x1F);
    WriteRegisterByte(RegisterType::B, 0x30);
    WriteRegisterByte(RegisterType::C, 0xA3);
    WriteRegisterByte(RegisterType::D, 0xFD);
    WriteRegisterByte(RegisterType::E, 0xFA);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xD9);
    WriteRegisterByte(RegisterType::L, 0x9F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3090, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1F);
    CheckRegisterByte(RegisterType::B, 0xFD);
    CheckRegisterByte(RegisterType::C, 0xA3);
    CheckRegisterByte(RegisterType::D, 0xFD);
    CheckRegisterByte(RegisterType::E, 0xFA);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xD9);
    CheckRegisterByte(RegisterType::L, 0x9F);
    WriteRegisterWord(RegisterType::PC, 0x3091);
    WriteRegisterWord(RegisterType::SP, 0xFF81);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3090, 0x42);
}

void test_42_0229()
{
    if (skip_test_42_0229)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3D3C);
    WriteRegisterWord(RegisterType::SP, 0x1F8B);
    WriteRegisterByte(RegisterType::A, 0x03);
    WriteRegisterByte(RegisterType::B, 0x29);
    WriteRegisterByte(RegisterType::C, 0x3D);
    WriteRegisterByte(RegisterType::D, 0x71);
    WriteRegisterByte(RegisterType::E, 0x9D);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x33);
    WriteRegisterByte(RegisterType::L, 0xBE);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3D3C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x03);
    CheckRegisterByte(RegisterType::B, 0x71);
    CheckRegisterByte(RegisterType::C, 0x3D);
    CheckRegisterByte(RegisterType::D, 0x71);
    CheckRegisterByte(RegisterType::E, 0x9D);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x33);
    CheckRegisterByte(RegisterType::L, 0xBE);
    WriteRegisterWord(RegisterType::PC, 0x3D3D);
    WriteRegisterWord(RegisterType::SP, 0x1F8B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3D3C, 0x42);
}

void test_42_022A()
{
    if (skip_test_42_022A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF88F);
    WriteRegisterWord(RegisterType::SP, 0xA62A);
    WriteRegisterByte(RegisterType::A, 0x88);
    WriteRegisterByte(RegisterType::B, 0x75);
    WriteRegisterByte(RegisterType::C, 0xB2);
    WriteRegisterByte(RegisterType::D, 0x0E);
    WriteRegisterByte(RegisterType::E, 0xB7);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x76);
    WriteRegisterByte(RegisterType::L, 0xCB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF88F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x88);
    CheckRegisterByte(RegisterType::B, 0x0E);
    CheckRegisterByte(RegisterType::C, 0xB2);
    CheckRegisterByte(RegisterType::D, 0x0E);
    CheckRegisterByte(RegisterType::E, 0xB7);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x76);
    CheckRegisterByte(RegisterType::L, 0xCB);
    WriteRegisterWord(RegisterType::PC, 0xF890);
    WriteRegisterWord(RegisterType::SP, 0xA62A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF88F, 0x42);
}

void test_42_022B()
{
    if (skip_test_42_022B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB769);
    WriteRegisterWord(RegisterType::SP, 0x6DC5);
    WriteRegisterByte(RegisterType::A, 0x0F);
    WriteRegisterByte(RegisterType::B, 0x48);
    WriteRegisterByte(RegisterType::C, 0xDB);
    WriteRegisterByte(RegisterType::D, 0xFC);
    WriteRegisterByte(RegisterType::E, 0xD8);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x28);
    WriteRegisterByte(RegisterType::L, 0x4F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB769, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0F);
    CheckRegisterByte(RegisterType::B, 0xFC);
    CheckRegisterByte(RegisterType::C, 0xDB);
    CheckRegisterByte(RegisterType::D, 0xFC);
    CheckRegisterByte(RegisterType::E, 0xD8);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x28);
    CheckRegisterByte(RegisterType::L, 0x4F);
    WriteRegisterWord(RegisterType::PC, 0xB76A);
    WriteRegisterWord(RegisterType::SP, 0x6DC5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB769, 0x42);
}

void test_42_022C()
{
    if (skip_test_42_022C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB172);
    WriteRegisterWord(RegisterType::SP, 0x39D4);
    WriteRegisterByte(RegisterType::A, 0x98);
    WriteRegisterByte(RegisterType::B, 0x1C);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0x3C);
    WriteRegisterByte(RegisterType::E, 0xA9);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x9F);
    WriteRegisterByte(RegisterType::L, 0x92);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB172, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x98);
    CheckRegisterByte(RegisterType::B, 0x3C);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0x3C);
    CheckRegisterByte(RegisterType::E, 0xA9);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x9F);
    CheckRegisterByte(RegisterType::L, 0x92);
    WriteRegisterWord(RegisterType::PC, 0xB173);
    WriteRegisterWord(RegisterType::SP, 0x39D4);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB172, 0x42);
}

void test_42_022D()
{
    if (skip_test_42_022D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFDA9);
    WriteRegisterWord(RegisterType::SP, 0xC24C);
    WriteRegisterByte(RegisterType::A, 0x49);
    WriteRegisterByte(RegisterType::B, 0x8A);
    WriteRegisterByte(RegisterType::C, 0x3D);
    WriteRegisterByte(RegisterType::D, 0x57);
    WriteRegisterByte(RegisterType::E, 0x7E);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xFD);
    WriteRegisterByte(RegisterType::L, 0xF5);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xFDA9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x49);
    CheckRegisterByte(RegisterType::B, 0x57);
    CheckRegisterByte(RegisterType::C, 0x3D);
    CheckRegisterByte(RegisterType::D, 0x57);
    CheckRegisterByte(RegisterType::E, 0x7E);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xFD);
    CheckRegisterByte(RegisterType::L, 0xF5);
    WriteRegisterWord(RegisterType::PC, 0xFDAA);
    WriteRegisterWord(RegisterType::SP, 0xC24C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xFDA9, 0x42);
}

void test_42_022E()
{
    if (skip_test_42_022E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4EDF);
    WriteRegisterWord(RegisterType::SP, 0xE3EB);
    WriteRegisterByte(RegisterType::A, 0xBE);
    WriteRegisterByte(RegisterType::B, 0x4F);
    WriteRegisterByte(RegisterType::C, 0x6B);
    WriteRegisterByte(RegisterType::D, 0x90);
    WriteRegisterByte(RegisterType::E, 0xBA);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xD8);
    WriteRegisterByte(RegisterType::L, 0xF2);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4EDF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBE);
    CheckRegisterByte(RegisterType::B, 0x90);
    CheckRegisterByte(RegisterType::C, 0x6B);
    CheckRegisterByte(RegisterType::D, 0x90);
    CheckRegisterByte(RegisterType::E, 0xBA);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xD8);
    CheckRegisterByte(RegisterType::L, 0xF2);
    WriteRegisterWord(RegisterType::PC, 0x4EE0);
    WriteRegisterWord(RegisterType::SP, 0xE3EB);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x4EDF, 0x42);
}

void test_42_022F()
{
    if (skip_test_42_022F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5BAD);
    WriteRegisterWord(RegisterType::SP, 0x3A62);
    WriteRegisterByte(RegisterType::A, 0xC9);
    WriteRegisterByte(RegisterType::B, 0x53);
    WriteRegisterByte(RegisterType::C, 0x56);
    WriteRegisterByte(RegisterType::D, 0x64);
    WriteRegisterByte(RegisterType::E, 0x64);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x74);
    WriteRegisterByte(RegisterType::L, 0x34);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5BAD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC9);
    CheckRegisterByte(RegisterType::B, 0x64);
    CheckRegisterByte(RegisterType::C, 0x56);
    CheckRegisterByte(RegisterType::D, 0x64);
    CheckRegisterByte(RegisterType::E, 0x64);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x74);
    CheckRegisterByte(RegisterType::L, 0x34);
    WriteRegisterWord(RegisterType::PC, 0x5BAE);
    WriteRegisterWord(RegisterType::SP, 0x3A62);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5BAD, 0x42);
}

void test_42_0230()
{
    if (skip_test_42_0230)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x97C6);
    WriteRegisterWord(RegisterType::SP, 0x46D4);
    WriteRegisterByte(RegisterType::A, 0x74);
    WriteRegisterByte(RegisterType::B, 0xF9);
    WriteRegisterByte(RegisterType::C, 0xB8);
    WriteRegisterByte(RegisterType::D, 0xC0);
    WriteRegisterByte(RegisterType::E, 0x39);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x6A);
    WriteRegisterByte(RegisterType::L, 0xCD);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x97C6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x74);
    CheckRegisterByte(RegisterType::B, 0xC0);
    CheckRegisterByte(RegisterType::C, 0xB8);
    CheckRegisterByte(RegisterType::D, 0xC0);
    CheckRegisterByte(RegisterType::E, 0x39);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x6A);
    CheckRegisterByte(RegisterType::L, 0xCD);
    WriteRegisterWord(RegisterType::PC, 0x97C7);
    WriteRegisterWord(RegisterType::SP, 0x46D4);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x97C6, 0x42);
}

void test_42_0231()
{
    if (skip_test_42_0231)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE5A5);
    WriteRegisterWord(RegisterType::SP, 0xD47A);
    WriteRegisterByte(RegisterType::A, 0x02);
    WriteRegisterByte(RegisterType::B, 0x45);
    WriteRegisterByte(RegisterType::C, 0x50);
    WriteRegisterByte(RegisterType::D, 0x40);
    WriteRegisterByte(RegisterType::E, 0x2B);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x0E);
    WriteRegisterByte(RegisterType::L, 0x09);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE5A5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x02);
    CheckRegisterByte(RegisterType::B, 0x40);
    CheckRegisterByte(RegisterType::C, 0x50);
    CheckRegisterByte(RegisterType::D, 0x40);
    CheckRegisterByte(RegisterType::E, 0x2B);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x0E);
    CheckRegisterByte(RegisterType::L, 0x09);
    WriteRegisterWord(RegisterType::PC, 0xE5A6);
    WriteRegisterWord(RegisterType::SP, 0xD47A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE5A5, 0x42);
}

void test_42_0232()
{
    if (skip_test_42_0232)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAFFE);
    WriteRegisterWord(RegisterType::SP, 0xBAF8);
    WriteRegisterByte(RegisterType::A, 0x06);
    WriteRegisterByte(RegisterType::B, 0x5D);
    WriteRegisterByte(RegisterType::C, 0xBF);
    WriteRegisterByte(RegisterType::D, 0x17);
    WriteRegisterByte(RegisterType::E, 0x0B);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xEF);
    WriteRegisterByte(RegisterType::L, 0xFB);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xAFFE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x06);
    CheckRegisterByte(RegisterType::B, 0x17);
    CheckRegisterByte(RegisterType::C, 0xBF);
    CheckRegisterByte(RegisterType::D, 0x17);
    CheckRegisterByte(RegisterType::E, 0x0B);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xEF);
    CheckRegisterByte(RegisterType::L, 0xFB);
    WriteRegisterWord(RegisterType::PC, 0xAFFF);
    WriteRegisterWord(RegisterType::SP, 0xBAF8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAFFE, 0x42);
}

void test_42_0233()
{
    if (skip_test_42_0233)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1D6E);
    WriteRegisterWord(RegisterType::SP, 0x122C);
    WriteRegisterByte(RegisterType::A, 0x66);
    WriteRegisterByte(RegisterType::B, 0x24);
    WriteRegisterByte(RegisterType::C, 0xE7);
    WriteRegisterByte(RegisterType::D, 0x68);
    WriteRegisterByte(RegisterType::E, 0x23);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xA8);
    WriteRegisterByte(RegisterType::L, 0x5F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1D6E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x66);
    CheckRegisterByte(RegisterType::B, 0x68);
    CheckRegisterByte(RegisterType::C, 0xE7);
    CheckRegisterByte(RegisterType::D, 0x68);
    CheckRegisterByte(RegisterType::E, 0x23);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xA8);
    CheckRegisterByte(RegisterType::L, 0x5F);
    WriteRegisterWord(RegisterType::PC, 0x1D6F);
    WriteRegisterWord(RegisterType::SP, 0x122C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1D6E, 0x42);
}

void test_42_0234()
{
    if (skip_test_42_0234)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEE31);
    WriteRegisterWord(RegisterType::SP, 0x0690);
    WriteRegisterByte(RegisterType::A, 0xDB);
    WriteRegisterByte(RegisterType::B, 0x1F);
    WriteRegisterByte(RegisterType::C, 0x42);
    WriteRegisterByte(RegisterType::D, 0xCD);
    WriteRegisterByte(RegisterType::E, 0x2E);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x55);
    WriteRegisterByte(RegisterType::L, 0xC0);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xEE31, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDB);
    CheckRegisterByte(RegisterType::B, 0xCD);
    CheckRegisterByte(RegisterType::C, 0x42);
    CheckRegisterByte(RegisterType::D, 0xCD);
    CheckRegisterByte(RegisterType::E, 0x2E);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x55);
    CheckRegisterByte(RegisterType::L, 0xC0);
    WriteRegisterWord(RegisterType::PC, 0xEE32);
    WriteRegisterWord(RegisterType::SP, 0x0690);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xEE31, 0x42);
}

void test_42_0235()
{
    if (skip_test_42_0235)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCCEF);
    WriteRegisterWord(RegisterType::SP, 0xE671);
    WriteRegisterByte(RegisterType::A, 0xA6);
    WriteRegisterByte(RegisterType::B, 0x7E);
    WriteRegisterByte(RegisterType::C, 0x5E);
    WriteRegisterByte(RegisterType::D, 0x8D);
    WriteRegisterByte(RegisterType::E, 0x9C);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xF4);
    WriteRegisterByte(RegisterType::L, 0xA9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCCEF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA6);
    CheckRegisterByte(RegisterType::B, 0x8D);
    CheckRegisterByte(RegisterType::C, 0x5E);
    CheckRegisterByte(RegisterType::D, 0x8D);
    CheckRegisterByte(RegisterType::E, 0x9C);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xF4);
    CheckRegisterByte(RegisterType::L, 0xA9);
    WriteRegisterWord(RegisterType::PC, 0xCCF0);
    WriteRegisterWord(RegisterType::SP, 0xE671);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xCCEF, 0x42);
}

void test_42_0236()
{
    if (skip_test_42_0236)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1C57);
    WriteRegisterWord(RegisterType::SP, 0x2932);
    WriteRegisterByte(RegisterType::A, 0xFA);
    WriteRegisterByte(RegisterType::B, 0xB5);
    WriteRegisterByte(RegisterType::C, 0x5E);
    WriteRegisterByte(RegisterType::D, 0xF6);
    WriteRegisterByte(RegisterType::E, 0x24);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x86);
    WriteRegisterByte(RegisterType::L, 0xE4);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1C57, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFA);
    CheckRegisterByte(RegisterType::B, 0xF6);
    CheckRegisterByte(RegisterType::C, 0x5E);
    CheckRegisterByte(RegisterType::D, 0xF6);
    CheckRegisterByte(RegisterType::E, 0x24);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x86);
    CheckRegisterByte(RegisterType::L, 0xE4);
    WriteRegisterWord(RegisterType::PC, 0x1C58);
    WriteRegisterWord(RegisterType::SP, 0x2932);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1C57, 0x42);
}

void test_42_0237()
{
    if (skip_test_42_0237)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x16F5);
    WriteRegisterWord(RegisterType::SP, 0x6792);
    WriteRegisterByte(RegisterType::A, 0x52);
    WriteRegisterByte(RegisterType::B, 0x6C);
    WriteRegisterByte(RegisterType::C, 0x25);
    WriteRegisterByte(RegisterType::D, 0xD3);
    WriteRegisterByte(RegisterType::E, 0xF1);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x73);
    WriteRegisterByte(RegisterType::L, 0xFA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x16F5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x52);
    CheckRegisterByte(RegisterType::B, 0xD3);
    CheckRegisterByte(RegisterType::C, 0x25);
    CheckRegisterByte(RegisterType::D, 0xD3);
    CheckRegisterByte(RegisterType::E, 0xF1);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x73);
    CheckRegisterByte(RegisterType::L, 0xFA);
    WriteRegisterWord(RegisterType::PC, 0x16F6);
    WriteRegisterWord(RegisterType::SP, 0x6792);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x16F5, 0x42);
}

void test_42_0238()
{
    if (skip_test_42_0238)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x94DC);
    WriteRegisterWord(RegisterType::SP, 0xE727);
    WriteRegisterByte(RegisterType::A, 0xEA);
    WriteRegisterByte(RegisterType::B, 0x51);
    WriteRegisterByte(RegisterType::C, 0x94);
    WriteRegisterByte(RegisterType::D, 0x88);
    WriteRegisterByte(RegisterType::E, 0x11);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xF2);
    WriteRegisterByte(RegisterType::L, 0xF1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x94DC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEA);
    CheckRegisterByte(RegisterType::B, 0x88);
    CheckRegisterByte(RegisterType::C, 0x94);
    CheckRegisterByte(RegisterType::D, 0x88);
    CheckRegisterByte(RegisterType::E, 0x11);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xF2);
    CheckRegisterByte(RegisterType::L, 0xF1);
    WriteRegisterWord(RegisterType::PC, 0x94DD);
    WriteRegisterWord(RegisterType::SP, 0xE727);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x94DC, 0x42);
}

void test_42_0239()
{
    if (skip_test_42_0239)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x94D9);
    WriteRegisterWord(RegisterType::SP, 0x0E8C);
    WriteRegisterByte(RegisterType::A, 0xFA);
    WriteRegisterByte(RegisterType::B, 0xA1);
    WriteRegisterByte(RegisterType::C, 0x52);
    WriteRegisterByte(RegisterType::D, 0x0A);
    WriteRegisterByte(RegisterType::E, 0x4A);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x1C);
    WriteRegisterByte(RegisterType::L, 0x97);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x94D9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFA);
    CheckRegisterByte(RegisterType::B, 0x0A);
    CheckRegisterByte(RegisterType::C, 0x52);
    CheckRegisterByte(RegisterType::D, 0x0A);
    CheckRegisterByte(RegisterType::E, 0x4A);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x1C);
    CheckRegisterByte(RegisterType::L, 0x97);
    WriteRegisterWord(RegisterType::PC, 0x94DA);
    WriteRegisterWord(RegisterType::SP, 0x0E8C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x94D9, 0x42);
}

void test_42_023A()
{
    if (skip_test_42_023A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x210C);
    WriteRegisterWord(RegisterType::SP, 0x1528);
    WriteRegisterByte(RegisterType::A, 0xE9);
    WriteRegisterByte(RegisterType::B, 0x80);
    WriteRegisterByte(RegisterType::C, 0x74);
    WriteRegisterByte(RegisterType::D, 0x94);
    WriteRegisterByte(RegisterType::E, 0x74);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xEF);
    WriteRegisterByte(RegisterType::L, 0xEC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x210C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE9);
    CheckRegisterByte(RegisterType::B, 0x94);
    CheckRegisterByte(RegisterType::C, 0x74);
    CheckRegisterByte(RegisterType::D, 0x94);
    CheckRegisterByte(RegisterType::E, 0x74);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xEF);
    CheckRegisterByte(RegisterType::L, 0xEC);
    WriteRegisterWord(RegisterType::PC, 0x210D);
    WriteRegisterWord(RegisterType::SP, 0x1528);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x210C, 0x42);
}

void test_42_023B()
{
    if (skip_test_42_023B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDDAC);
    WriteRegisterWord(RegisterType::SP, 0x0EE7);
    WriteRegisterByte(RegisterType::A, 0x1E);
    WriteRegisterByte(RegisterType::B, 0x72);
    WriteRegisterByte(RegisterType::C, 0xD8);
    WriteRegisterByte(RegisterType::D, 0x91);
    WriteRegisterByte(RegisterType::E, 0x79);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xEF);
    WriteRegisterByte(RegisterType::L, 0xC4);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDDAC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1E);
    CheckRegisterByte(RegisterType::B, 0x91);
    CheckRegisterByte(RegisterType::C, 0xD8);
    CheckRegisterByte(RegisterType::D, 0x91);
    CheckRegisterByte(RegisterType::E, 0x79);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xEF);
    CheckRegisterByte(RegisterType::L, 0xC4);
    WriteRegisterWord(RegisterType::PC, 0xDDAD);
    WriteRegisterWord(RegisterType::SP, 0x0EE7);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDDAC, 0x42);
}

void test_42_023C()
{
    if (skip_test_42_023C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5914);
    WriteRegisterWord(RegisterType::SP, 0xC4FB);
    WriteRegisterByte(RegisterType::A, 0xE2);
    WriteRegisterByte(RegisterType::B, 0x9F);
    WriteRegisterByte(RegisterType::C, 0x35);
    WriteRegisterByte(RegisterType::D, 0xC1);
    WriteRegisterByte(RegisterType::E, 0xFD);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x34);
    WriteRegisterByte(RegisterType::L, 0xAA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5914, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE2);
    CheckRegisterByte(RegisterType::B, 0xC1);
    CheckRegisterByte(RegisterType::C, 0x35);
    CheckRegisterByte(RegisterType::D, 0xC1);
    CheckRegisterByte(RegisterType::E, 0xFD);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x34);
    CheckRegisterByte(RegisterType::L, 0xAA);
    WriteRegisterWord(RegisterType::PC, 0x5915);
    WriteRegisterWord(RegisterType::SP, 0xC4FB);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5914, 0x42);
}

void test_42_023D()
{
    if (skip_test_42_023D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x174D);
    WriteRegisterWord(RegisterType::SP, 0xA20D);
    WriteRegisterByte(RegisterType::A, 0xE5);
    WriteRegisterByte(RegisterType::B, 0x34);
    WriteRegisterByte(RegisterType::C, 0x3B);
    WriteRegisterByte(RegisterType::D, 0x52);
    WriteRegisterByte(RegisterType::E, 0x45);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xB7);
    WriteRegisterByte(RegisterType::L, 0xF8);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x174D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE5);
    CheckRegisterByte(RegisterType::B, 0x52);
    CheckRegisterByte(RegisterType::C, 0x3B);
    CheckRegisterByte(RegisterType::D, 0x52);
    CheckRegisterByte(RegisterType::E, 0x45);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xB7);
    CheckRegisterByte(RegisterType::L, 0xF8);
    WriteRegisterWord(RegisterType::PC, 0x174E);
    WriteRegisterWord(RegisterType::SP, 0xA20D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x174D, 0x42);
}

void test_42_023E()
{
    if (skip_test_42_023E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xADA6);
    WriteRegisterWord(RegisterType::SP, 0x714F);
    WriteRegisterByte(RegisterType::A, 0x9E);
    WriteRegisterByte(RegisterType::B, 0x28);
    WriteRegisterByte(RegisterType::C, 0xE4);
    WriteRegisterByte(RegisterType::D, 0x85);
    WriteRegisterByte(RegisterType::E, 0xC1);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x84);
    WriteRegisterByte(RegisterType::L, 0xCD);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xADA6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9E);
    CheckRegisterByte(RegisterType::B, 0x85);
    CheckRegisterByte(RegisterType::C, 0xE4);
    CheckRegisterByte(RegisterType::D, 0x85);
    CheckRegisterByte(RegisterType::E, 0xC1);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x84);
    CheckRegisterByte(RegisterType::L, 0xCD);
    WriteRegisterWord(RegisterType::PC, 0xADA7);
    WriteRegisterWord(RegisterType::SP, 0x714F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xADA6, 0x42);
}

void test_42_023F()
{
    if (skip_test_42_023F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0DD1);
    WriteRegisterWord(RegisterType::SP, 0xE900);
    WriteRegisterByte(RegisterType::A, 0x81);
    WriteRegisterByte(RegisterType::B, 0x9E);
    WriteRegisterByte(RegisterType::C, 0x22);
    WriteRegisterByte(RegisterType::D, 0x01);
    WriteRegisterByte(RegisterType::E, 0x24);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xA8);
    WriteRegisterByte(RegisterType::L, 0x47);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0DD1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x81);
    CheckRegisterByte(RegisterType::B, 0x01);
    CheckRegisterByte(RegisterType::C, 0x22);
    CheckRegisterByte(RegisterType::D, 0x01);
    CheckRegisterByte(RegisterType::E, 0x24);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xA8);
    CheckRegisterByte(RegisterType::L, 0x47);
    WriteRegisterWord(RegisterType::PC, 0x0DD2);
    WriteRegisterWord(RegisterType::SP, 0xE900);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0DD1, 0x42);
}

void test_42_0240()
{
    if (skip_test_42_0240)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD6C3);
    WriteRegisterWord(RegisterType::SP, 0x74F2);
    WriteRegisterByte(RegisterType::A, 0x54);
    WriteRegisterByte(RegisterType::B, 0x35);
    WriteRegisterByte(RegisterType::C, 0xC9);
    WriteRegisterByte(RegisterType::D, 0x0A);
    WriteRegisterByte(RegisterType::E, 0x63);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x08);
    WriteRegisterByte(RegisterType::L, 0xAC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xD6C3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x54);
    CheckRegisterByte(RegisterType::B, 0x0A);
    CheckRegisterByte(RegisterType::C, 0xC9);
    CheckRegisterByte(RegisterType::D, 0x0A);
    CheckRegisterByte(RegisterType::E, 0x63);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x08);
    CheckRegisterByte(RegisterType::L, 0xAC);
    WriteRegisterWord(RegisterType::PC, 0xD6C4);
    WriteRegisterWord(RegisterType::SP, 0x74F2);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD6C3, 0x42);
}

void test_42_0241()
{
    if (skip_test_42_0241)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x338F);
    WriteRegisterWord(RegisterType::SP, 0x7458);
    WriteRegisterByte(RegisterType::A, 0xB2);
    WriteRegisterByte(RegisterType::B, 0x1C);
    WriteRegisterByte(RegisterType::C, 0x35);
    WriteRegisterByte(RegisterType::D, 0xD7);
    WriteRegisterByte(RegisterType::E, 0x13);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xB8);
    WriteRegisterByte(RegisterType::L, 0x55);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x338F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB2);
    CheckRegisterByte(RegisterType::B, 0xD7);
    CheckRegisterByte(RegisterType::C, 0x35);
    CheckRegisterByte(RegisterType::D, 0xD7);
    CheckRegisterByte(RegisterType::E, 0x13);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xB8);
    CheckRegisterByte(RegisterType::L, 0x55);
    WriteRegisterWord(RegisterType::PC, 0x3390);
    WriteRegisterWord(RegisterType::SP, 0x7458);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x338F, 0x42);
}

void test_42_0242()
{
    if (skip_test_42_0242)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x994E);
    WriteRegisterWord(RegisterType::SP, 0x39EA);
    WriteRegisterByte(RegisterType::A, 0x80);
    WriteRegisterByte(RegisterType::B, 0x48);
    WriteRegisterByte(RegisterType::C, 0xEF);
    WriteRegisterByte(RegisterType::D, 0x23);
    WriteRegisterByte(RegisterType::E, 0x87);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x03);
    WriteRegisterByte(RegisterType::L, 0x2D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x994E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x80);
    CheckRegisterByte(RegisterType::B, 0x23);
    CheckRegisterByte(RegisterType::C, 0xEF);
    CheckRegisterByte(RegisterType::D, 0x23);
    CheckRegisterByte(RegisterType::E, 0x87);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x03);
    CheckRegisterByte(RegisterType::L, 0x2D);
    WriteRegisterWord(RegisterType::PC, 0x994F);
    WriteRegisterWord(RegisterType::SP, 0x39EA);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x994E, 0x42);
}

void test_42_0243()
{
    if (skip_test_42_0243)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA9D8);
    WriteRegisterWord(RegisterType::SP, 0x22FB);
    WriteRegisterByte(RegisterType::A, 0x98);
    WriteRegisterByte(RegisterType::B, 0xCF);
    WriteRegisterByte(RegisterType::C, 0x68);
    WriteRegisterByte(RegisterType::D, 0x1E);
    WriteRegisterByte(RegisterType::E, 0x83);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x63);
    WriteRegisterByte(RegisterType::L, 0x72);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA9D8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x98);
    CheckRegisterByte(RegisterType::B, 0x1E);
    CheckRegisterByte(RegisterType::C, 0x68);
    CheckRegisterByte(RegisterType::D, 0x1E);
    CheckRegisterByte(RegisterType::E, 0x83);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x63);
    CheckRegisterByte(RegisterType::L, 0x72);
    WriteRegisterWord(RegisterType::PC, 0xA9D9);
    WriteRegisterWord(RegisterType::SP, 0x22FB);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA9D8, 0x42);
}

void test_42_0244()
{
    if (skip_test_42_0244)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3948);
    WriteRegisterWord(RegisterType::SP, 0x0167);
    WriteRegisterByte(RegisterType::A, 0xED);
    WriteRegisterByte(RegisterType::B, 0x0A);
    WriteRegisterByte(RegisterType::C, 0x7A);
    WriteRegisterByte(RegisterType::D, 0x02);
    WriteRegisterByte(RegisterType::E, 0x31);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xE3);
    WriteRegisterByte(RegisterType::L, 0x70);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3948, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xED);
    CheckRegisterByte(RegisterType::B, 0x02);
    CheckRegisterByte(RegisterType::C, 0x7A);
    CheckRegisterByte(RegisterType::D, 0x02);
    CheckRegisterByte(RegisterType::E, 0x31);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xE3);
    CheckRegisterByte(RegisterType::L, 0x70);
    WriteRegisterWord(RegisterType::PC, 0x3949);
    WriteRegisterWord(RegisterType::SP, 0x0167);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3948, 0x42);
}

void test_42_0245()
{
    if (skip_test_42_0245)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC936);
    WriteRegisterWord(RegisterType::SP, 0x4EB0);
    WriteRegisterByte(RegisterType::A, 0x1F);
    WriteRegisterByte(RegisterType::B, 0x7F);
    WriteRegisterByte(RegisterType::C, 0xE8);
    WriteRegisterByte(RegisterType::D, 0x65);
    WriteRegisterByte(RegisterType::E, 0xF2);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xB7);
    WriteRegisterByte(RegisterType::L, 0xB6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC936, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1F);
    CheckRegisterByte(RegisterType::B, 0x65);
    CheckRegisterByte(RegisterType::C, 0xE8);
    CheckRegisterByte(RegisterType::D, 0x65);
    CheckRegisterByte(RegisterType::E, 0xF2);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xB7);
    CheckRegisterByte(RegisterType::L, 0xB6);
    WriteRegisterWord(RegisterType::PC, 0xC937);
    WriteRegisterWord(RegisterType::SP, 0x4EB0);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC936, 0x42);
}

void test_42_0246()
{
    if (skip_test_42_0246)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x69F3);
    WriteRegisterWord(RegisterType::SP, 0x333A);
    WriteRegisterByte(RegisterType::A, 0xA2);
    WriteRegisterByte(RegisterType::B, 0x0B);
    WriteRegisterByte(RegisterType::C, 0xD2);
    WriteRegisterByte(RegisterType::D, 0x82);
    WriteRegisterByte(RegisterType::E, 0xCB);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x56);
    WriteRegisterByte(RegisterType::L, 0x5F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x69F3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA2);
    CheckRegisterByte(RegisterType::B, 0x82);
    CheckRegisterByte(RegisterType::C, 0xD2);
    CheckRegisterByte(RegisterType::D, 0x82);
    CheckRegisterByte(RegisterType::E, 0xCB);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x56);
    CheckRegisterByte(RegisterType::L, 0x5F);
    WriteRegisterWord(RegisterType::PC, 0x69F4);
    WriteRegisterWord(RegisterType::SP, 0x333A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x69F3, 0x42);
}

void test_42_0247()
{
    if (skip_test_42_0247)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x562F);
    WriteRegisterWord(RegisterType::SP, 0x28E1);
    WriteRegisterByte(RegisterType::A, 0x8F);
    WriteRegisterByte(RegisterType::B, 0x59);
    WriteRegisterByte(RegisterType::C, 0xE8);
    WriteRegisterByte(RegisterType::D, 0x14);
    WriteRegisterByte(RegisterType::E, 0x43);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xF2);
    WriteRegisterByte(RegisterType::L, 0x9C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x562F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8F);
    CheckRegisterByte(RegisterType::B, 0x14);
    CheckRegisterByte(RegisterType::C, 0xE8);
    CheckRegisterByte(RegisterType::D, 0x14);
    CheckRegisterByte(RegisterType::E, 0x43);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xF2);
    CheckRegisterByte(RegisterType::L, 0x9C);
    WriteRegisterWord(RegisterType::PC, 0x5630);
    WriteRegisterWord(RegisterType::SP, 0x28E1);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x562F, 0x42);
}

void test_42_0248()
{
    if (skip_test_42_0248)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6B7B);
    WriteRegisterWord(RegisterType::SP, 0xA8F8);
    WriteRegisterByte(RegisterType::A, 0x40);
    WriteRegisterByte(RegisterType::B, 0x32);
    WriteRegisterByte(RegisterType::C, 0x61);
    WriteRegisterByte(RegisterType::D, 0x33);
    WriteRegisterByte(RegisterType::E, 0x57);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x63);
    WriteRegisterByte(RegisterType::L, 0x9A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6B7B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x40);
    CheckRegisterByte(RegisterType::B, 0x33);
    CheckRegisterByte(RegisterType::C, 0x61);
    CheckRegisterByte(RegisterType::D, 0x33);
    CheckRegisterByte(RegisterType::E, 0x57);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x63);
    CheckRegisterByte(RegisterType::L, 0x9A);
    WriteRegisterWord(RegisterType::PC, 0x6B7C);
    WriteRegisterWord(RegisterType::SP, 0xA8F8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6B7B, 0x42);
}

void test_42_0249()
{
    if (skip_test_42_0249)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x79DA);
    WriteRegisterWord(RegisterType::SP, 0x0557);
    WriteRegisterByte(RegisterType::A, 0xEC);
    WriteRegisterByte(RegisterType::B, 0x9C);
    WriteRegisterByte(RegisterType::C, 0xE4);
    WriteRegisterByte(RegisterType::D, 0x06);
    WriteRegisterByte(RegisterType::E, 0x68);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0xAB);
    WriteRegisterByte(RegisterType::L, 0xF8);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x79DA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEC);
    CheckRegisterByte(RegisterType::B, 0x06);
    CheckRegisterByte(RegisterType::C, 0xE4);
    CheckRegisterByte(RegisterType::D, 0x06);
    CheckRegisterByte(RegisterType::E, 0x68);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0xAB);
    CheckRegisterByte(RegisterType::L, 0xF8);
    WriteRegisterWord(RegisterType::PC, 0x79DB);
    WriteRegisterWord(RegisterType::SP, 0x0557);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x79DA, 0x42);
}

void test_42_024A()
{
    if (skip_test_42_024A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFE3A);
    WriteRegisterWord(RegisterType::SP, 0x753B);
    WriteRegisterByte(RegisterType::A, 0x57);
    WriteRegisterByte(RegisterType::B, 0x52);
    WriteRegisterByte(RegisterType::C, 0x51);
    WriteRegisterByte(RegisterType::D, 0x1D);
    WriteRegisterByte(RegisterType::E, 0x67);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x7A);
    WriteRegisterByte(RegisterType::L, 0xDB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xFE3A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x57);
    CheckRegisterByte(RegisterType::B, 0x1D);
    CheckRegisterByte(RegisterType::C, 0x51);
    CheckRegisterByte(RegisterType::D, 0x1D);
    CheckRegisterByte(RegisterType::E, 0x67);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x7A);
    CheckRegisterByte(RegisterType::L, 0xDB);
    WriteRegisterWord(RegisterType::PC, 0xFE3B);
    WriteRegisterWord(RegisterType::SP, 0x753B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFE3A, 0x42);
}

void test_42_024B()
{
    if (skip_test_42_024B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x60F1);
    WriteRegisterWord(RegisterType::SP, 0xE2B7);
    WriteRegisterByte(RegisterType::A, 0x0E);
    WriteRegisterByte(RegisterType::B, 0xF5);
    WriteRegisterByte(RegisterType::C, 0x61);
    WriteRegisterByte(RegisterType::D, 0xB1);
    WriteRegisterByte(RegisterType::E, 0xD4);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x8F);
    WriteRegisterByte(RegisterType::L, 0x66);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x60F1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0E);
    CheckRegisterByte(RegisterType::B, 0xB1);
    CheckRegisterByte(RegisterType::C, 0x61);
    CheckRegisterByte(RegisterType::D, 0xB1);
    CheckRegisterByte(RegisterType::E, 0xD4);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x8F);
    CheckRegisterByte(RegisterType::L, 0x66);
    WriteRegisterWord(RegisterType::PC, 0x60F2);
    WriteRegisterWord(RegisterType::SP, 0xE2B7);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x60F1, 0x42);
}

void test_42_024C()
{
    if (skip_test_42_024C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x231D);
    WriteRegisterWord(RegisterType::SP, 0x1876);
    WriteRegisterByte(RegisterType::A, 0xD7);
    WriteRegisterByte(RegisterType::B, 0x7F);
    WriteRegisterByte(RegisterType::C, 0xFC);
    WriteRegisterByte(RegisterType::D, 0xB2);
    WriteRegisterByte(RegisterType::E, 0xBC);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x31);
    WriteRegisterByte(RegisterType::L, 0xD6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x231D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD7);
    CheckRegisterByte(RegisterType::B, 0xB2);
    CheckRegisterByte(RegisterType::C, 0xFC);
    CheckRegisterByte(RegisterType::D, 0xB2);
    CheckRegisterByte(RegisterType::E, 0xBC);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x31);
    CheckRegisterByte(RegisterType::L, 0xD6);
    WriteRegisterWord(RegisterType::PC, 0x231E);
    WriteRegisterWord(RegisterType::SP, 0x1876);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x231D, 0x42);
}

void test_42_024D()
{
    if (skip_test_42_024D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x632F);
    WriteRegisterWord(RegisterType::SP, 0x979C);
    WriteRegisterByte(RegisterType::A, 0xAD);
    WriteRegisterByte(RegisterType::B, 0x6D);
    WriteRegisterByte(RegisterType::C, 0x3E);
    WriteRegisterByte(RegisterType::D, 0x82);
    WriteRegisterByte(RegisterType::E, 0x52);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x85);
    WriteRegisterByte(RegisterType::L, 0x82);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x632F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAD);
    CheckRegisterByte(RegisterType::B, 0x82);
    CheckRegisterByte(RegisterType::C, 0x3E);
    CheckRegisterByte(RegisterType::D, 0x82);
    CheckRegisterByte(RegisterType::E, 0x52);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x85);
    CheckRegisterByte(RegisterType::L, 0x82);
    WriteRegisterWord(RegisterType::PC, 0x6330);
    WriteRegisterWord(RegisterType::SP, 0x979C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x632F, 0x42);
}

void test_42_024E()
{
    if (skip_test_42_024E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD373);
    WriteRegisterWord(RegisterType::SP, 0x2C4C);
    WriteRegisterByte(RegisterType::A, 0xE9);
    WriteRegisterByte(RegisterType::B, 0x17);
    WriteRegisterByte(RegisterType::C, 0x68);
    WriteRegisterByte(RegisterType::D, 0x72);
    WriteRegisterByte(RegisterType::E, 0xC1);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xE4);
    WriteRegisterByte(RegisterType::L, 0x48);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD373, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE9);
    CheckRegisterByte(RegisterType::B, 0x72);
    CheckRegisterByte(RegisterType::C, 0x68);
    CheckRegisterByte(RegisterType::D, 0x72);
    CheckRegisterByte(RegisterType::E, 0xC1);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xE4);
    CheckRegisterByte(RegisterType::L, 0x48);
    WriteRegisterWord(RegisterType::PC, 0xD374);
    WriteRegisterWord(RegisterType::SP, 0x2C4C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD373, 0x42);
}

void test_42_024F()
{
    if (skip_test_42_024F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9A45);
    WriteRegisterWord(RegisterType::SP, 0x1F74);
    WriteRegisterByte(RegisterType::A, 0x0E);
    WriteRegisterByte(RegisterType::B, 0xC7);
    WriteRegisterByte(RegisterType::C, 0x79);
    WriteRegisterByte(RegisterType::D, 0xF7);
    WriteRegisterByte(RegisterType::E, 0x9D);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x71);
    WriteRegisterByte(RegisterType::L, 0x3F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9A45, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0E);
    CheckRegisterByte(RegisterType::B, 0xF7);
    CheckRegisterByte(RegisterType::C, 0x79);
    CheckRegisterByte(RegisterType::D, 0xF7);
    CheckRegisterByte(RegisterType::E, 0x9D);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x71);
    CheckRegisterByte(RegisterType::L, 0x3F);
    WriteRegisterWord(RegisterType::PC, 0x9A46);
    WriteRegisterWord(RegisterType::SP, 0x1F74);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9A45, 0x42);
}

void test_42_0250()
{
    if (skip_test_42_0250)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5C7B);
    WriteRegisterWord(RegisterType::SP, 0xD88E);
    WriteRegisterByte(RegisterType::A, 0x5D);
    WriteRegisterByte(RegisterType::B, 0xE1);
    WriteRegisterByte(RegisterType::C, 0x5F);
    WriteRegisterByte(RegisterType::D, 0x7D);
    WriteRegisterByte(RegisterType::E, 0xED);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x65);
    WriteRegisterByte(RegisterType::L, 0x84);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5C7B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5D);
    CheckRegisterByte(RegisterType::B, 0x7D);
    CheckRegisterByte(RegisterType::C, 0x5F);
    CheckRegisterByte(RegisterType::D, 0x7D);
    CheckRegisterByte(RegisterType::E, 0xED);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x65);
    CheckRegisterByte(RegisterType::L, 0x84);
    WriteRegisterWord(RegisterType::PC, 0x5C7C);
    WriteRegisterWord(RegisterType::SP, 0xD88E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5C7B, 0x42);
}

void test_42_0251()
{
    if (skip_test_42_0251)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD514);
    WriteRegisterWord(RegisterType::SP, 0xF4F0);
    WriteRegisterByte(RegisterType::A, 0xF0);
    WriteRegisterByte(RegisterType::B, 0xE1);
    WriteRegisterByte(RegisterType::C, 0x79);
    WriteRegisterByte(RegisterType::D, 0x47);
    WriteRegisterByte(RegisterType::E, 0x6C);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x00);
    WriteRegisterByte(RegisterType::L, 0x29);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD514, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF0);
    CheckRegisterByte(RegisterType::B, 0x47);
    CheckRegisterByte(RegisterType::C, 0x79);
    CheckRegisterByte(RegisterType::D, 0x47);
    CheckRegisterByte(RegisterType::E, 0x6C);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x00);
    CheckRegisterByte(RegisterType::L, 0x29);
    WriteRegisterWord(RegisterType::PC, 0xD515);
    WriteRegisterWord(RegisterType::SP, 0xF4F0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD514, 0x42);
}

void test_42_0252()
{
    if (skip_test_42_0252)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5F07);
    WriteRegisterWord(RegisterType::SP, 0x896E);
    WriteRegisterByte(RegisterType::A, 0xBC);
    WriteRegisterByte(RegisterType::B, 0xD4);
    WriteRegisterByte(RegisterType::C, 0x1B);
    WriteRegisterByte(RegisterType::D, 0xF1);
    WriteRegisterByte(RegisterType::E, 0x6B);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xE6);
    WriteRegisterByte(RegisterType::L, 0xE3);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5F07, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBC);
    CheckRegisterByte(RegisterType::B, 0xF1);
    CheckRegisterByte(RegisterType::C, 0x1B);
    CheckRegisterByte(RegisterType::D, 0xF1);
    CheckRegisterByte(RegisterType::E, 0x6B);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xE6);
    CheckRegisterByte(RegisterType::L, 0xE3);
    WriteRegisterWord(RegisterType::PC, 0x5F08);
    WriteRegisterWord(RegisterType::SP, 0x896E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5F07, 0x42);
}

void test_42_0253()
{
    if (skip_test_42_0253)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x90AB);
    WriteRegisterWord(RegisterType::SP, 0xC863);
    WriteRegisterByte(RegisterType::A, 0x8F);
    WriteRegisterByte(RegisterType::B, 0xBF);
    WriteRegisterByte(RegisterType::C, 0x25);
    WriteRegisterByte(RegisterType::D, 0x59);
    WriteRegisterByte(RegisterType::E, 0xB5);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x95);
    WriteRegisterByte(RegisterType::L, 0x0E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x90AB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8F);
    CheckRegisterByte(RegisterType::B, 0x59);
    CheckRegisterByte(RegisterType::C, 0x25);
    CheckRegisterByte(RegisterType::D, 0x59);
    CheckRegisterByte(RegisterType::E, 0xB5);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x95);
    CheckRegisterByte(RegisterType::L, 0x0E);
    WriteRegisterWord(RegisterType::PC, 0x90AC);
    WriteRegisterWord(RegisterType::SP, 0xC863);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x90AB, 0x42);
}

void test_42_0254()
{
    if (skip_test_42_0254)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC4A0);
    WriteRegisterWord(RegisterType::SP, 0x97E7);
    WriteRegisterByte(RegisterType::A, 0x8B);
    WriteRegisterByte(RegisterType::B, 0x2E);
    WriteRegisterByte(RegisterType::C, 0xDB);
    WriteRegisterByte(RegisterType::D, 0x86);
    WriteRegisterByte(RegisterType::E, 0x09);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x7F);
    WriteRegisterByte(RegisterType::L, 0xAE);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC4A0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8B);
    CheckRegisterByte(RegisterType::B, 0x86);
    CheckRegisterByte(RegisterType::C, 0xDB);
    CheckRegisterByte(RegisterType::D, 0x86);
    CheckRegisterByte(RegisterType::E, 0x09);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x7F);
    CheckRegisterByte(RegisterType::L, 0xAE);
    WriteRegisterWord(RegisterType::PC, 0xC4A1);
    WriteRegisterWord(RegisterType::SP, 0x97E7);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xC4A0, 0x42);
}

void test_42_0255()
{
    if (skip_test_42_0255)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDC0F);
    WriteRegisterWord(RegisterType::SP, 0x81E8);
    WriteRegisterByte(RegisterType::A, 0xBC);
    WriteRegisterByte(RegisterType::B, 0xDB);
    WriteRegisterByte(RegisterType::C, 0x78);
    WriteRegisterByte(RegisterType::D, 0x6E);
    WriteRegisterByte(RegisterType::E, 0x8E);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xDD);
    WriteRegisterByte(RegisterType::L, 0x59);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDC0F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBC);
    CheckRegisterByte(RegisterType::B, 0x6E);
    CheckRegisterByte(RegisterType::C, 0x78);
    CheckRegisterByte(RegisterType::D, 0x6E);
    CheckRegisterByte(RegisterType::E, 0x8E);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xDD);
    CheckRegisterByte(RegisterType::L, 0x59);
    WriteRegisterWord(RegisterType::PC, 0xDC10);
    WriteRegisterWord(RegisterType::SP, 0x81E8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDC0F, 0x42);
}

void test_42_0256()
{
    if (skip_test_42_0256)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x40E3);
    WriteRegisterWord(RegisterType::SP, 0x99E1);
    WriteRegisterByte(RegisterType::A, 0x56);
    WriteRegisterByte(RegisterType::B, 0x52);
    WriteRegisterByte(RegisterType::C, 0x58);
    WriteRegisterByte(RegisterType::D, 0x7A);
    WriteRegisterByte(RegisterType::E, 0x37);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xB5);
    WriteRegisterByte(RegisterType::L, 0x82);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x40E3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x56);
    CheckRegisterByte(RegisterType::B, 0x7A);
    CheckRegisterByte(RegisterType::C, 0x58);
    CheckRegisterByte(RegisterType::D, 0x7A);
    CheckRegisterByte(RegisterType::E, 0x37);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xB5);
    CheckRegisterByte(RegisterType::L, 0x82);
    WriteRegisterWord(RegisterType::PC, 0x40E4);
    WriteRegisterWord(RegisterType::SP, 0x99E1);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x40E3, 0x42);
}

void test_42_0257()
{
    if (skip_test_42_0257)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9801);
    WriteRegisterWord(RegisterType::SP, 0x607B);
    WriteRegisterByte(RegisterType::A, 0xDB);
    WriteRegisterByte(RegisterType::B, 0x7F);
    WriteRegisterByte(RegisterType::C, 0x3B);
    WriteRegisterByte(RegisterType::D, 0x91);
    WriteRegisterByte(RegisterType::E, 0x46);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x37);
    WriteRegisterByte(RegisterType::L, 0xA3);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9801, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDB);
    CheckRegisterByte(RegisterType::B, 0x91);
    CheckRegisterByte(RegisterType::C, 0x3B);
    CheckRegisterByte(RegisterType::D, 0x91);
    CheckRegisterByte(RegisterType::E, 0x46);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x37);
    CheckRegisterByte(RegisterType::L, 0xA3);
    WriteRegisterWord(RegisterType::PC, 0x9802);
    WriteRegisterWord(RegisterType::SP, 0x607B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x9801, 0x42);
}

void test_42_0258()
{
    if (skip_test_42_0258)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3001);
    WriteRegisterWord(RegisterType::SP, 0xCBB1);
    WriteRegisterByte(RegisterType::A, 0x5F);
    WriteRegisterByte(RegisterType::B, 0xE4);
    WriteRegisterByte(RegisterType::C, 0x20);
    WriteRegisterByte(RegisterType::D, 0x13);
    WriteRegisterByte(RegisterType::E, 0xA9);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xCE);
    WriteRegisterByte(RegisterType::L, 0xCC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3001, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5F);
    CheckRegisterByte(RegisterType::B, 0x13);
    CheckRegisterByte(RegisterType::C, 0x20);
    CheckRegisterByte(RegisterType::D, 0x13);
    CheckRegisterByte(RegisterType::E, 0xA9);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xCE);
    CheckRegisterByte(RegisterType::L, 0xCC);
    WriteRegisterWord(RegisterType::PC, 0x3002);
    WriteRegisterWord(RegisterType::SP, 0xCBB1);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3001, 0x42);
}

void test_42_0259()
{
    if (skip_test_42_0259)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x03BE);
    WriteRegisterWord(RegisterType::SP, 0x0006);
    WriteRegisterByte(RegisterType::A, 0xB4);
    WriteRegisterByte(RegisterType::B, 0x32);
    WriteRegisterByte(RegisterType::C, 0x8D);
    WriteRegisterByte(RegisterType::D, 0x95);
    WriteRegisterByte(RegisterType::E, 0x06);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xD0);
    WriteRegisterByte(RegisterType::L, 0x59);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x03BE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB4);
    CheckRegisterByte(RegisterType::B, 0x95);
    CheckRegisterByte(RegisterType::C, 0x8D);
    CheckRegisterByte(RegisterType::D, 0x95);
    CheckRegisterByte(RegisterType::E, 0x06);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xD0);
    CheckRegisterByte(RegisterType::L, 0x59);
    WriteRegisterWord(RegisterType::PC, 0x03BF);
    WriteRegisterWord(RegisterType::SP, 0x0006);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x03BE, 0x42);
}

void test_42_025A()
{
    if (skip_test_42_025A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7AF0);
    WriteRegisterWord(RegisterType::SP, 0x2D64);
    WriteRegisterByte(RegisterType::A, 0x79);
    WriteRegisterByte(RegisterType::B, 0x4E);
    WriteRegisterByte(RegisterType::C, 0x48);
    WriteRegisterByte(RegisterType::D, 0x56);
    WriteRegisterByte(RegisterType::E, 0xC5);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x74);
    WriteRegisterByte(RegisterType::L, 0xD8);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7AF0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x79);
    CheckRegisterByte(RegisterType::B, 0x56);
    CheckRegisterByte(RegisterType::C, 0x48);
    CheckRegisterByte(RegisterType::D, 0x56);
    CheckRegisterByte(RegisterType::E, 0xC5);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x74);
    CheckRegisterByte(RegisterType::L, 0xD8);
    WriteRegisterWord(RegisterType::PC, 0x7AF1);
    WriteRegisterWord(RegisterType::SP, 0x2D64);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7AF0, 0x42);
}

void test_42_025B()
{
    if (skip_test_42_025B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7CBD);
    WriteRegisterWord(RegisterType::SP, 0x3919);
    WriteRegisterByte(RegisterType::A, 0xD3);
    WriteRegisterByte(RegisterType::B, 0xBF);
    WriteRegisterByte(RegisterType::C, 0xE1);
    WriteRegisterByte(RegisterType::D, 0x97);
    WriteRegisterByte(RegisterType::E, 0x6E);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x2A);
    WriteRegisterByte(RegisterType::L, 0x0A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7CBD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD3);
    CheckRegisterByte(RegisterType::B, 0x97);
    CheckRegisterByte(RegisterType::C, 0xE1);
    CheckRegisterByte(RegisterType::D, 0x97);
    CheckRegisterByte(RegisterType::E, 0x6E);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x2A);
    CheckRegisterByte(RegisterType::L, 0x0A);
    WriteRegisterWord(RegisterType::PC, 0x7CBE);
    WriteRegisterWord(RegisterType::SP, 0x3919);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7CBD, 0x42);
}

void test_42_025C()
{
    if (skip_test_42_025C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCF7A);
    WriteRegisterWord(RegisterType::SP, 0x006B);
    WriteRegisterByte(RegisterType::A, 0xEA);
    WriteRegisterByte(RegisterType::B, 0x39);
    WriteRegisterByte(RegisterType::C, 0xA5);
    WriteRegisterByte(RegisterType::D, 0x07);
    WriteRegisterByte(RegisterType::E, 0x60);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x2F);
    WriteRegisterByte(RegisterType::L, 0x15);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xCF7A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEA);
    CheckRegisterByte(RegisterType::B, 0x07);
    CheckRegisterByte(RegisterType::C, 0xA5);
    CheckRegisterByte(RegisterType::D, 0x07);
    CheckRegisterByte(RegisterType::E, 0x60);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x2F);
    CheckRegisterByte(RegisterType::L, 0x15);
    WriteRegisterWord(RegisterType::PC, 0xCF7B);
    WriteRegisterWord(RegisterType::SP, 0x006B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xCF7A, 0x42);
}

void test_42_025D()
{
    if (skip_test_42_025D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8487);
    WriteRegisterWord(RegisterType::SP, 0x96E8);
    WriteRegisterByte(RegisterType::A, 0x81);
    WriteRegisterByte(RegisterType::B, 0x32);
    WriteRegisterByte(RegisterType::C, 0x8F);
    WriteRegisterByte(RegisterType::D, 0x33);
    WriteRegisterByte(RegisterType::E, 0xFE);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x8F);
    WriteRegisterByte(RegisterType::L, 0xCF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8487, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x81);
    CheckRegisterByte(RegisterType::B, 0x33);
    CheckRegisterByte(RegisterType::C, 0x8F);
    CheckRegisterByte(RegisterType::D, 0x33);
    CheckRegisterByte(RegisterType::E, 0xFE);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x8F);
    CheckRegisterByte(RegisterType::L, 0xCF);
    WriteRegisterWord(RegisterType::PC, 0x8488);
    WriteRegisterWord(RegisterType::SP, 0x96E8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8487, 0x42);
}

void test_42_025E()
{
    if (skip_test_42_025E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9CC4);
    WriteRegisterWord(RegisterType::SP, 0x86C5);
    WriteRegisterByte(RegisterType::A, 0x01);
    WriteRegisterByte(RegisterType::B, 0x04);
    WriteRegisterByte(RegisterType::C, 0x63);
    WriteRegisterByte(RegisterType::D, 0xE4);
    WriteRegisterByte(RegisterType::E, 0x51);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xB1);
    WriteRegisterByte(RegisterType::L, 0x82);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9CC4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x01);
    CheckRegisterByte(RegisterType::B, 0xE4);
    CheckRegisterByte(RegisterType::C, 0x63);
    CheckRegisterByte(RegisterType::D, 0xE4);
    CheckRegisterByte(RegisterType::E, 0x51);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xB1);
    CheckRegisterByte(RegisterType::L, 0x82);
    WriteRegisterWord(RegisterType::PC, 0x9CC5);
    WriteRegisterWord(RegisterType::SP, 0x86C5);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9CC4, 0x42);
}

void test_42_025F()
{
    if (skip_test_42_025F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB4A3);
    WriteRegisterWord(RegisterType::SP, 0x5D5A);
    WriteRegisterByte(RegisterType::A, 0x83);
    WriteRegisterByte(RegisterType::B, 0x53);
    WriteRegisterByte(RegisterType::C, 0x69);
    WriteRegisterByte(RegisterType::D, 0x44);
    WriteRegisterByte(RegisterType::E, 0xB1);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x28);
    WriteRegisterByte(RegisterType::L, 0xE4);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB4A3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x83);
    CheckRegisterByte(RegisterType::B, 0x44);
    CheckRegisterByte(RegisterType::C, 0x69);
    CheckRegisterByte(RegisterType::D, 0x44);
    CheckRegisterByte(RegisterType::E, 0xB1);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x28);
    CheckRegisterByte(RegisterType::L, 0xE4);
    WriteRegisterWord(RegisterType::PC, 0xB4A4);
    WriteRegisterWord(RegisterType::SP, 0x5D5A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB4A3, 0x42);
}

void test_42_0260()
{
    if (skip_test_42_0260)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE23E);
    WriteRegisterWord(RegisterType::SP, 0xD45E);
    WriteRegisterByte(RegisterType::A, 0x47);
    WriteRegisterByte(RegisterType::B, 0xC6);
    WriteRegisterByte(RegisterType::C, 0xD3);
    WriteRegisterByte(RegisterType::D, 0x9E);
    WriteRegisterByte(RegisterType::E, 0xBC);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xDE);
    WriteRegisterByte(RegisterType::L, 0x4E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE23E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x47);
    CheckRegisterByte(RegisterType::B, 0x9E);
    CheckRegisterByte(RegisterType::C, 0xD3);
    CheckRegisterByte(RegisterType::D, 0x9E);
    CheckRegisterByte(RegisterType::E, 0xBC);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xDE);
    CheckRegisterByte(RegisterType::L, 0x4E);
    WriteRegisterWord(RegisterType::PC, 0xE23F);
    WriteRegisterWord(RegisterType::SP, 0xD45E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE23E, 0x42);
}

void test_42_0261()
{
    if (skip_test_42_0261)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA8BE);
    WriteRegisterWord(RegisterType::SP, 0xF5A1);
    WriteRegisterByte(RegisterType::A, 0xFE);
    WriteRegisterByte(RegisterType::B, 0x97);
    WriteRegisterByte(RegisterType::C, 0xAB);
    WriteRegisterByte(RegisterType::D, 0x24);
    WriteRegisterByte(RegisterType::E, 0xC0);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x95);
    WriteRegisterByte(RegisterType::L, 0x1F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA8BE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFE);
    CheckRegisterByte(RegisterType::B, 0x24);
    CheckRegisterByte(RegisterType::C, 0xAB);
    CheckRegisterByte(RegisterType::D, 0x24);
    CheckRegisterByte(RegisterType::E, 0xC0);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x95);
    CheckRegisterByte(RegisterType::L, 0x1F);
    WriteRegisterWord(RegisterType::PC, 0xA8BF);
    WriteRegisterWord(RegisterType::SP, 0xF5A1);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA8BE, 0x42);
}

void test_42_0262()
{
    if (skip_test_42_0262)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x31FD);
    WriteRegisterWord(RegisterType::SP, 0x3310);
    WriteRegisterByte(RegisterType::A, 0x34);
    WriteRegisterByte(RegisterType::B, 0x8E);
    WriteRegisterByte(RegisterType::C, 0x28);
    WriteRegisterByte(RegisterType::D, 0xEA);
    WriteRegisterByte(RegisterType::E, 0xD2);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xCF);
    WriteRegisterByte(RegisterType::L, 0x7A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x31FD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x34);
    CheckRegisterByte(RegisterType::B, 0xEA);
    CheckRegisterByte(RegisterType::C, 0x28);
    CheckRegisterByte(RegisterType::D, 0xEA);
    CheckRegisterByte(RegisterType::E, 0xD2);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xCF);
    CheckRegisterByte(RegisterType::L, 0x7A);
    WriteRegisterWord(RegisterType::PC, 0x31FE);
    WriteRegisterWord(RegisterType::SP, 0x3310);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x31FD, 0x42);
}

void test_42_0263()
{
    if (skip_test_42_0263)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9393);
    WriteRegisterWord(RegisterType::SP, 0x5229);
    WriteRegisterByte(RegisterType::A, 0xBE);
    WriteRegisterByte(RegisterType::B, 0xE8);
    WriteRegisterByte(RegisterType::C, 0xBE);
    WriteRegisterByte(RegisterType::D, 0xA2);
    WriteRegisterByte(RegisterType::E, 0x19);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x5B);
    WriteRegisterByte(RegisterType::L, 0x97);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9393, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBE);
    CheckRegisterByte(RegisterType::B, 0xA2);
    CheckRegisterByte(RegisterType::C, 0xBE);
    CheckRegisterByte(RegisterType::D, 0xA2);
    CheckRegisterByte(RegisterType::E, 0x19);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x5B);
    CheckRegisterByte(RegisterType::L, 0x97);
    WriteRegisterWord(RegisterType::PC, 0x9394);
    WriteRegisterWord(RegisterType::SP, 0x5229);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x9393, 0x42);
}

void test_42_0264()
{
    if (skip_test_42_0264)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x010F);
    WriteRegisterWord(RegisterType::SP, 0x15D3);
    WriteRegisterByte(RegisterType::A, 0xE2);
    WriteRegisterByte(RegisterType::B, 0x13);
    WriteRegisterByte(RegisterType::C, 0x07);
    WriteRegisterByte(RegisterType::D, 0xCE);
    WriteRegisterByte(RegisterType::E, 0xEB);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xB9);
    WriteRegisterByte(RegisterType::L, 0x52);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x010F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE2);
    CheckRegisterByte(RegisterType::B, 0xCE);
    CheckRegisterByte(RegisterType::C, 0x07);
    CheckRegisterByte(RegisterType::D, 0xCE);
    CheckRegisterByte(RegisterType::E, 0xEB);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xB9);
    CheckRegisterByte(RegisterType::L, 0x52);
    WriteRegisterWord(RegisterType::PC, 0x0110);
    WriteRegisterWord(RegisterType::SP, 0x15D3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x010F, 0x42);
}

void test_42_0265()
{
    if (skip_test_42_0265)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEFE8);
    WriteRegisterWord(RegisterType::SP, 0x52AC);
    WriteRegisterByte(RegisterType::A, 0x7C);
    WriteRegisterByte(RegisterType::B, 0x18);
    WriteRegisterByte(RegisterType::C, 0x9A);
    WriteRegisterByte(RegisterType::D, 0x6A);
    WriteRegisterByte(RegisterType::E, 0x9D);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x65);
    WriteRegisterByte(RegisterType::L, 0x2F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xEFE8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7C);
    CheckRegisterByte(RegisterType::B, 0x6A);
    CheckRegisterByte(RegisterType::C, 0x9A);
    CheckRegisterByte(RegisterType::D, 0x6A);
    CheckRegisterByte(RegisterType::E, 0x9D);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x65);
    CheckRegisterByte(RegisterType::L, 0x2F);
    WriteRegisterWord(RegisterType::PC, 0xEFE9);
    WriteRegisterWord(RegisterType::SP, 0x52AC);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xEFE8, 0x42);
}

void test_42_0266()
{
    if (skip_test_42_0266)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9182);
    WriteRegisterWord(RegisterType::SP, 0x19A3);
    WriteRegisterByte(RegisterType::A, 0x5A);
    WriteRegisterByte(RegisterType::B, 0xD1);
    WriteRegisterByte(RegisterType::C, 0xAA);
    WriteRegisterByte(RegisterType::D, 0x17);
    WriteRegisterByte(RegisterType::E, 0x1B);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xF1);
    WriteRegisterByte(RegisterType::L, 0x0D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9182, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5A);
    CheckRegisterByte(RegisterType::B, 0x17);
    CheckRegisterByte(RegisterType::C, 0xAA);
    CheckRegisterByte(RegisterType::D, 0x17);
    CheckRegisterByte(RegisterType::E, 0x1B);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xF1);
    CheckRegisterByte(RegisterType::L, 0x0D);
    WriteRegisterWord(RegisterType::PC, 0x9183);
    WriteRegisterWord(RegisterType::SP, 0x19A3);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9182, 0x42);
}

void test_42_0267()
{
    if (skip_test_42_0267)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3D79);
    WriteRegisterWord(RegisterType::SP, 0x3F2F);
    WriteRegisterByte(RegisterType::A, 0x54);
    WriteRegisterByte(RegisterType::B, 0xA7);
    WriteRegisterByte(RegisterType::C, 0xD9);
    WriteRegisterByte(RegisterType::D, 0x03);
    WriteRegisterByte(RegisterType::E, 0x0A);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xAA);
    WriteRegisterByte(RegisterType::L, 0x02);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3D79, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x54);
    CheckRegisterByte(RegisterType::B, 0x03);
    CheckRegisterByte(RegisterType::C, 0xD9);
    CheckRegisterByte(RegisterType::D, 0x03);
    CheckRegisterByte(RegisterType::E, 0x0A);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xAA);
    CheckRegisterByte(RegisterType::L, 0x02);
    WriteRegisterWord(RegisterType::PC, 0x3D7A);
    WriteRegisterWord(RegisterType::SP, 0x3F2F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3D79, 0x42);
}

void test_42_0268()
{
    if (skip_test_42_0268)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE808);
    WriteRegisterWord(RegisterType::SP, 0x06E5);
    WriteRegisterByte(RegisterType::A, 0x3E);
    WriteRegisterByte(RegisterType::B, 0xA5);
    WriteRegisterByte(RegisterType::C, 0xF1);
    WriteRegisterByte(RegisterType::D, 0x8F);
    WriteRegisterByte(RegisterType::E, 0x42);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x93);
    WriteRegisterByte(RegisterType::L, 0x7F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE808, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3E);
    CheckRegisterByte(RegisterType::B, 0x8F);
    CheckRegisterByte(RegisterType::C, 0xF1);
    CheckRegisterByte(RegisterType::D, 0x8F);
    CheckRegisterByte(RegisterType::E, 0x42);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x93);
    CheckRegisterByte(RegisterType::L, 0x7F);
    WriteRegisterWord(RegisterType::PC, 0xE809);
    WriteRegisterWord(RegisterType::SP, 0x06E5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE808, 0x42);
}

void test_42_0269()
{
    if (skip_test_42_0269)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7BD9);
    WriteRegisterWord(RegisterType::SP, 0xF695);
    WriteRegisterByte(RegisterType::A, 0x1F);
    WriteRegisterByte(RegisterType::B, 0xA4);
    WriteRegisterByte(RegisterType::C, 0x81);
    WriteRegisterByte(RegisterType::D, 0x9B);
    WriteRegisterByte(RegisterType::E, 0xEA);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x7E);
    WriteRegisterByte(RegisterType::L, 0x72);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7BD9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1F);
    CheckRegisterByte(RegisterType::B, 0x9B);
    CheckRegisterByte(RegisterType::C, 0x81);
    CheckRegisterByte(RegisterType::D, 0x9B);
    CheckRegisterByte(RegisterType::E, 0xEA);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x7E);
    CheckRegisterByte(RegisterType::L, 0x72);
    WriteRegisterWord(RegisterType::PC, 0x7BDA);
    WriteRegisterWord(RegisterType::SP, 0xF695);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7BD9, 0x42);
}

void test_42_026A()
{
    if (skip_test_42_026A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC3DE);
    WriteRegisterWord(RegisterType::SP, 0xFCE5);
    WriteRegisterByte(RegisterType::A, 0xC3);
    WriteRegisterByte(RegisterType::B, 0x49);
    WriteRegisterByte(RegisterType::C, 0x2A);
    WriteRegisterByte(RegisterType::D, 0x33);
    WriteRegisterByte(RegisterType::E, 0xAD);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x6E);
    WriteRegisterByte(RegisterType::L, 0xB1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC3DE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC3);
    CheckRegisterByte(RegisterType::B, 0x33);
    CheckRegisterByte(RegisterType::C, 0x2A);
    CheckRegisterByte(RegisterType::D, 0x33);
    CheckRegisterByte(RegisterType::E, 0xAD);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x6E);
    CheckRegisterByte(RegisterType::L, 0xB1);
    WriteRegisterWord(RegisterType::PC, 0xC3DF);
    WriteRegisterWord(RegisterType::SP, 0xFCE5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC3DE, 0x42);
}

void test_42_026B()
{
    if (skip_test_42_026B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD935);
    WriteRegisterWord(RegisterType::SP, 0xC50B);
    WriteRegisterByte(RegisterType::A, 0x63);
    WriteRegisterByte(RegisterType::B, 0xCB);
    WriteRegisterByte(RegisterType::C, 0xEE);
    WriteRegisterByte(RegisterType::D, 0xAB);
    WriteRegisterByte(RegisterType::E, 0xBB);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xE7);
    WriteRegisterByte(RegisterType::L, 0x95);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xD935, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x63);
    CheckRegisterByte(RegisterType::B, 0xAB);
    CheckRegisterByte(RegisterType::C, 0xEE);
    CheckRegisterByte(RegisterType::D, 0xAB);
    CheckRegisterByte(RegisterType::E, 0xBB);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xE7);
    CheckRegisterByte(RegisterType::L, 0x95);
    WriteRegisterWord(RegisterType::PC, 0xD936);
    WriteRegisterWord(RegisterType::SP, 0xC50B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD935, 0x42);
}

void test_42_026C()
{
    if (skip_test_42_026C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1DED);
    WriteRegisterWord(RegisterType::SP, 0xA710);
    WriteRegisterByte(RegisterType::A, 0x16);
    WriteRegisterByte(RegisterType::B, 0xC6);
    WriteRegisterByte(RegisterType::C, 0xF7);
    WriteRegisterByte(RegisterType::D, 0x0E);
    WriteRegisterByte(RegisterType::E, 0xA6);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xA8);
    WriteRegisterByte(RegisterType::L, 0x32);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1DED, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x16);
    CheckRegisterByte(RegisterType::B, 0x0E);
    CheckRegisterByte(RegisterType::C, 0xF7);
    CheckRegisterByte(RegisterType::D, 0x0E);
    CheckRegisterByte(RegisterType::E, 0xA6);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xA8);
    CheckRegisterByte(RegisterType::L, 0x32);
    WriteRegisterWord(RegisterType::PC, 0x1DEE);
    WriteRegisterWord(RegisterType::SP, 0xA710);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1DED, 0x42);
}

void test_42_026D()
{
    if (skip_test_42_026D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3AFA);
    WriteRegisterWord(RegisterType::SP, 0xFF52);
    WriteRegisterByte(RegisterType::A, 0x87);
    WriteRegisterByte(RegisterType::B, 0xC1);
    WriteRegisterByte(RegisterType::C, 0xEA);
    WriteRegisterByte(RegisterType::D, 0x8F);
    WriteRegisterByte(RegisterType::E, 0xA5);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x4C);
    WriteRegisterByte(RegisterType::L, 0xD0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3AFA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x87);
    CheckRegisterByte(RegisterType::B, 0x8F);
    CheckRegisterByte(RegisterType::C, 0xEA);
    CheckRegisterByte(RegisterType::D, 0x8F);
    CheckRegisterByte(RegisterType::E, 0xA5);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x4C);
    CheckRegisterByte(RegisterType::L, 0xD0);
    WriteRegisterWord(RegisterType::PC, 0x3AFB);
    WriteRegisterWord(RegisterType::SP, 0xFF52);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3AFA, 0x42);
}

void test_42_026E()
{
    if (skip_test_42_026E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD69D);
    WriteRegisterWord(RegisterType::SP, 0x5C61);
    WriteRegisterByte(RegisterType::A, 0xBF);
    WriteRegisterByte(RegisterType::B, 0x54);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0x58);
    WriteRegisterByte(RegisterType::E, 0xCA);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xF8);
    WriteRegisterByte(RegisterType::L, 0x9F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD69D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBF);
    CheckRegisterByte(RegisterType::B, 0x58);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0x58);
    CheckRegisterByte(RegisterType::E, 0xCA);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xF8);
    CheckRegisterByte(RegisterType::L, 0x9F);
    WriteRegisterWord(RegisterType::PC, 0xD69E);
    WriteRegisterWord(RegisterType::SP, 0x5C61);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD69D, 0x42);
}

void test_42_026F()
{
    if (skip_test_42_026F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x802E);
    WriteRegisterWord(RegisterType::SP, 0x0FBE);
    WriteRegisterByte(RegisterType::A, 0x5D);
    WriteRegisterByte(RegisterType::B, 0xFA);
    WriteRegisterByte(RegisterType::C, 0xFE);
    WriteRegisterByte(RegisterType::D, 0x15);
    WriteRegisterByte(RegisterType::E, 0xDA);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xDF);
    WriteRegisterByte(RegisterType::L, 0x2B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x802E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5D);
    CheckRegisterByte(RegisterType::B, 0x15);
    CheckRegisterByte(RegisterType::C, 0xFE);
    CheckRegisterByte(RegisterType::D, 0x15);
    CheckRegisterByte(RegisterType::E, 0xDA);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xDF);
    CheckRegisterByte(RegisterType::L, 0x2B);
    WriteRegisterWord(RegisterType::PC, 0x802F);
    WriteRegisterWord(RegisterType::SP, 0x0FBE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x802E, 0x42);
}

void test_42_0270()
{
    if (skip_test_42_0270)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD760);
    WriteRegisterWord(RegisterType::SP, 0x99C4);
    WriteRegisterByte(RegisterType::A, 0xB6);
    WriteRegisterByte(RegisterType::B, 0x4F);
    WriteRegisterByte(RegisterType::C, 0x0D);
    WriteRegisterByte(RegisterType::D, 0x31);
    WriteRegisterByte(RegisterType::E, 0x40);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xF2);
    WriteRegisterByte(RegisterType::L, 0xA8);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD760, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB6);
    CheckRegisterByte(RegisterType::B, 0x31);
    CheckRegisterByte(RegisterType::C, 0x0D);
    CheckRegisterByte(RegisterType::D, 0x31);
    CheckRegisterByte(RegisterType::E, 0x40);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xF2);
    CheckRegisterByte(RegisterType::L, 0xA8);
    WriteRegisterWord(RegisterType::PC, 0xD761);
    WriteRegisterWord(RegisterType::SP, 0x99C4);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD760, 0x42);
}

void test_42_0271()
{
    if (skip_test_42_0271)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x535E);
    WriteRegisterWord(RegisterType::SP, 0x51C8);
    WriteRegisterByte(RegisterType::A, 0xB1);
    WriteRegisterByte(RegisterType::B, 0x9E);
    WriteRegisterByte(RegisterType::C, 0x82);
    WriteRegisterByte(RegisterType::D, 0xEE);
    WriteRegisterByte(RegisterType::E, 0x81);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x7C);
    WriteRegisterByte(RegisterType::L, 0x46);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x535E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB1);
    CheckRegisterByte(RegisterType::B, 0xEE);
    CheckRegisterByte(RegisterType::C, 0x82);
    CheckRegisterByte(RegisterType::D, 0xEE);
    CheckRegisterByte(RegisterType::E, 0x81);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x7C);
    CheckRegisterByte(RegisterType::L, 0x46);
    WriteRegisterWord(RegisterType::PC, 0x535F);
    WriteRegisterWord(RegisterType::SP, 0x51C8);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x535E, 0x42);
}

void test_42_0272()
{
    if (skip_test_42_0272)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5D09);
    WriteRegisterWord(RegisterType::SP, 0xD7E8);
    WriteRegisterByte(RegisterType::A, 0xBC);
    WriteRegisterByte(RegisterType::B, 0x13);
    WriteRegisterByte(RegisterType::C, 0x5F);
    WriteRegisterByte(RegisterType::D, 0x2F);
    WriteRegisterByte(RegisterType::E, 0x88);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x05);
    WriteRegisterByte(RegisterType::L, 0x38);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5D09, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBC);
    CheckRegisterByte(RegisterType::B, 0x2F);
    CheckRegisterByte(RegisterType::C, 0x5F);
    CheckRegisterByte(RegisterType::D, 0x2F);
    CheckRegisterByte(RegisterType::E, 0x88);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x05);
    CheckRegisterByte(RegisterType::L, 0x38);
    WriteRegisterWord(RegisterType::PC, 0x5D0A);
    WriteRegisterWord(RegisterType::SP, 0xD7E8);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5D09, 0x42);
}

void test_42_0273()
{
    if (skip_test_42_0273)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBE6B);
    WriteRegisterWord(RegisterType::SP, 0x89FD);
    WriteRegisterByte(RegisterType::A, 0x71);
    WriteRegisterByte(RegisterType::B, 0x38);
    WriteRegisterByte(RegisterType::C, 0x12);
    WriteRegisterByte(RegisterType::D, 0xB7);
    WriteRegisterByte(RegisterType::E, 0x65);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xD9);
    WriteRegisterByte(RegisterType::L, 0xEA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBE6B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x71);
    CheckRegisterByte(RegisterType::B, 0xB7);
    CheckRegisterByte(RegisterType::C, 0x12);
    CheckRegisterByte(RegisterType::D, 0xB7);
    CheckRegisterByte(RegisterType::E, 0x65);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xD9);
    CheckRegisterByte(RegisterType::L, 0xEA);
    WriteRegisterWord(RegisterType::PC, 0xBE6C);
    WriteRegisterWord(RegisterType::SP, 0x89FD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBE6B, 0x42);
}

void test_42_0274()
{
    if (skip_test_42_0274)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2BE3);
    WriteRegisterWord(RegisterType::SP, 0x318D);
    WriteRegisterByte(RegisterType::A, 0x5D);
    WriteRegisterByte(RegisterType::B, 0xFC);
    WriteRegisterByte(RegisterType::C, 0x15);
    WriteRegisterByte(RegisterType::D, 0xF0);
    WriteRegisterByte(RegisterType::E, 0x55);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x8D);
    WriteRegisterByte(RegisterType::L, 0x5F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x2BE3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5D);
    CheckRegisterByte(RegisterType::B, 0xF0);
    CheckRegisterByte(RegisterType::C, 0x15);
    CheckRegisterByte(RegisterType::D, 0xF0);
    CheckRegisterByte(RegisterType::E, 0x55);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x8D);
    CheckRegisterByte(RegisterType::L, 0x5F);
    WriteRegisterWord(RegisterType::PC, 0x2BE4);
    WriteRegisterWord(RegisterType::SP, 0x318D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2BE3, 0x42);
}

void test_42_0275()
{
    if (skip_test_42_0275)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9A7B);
    WriteRegisterWord(RegisterType::SP, 0x7EF4);
    WriteRegisterByte(RegisterType::A, 0x8B);
    WriteRegisterByte(RegisterType::B, 0x0C);
    WriteRegisterByte(RegisterType::C, 0x52);
    WriteRegisterByte(RegisterType::D, 0x1C);
    WriteRegisterByte(RegisterType::E, 0x28);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x1F);
    WriteRegisterByte(RegisterType::L, 0x1B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9A7B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8B);
    CheckRegisterByte(RegisterType::B, 0x1C);
    CheckRegisterByte(RegisterType::C, 0x52);
    CheckRegisterByte(RegisterType::D, 0x1C);
    CheckRegisterByte(RegisterType::E, 0x28);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x1F);
    CheckRegisterByte(RegisterType::L, 0x1B);
    WriteRegisterWord(RegisterType::PC, 0x9A7C);
    WriteRegisterWord(RegisterType::SP, 0x7EF4);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x9A7B, 0x42);
}

void test_42_0276()
{
    if (skip_test_42_0276)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA76F);
    WriteRegisterWord(RegisterType::SP, 0x6B97);
    WriteRegisterByte(RegisterType::A, 0xB6);
    WriteRegisterByte(RegisterType::B, 0x78);
    WriteRegisterByte(RegisterType::C, 0x0A);
    WriteRegisterByte(RegisterType::D, 0x5C);
    WriteRegisterByte(RegisterType::E, 0x24);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x9E);
    WriteRegisterByte(RegisterType::L, 0x57);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA76F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB6);
    CheckRegisterByte(RegisterType::B, 0x5C);
    CheckRegisterByte(RegisterType::C, 0x0A);
    CheckRegisterByte(RegisterType::D, 0x5C);
    CheckRegisterByte(RegisterType::E, 0x24);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x9E);
    CheckRegisterByte(RegisterType::L, 0x57);
    WriteRegisterWord(RegisterType::PC, 0xA770);
    WriteRegisterWord(RegisterType::SP, 0x6B97);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA76F, 0x42);
}

void test_42_0277()
{
    if (skip_test_42_0277)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8819);
    WriteRegisterWord(RegisterType::SP, 0xB718);
    WriteRegisterByte(RegisterType::A, 0xA1);
    WriteRegisterByte(RegisterType::B, 0xA1);
    WriteRegisterByte(RegisterType::C, 0x64);
    WriteRegisterByte(RegisterType::D, 0x58);
    WriteRegisterByte(RegisterType::E, 0xA6);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x40);
    WriteRegisterByte(RegisterType::L, 0xF3);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8819, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA1);
    CheckRegisterByte(RegisterType::B, 0x58);
    CheckRegisterByte(RegisterType::C, 0x64);
    CheckRegisterByte(RegisterType::D, 0x58);
    CheckRegisterByte(RegisterType::E, 0xA6);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x40);
    CheckRegisterByte(RegisterType::L, 0xF3);
    WriteRegisterWord(RegisterType::PC, 0x881A);
    WriteRegisterWord(RegisterType::SP, 0xB718);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8819, 0x42);
}

void test_42_0278()
{
    if (skip_test_42_0278)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6DA4);
    WriteRegisterWord(RegisterType::SP, 0xB1D3);
    WriteRegisterByte(RegisterType::A, 0x2C);
    WriteRegisterByte(RegisterType::B, 0xE1);
    WriteRegisterByte(RegisterType::C, 0x2F);
    WriteRegisterByte(RegisterType::D, 0x77);
    WriteRegisterByte(RegisterType::E, 0xCF);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xB9);
    WriteRegisterByte(RegisterType::L, 0x6E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6DA4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2C);
    CheckRegisterByte(RegisterType::B, 0x77);
    CheckRegisterByte(RegisterType::C, 0x2F);
    CheckRegisterByte(RegisterType::D, 0x77);
    CheckRegisterByte(RegisterType::E, 0xCF);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xB9);
    CheckRegisterByte(RegisterType::L, 0x6E);
    WriteRegisterWord(RegisterType::PC, 0x6DA5);
    WriteRegisterWord(RegisterType::SP, 0xB1D3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6DA4, 0x42);
}

void test_42_0279()
{
    if (skip_test_42_0279)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x683F);
    WriteRegisterWord(RegisterType::SP, 0xD3A4);
    WriteRegisterByte(RegisterType::A, 0x6C);
    WriteRegisterByte(RegisterType::B, 0x0E);
    WriteRegisterByte(RegisterType::C, 0x0F);
    WriteRegisterByte(RegisterType::D, 0x8C);
    WriteRegisterByte(RegisterType::E, 0x42);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xD1);
    WriteRegisterByte(RegisterType::L, 0xD7);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x683F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6C);
    CheckRegisterByte(RegisterType::B, 0x8C);
    CheckRegisterByte(RegisterType::C, 0x0F);
    CheckRegisterByte(RegisterType::D, 0x8C);
    CheckRegisterByte(RegisterType::E, 0x42);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xD1);
    CheckRegisterByte(RegisterType::L, 0xD7);
    WriteRegisterWord(RegisterType::PC, 0x6840);
    WriteRegisterWord(RegisterType::SP, 0xD3A4);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x683F, 0x42);
}

void test_42_027A()
{
    if (skip_test_42_027A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFFD1);
    WriteRegisterWord(RegisterType::SP, 0x65EB);
    WriteRegisterByte(RegisterType::A, 0xA8);
    WriteRegisterByte(RegisterType::B, 0x0E);
    WriteRegisterByte(RegisterType::C, 0x10);
    WriteRegisterByte(RegisterType::D, 0x28);
    WriteRegisterByte(RegisterType::E, 0xD0);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x32);
    WriteRegisterByte(RegisterType::L, 0x7A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xFFD1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA8);
    CheckRegisterByte(RegisterType::B, 0x28);
    CheckRegisterByte(RegisterType::C, 0x10);
    CheckRegisterByte(RegisterType::D, 0x28);
    CheckRegisterByte(RegisterType::E, 0xD0);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x32);
    CheckRegisterByte(RegisterType::L, 0x7A);
    WriteRegisterWord(RegisterType::PC, 0xFFD2);
    WriteRegisterWord(RegisterType::SP, 0x65EB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFFD1, 0x42);
}

void test_42_027B()
{
    if (skip_test_42_027B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4CEE);
    WriteRegisterWord(RegisterType::SP, 0xDF1C);
    WriteRegisterByte(RegisterType::A, 0x01);
    WriteRegisterByte(RegisterType::B, 0x07);
    WriteRegisterByte(RegisterType::C, 0x47);
    WriteRegisterByte(RegisterType::D, 0x61);
    WriteRegisterByte(RegisterType::E, 0x27);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xBA);
    WriteRegisterByte(RegisterType::L, 0x8D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4CEE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x01);
    CheckRegisterByte(RegisterType::B, 0x61);
    CheckRegisterByte(RegisterType::C, 0x47);
    CheckRegisterByte(RegisterType::D, 0x61);
    CheckRegisterByte(RegisterType::E, 0x27);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xBA);
    CheckRegisterByte(RegisterType::L, 0x8D);
    WriteRegisterWord(RegisterType::PC, 0x4CEF);
    WriteRegisterWord(RegisterType::SP, 0xDF1C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4CEE, 0x42);
}

void test_42_027C()
{
    if (skip_test_42_027C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD681);
    WriteRegisterWord(RegisterType::SP, 0xBF7C);
    WriteRegisterByte(RegisterType::A, 0x21);
    WriteRegisterByte(RegisterType::B, 0x11);
    WriteRegisterByte(RegisterType::C, 0xDE);
    WriteRegisterByte(RegisterType::D, 0x46);
    WriteRegisterByte(RegisterType::E, 0x32);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xF3);
    WriteRegisterByte(RegisterType::L, 0x24);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD681, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x21);
    CheckRegisterByte(RegisterType::B, 0x46);
    CheckRegisterByte(RegisterType::C, 0xDE);
    CheckRegisterByte(RegisterType::D, 0x46);
    CheckRegisterByte(RegisterType::E, 0x32);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xF3);
    CheckRegisterByte(RegisterType::L, 0x24);
    WriteRegisterWord(RegisterType::PC, 0xD682);
    WriteRegisterWord(RegisterType::SP, 0xBF7C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD681, 0x42);
}

void test_42_027D()
{
    if (skip_test_42_027D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFE8C);
    WriteRegisterWord(RegisterType::SP, 0x9A33);
    WriteRegisterByte(RegisterType::A, 0x19);
    WriteRegisterByte(RegisterType::B, 0x5E);
    WriteRegisterByte(RegisterType::C, 0xBD);
    WriteRegisterByte(RegisterType::D, 0xA9);
    WriteRegisterByte(RegisterType::E, 0x39);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xAE);
    WriteRegisterByte(RegisterType::L, 0x82);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xFE8C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x19);
    CheckRegisterByte(RegisterType::B, 0xA9);
    CheckRegisterByte(RegisterType::C, 0xBD);
    CheckRegisterByte(RegisterType::D, 0xA9);
    CheckRegisterByte(RegisterType::E, 0x39);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xAE);
    CheckRegisterByte(RegisterType::L, 0x82);
    WriteRegisterWord(RegisterType::PC, 0xFE8D);
    WriteRegisterWord(RegisterType::SP, 0x9A33);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xFE8C, 0x42);
}

void test_42_027E()
{
    if (skip_test_42_027E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB8E1);
    WriteRegisterWord(RegisterType::SP, 0xBABC);
    WriteRegisterByte(RegisterType::A, 0xD1);
    WriteRegisterByte(RegisterType::B, 0x9D);
    WriteRegisterByte(RegisterType::C, 0x1D);
    WriteRegisterByte(RegisterType::D, 0x63);
    WriteRegisterByte(RegisterType::E, 0xE7);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x15);
    WriteRegisterByte(RegisterType::L, 0x1F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB8E1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD1);
    CheckRegisterByte(RegisterType::B, 0x63);
    CheckRegisterByte(RegisterType::C, 0x1D);
    CheckRegisterByte(RegisterType::D, 0x63);
    CheckRegisterByte(RegisterType::E, 0xE7);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x15);
    CheckRegisterByte(RegisterType::L, 0x1F);
    WriteRegisterWord(RegisterType::PC, 0xB8E2);
    WriteRegisterWord(RegisterType::SP, 0xBABC);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB8E1, 0x42);
}

void test_42_027F()
{
    if (skip_test_42_027F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x35AC);
    WriteRegisterWord(RegisterType::SP, 0x7B88);
    WriteRegisterByte(RegisterType::A, 0x0C);
    WriteRegisterByte(RegisterType::B, 0x2E);
    WriteRegisterByte(RegisterType::C, 0x07);
    WriteRegisterByte(RegisterType::D, 0xB8);
    WriteRegisterByte(RegisterType::E, 0xC9);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xBF);
    WriteRegisterByte(RegisterType::L, 0xD1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x35AC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0C);
    CheckRegisterByte(RegisterType::B, 0xB8);
    CheckRegisterByte(RegisterType::C, 0x07);
    CheckRegisterByte(RegisterType::D, 0xB8);
    CheckRegisterByte(RegisterType::E, 0xC9);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xBF);
    CheckRegisterByte(RegisterType::L, 0xD1);
    WriteRegisterWord(RegisterType::PC, 0x35AD);
    WriteRegisterWord(RegisterType::SP, 0x7B88);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x35AC, 0x42);
}

void test_42_0280()
{
    if (skip_test_42_0280)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8DBD);
    WriteRegisterWord(RegisterType::SP, 0x41D6);
    WriteRegisterByte(RegisterType::A, 0x97);
    WriteRegisterByte(RegisterType::B, 0xBE);
    WriteRegisterByte(RegisterType::C, 0xAC);
    WriteRegisterByte(RegisterType::D, 0x54);
    WriteRegisterByte(RegisterType::E, 0xA0);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xCE);
    WriteRegisterByte(RegisterType::L, 0x29);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8DBD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x97);
    CheckRegisterByte(RegisterType::B, 0x54);
    CheckRegisterByte(RegisterType::C, 0xAC);
    CheckRegisterByte(RegisterType::D, 0x54);
    CheckRegisterByte(RegisterType::E, 0xA0);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xCE);
    CheckRegisterByte(RegisterType::L, 0x29);
    WriteRegisterWord(RegisterType::PC, 0x8DBE);
    WriteRegisterWord(RegisterType::SP, 0x41D6);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8DBD, 0x42);
}

void test_42_0281()
{
    if (skip_test_42_0281)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7E77);
    WriteRegisterWord(RegisterType::SP, 0x5511);
    WriteRegisterByte(RegisterType::A, 0xD3);
    WriteRegisterByte(RegisterType::B, 0x20);
    WriteRegisterByte(RegisterType::C, 0xCC);
    WriteRegisterByte(RegisterType::D, 0x88);
    WriteRegisterByte(RegisterType::E, 0x4F);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x22);
    WriteRegisterByte(RegisterType::L, 0xF6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7E77, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD3);
    CheckRegisterByte(RegisterType::B, 0x88);
    CheckRegisterByte(RegisterType::C, 0xCC);
    CheckRegisterByte(RegisterType::D, 0x88);
    CheckRegisterByte(RegisterType::E, 0x4F);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x22);
    CheckRegisterByte(RegisterType::L, 0xF6);
    WriteRegisterWord(RegisterType::PC, 0x7E78);
    WriteRegisterWord(RegisterType::SP, 0x5511);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7E77, 0x42);
}

void test_42_0282()
{
    if (skip_test_42_0282)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0FB3);
    WriteRegisterWord(RegisterType::SP, 0xC1D9);
    WriteRegisterByte(RegisterType::A, 0xE3);
    WriteRegisterByte(RegisterType::B, 0xAE);
    WriteRegisterByte(RegisterType::C, 0x76);
    WriteRegisterByte(RegisterType::D, 0xA9);
    WriteRegisterByte(RegisterType::E, 0xC1);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x95);
    WriteRegisterByte(RegisterType::L, 0x35);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0FB3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE3);
    CheckRegisterByte(RegisterType::B, 0xA9);
    CheckRegisterByte(RegisterType::C, 0x76);
    CheckRegisterByte(RegisterType::D, 0xA9);
    CheckRegisterByte(RegisterType::E, 0xC1);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x95);
    CheckRegisterByte(RegisterType::L, 0x35);
    WriteRegisterWord(RegisterType::PC, 0x0FB4);
    WriteRegisterWord(RegisterType::SP, 0xC1D9);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0FB3, 0x42);
}

void test_42_0283()
{
    if (skip_test_42_0283)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0FB9);
    WriteRegisterWord(RegisterType::SP, 0x7C62);
    WriteRegisterByte(RegisterType::A, 0x60);
    WriteRegisterByte(RegisterType::B, 0x4B);
    WriteRegisterByte(RegisterType::C, 0x93);
    WriteRegisterByte(RegisterType::D, 0x1E);
    WriteRegisterByte(RegisterType::E, 0xDF);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xB6);
    WriteRegisterByte(RegisterType::L, 0x9E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0FB9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x60);
    CheckRegisterByte(RegisterType::B, 0x1E);
    CheckRegisterByte(RegisterType::C, 0x93);
    CheckRegisterByte(RegisterType::D, 0x1E);
    CheckRegisterByte(RegisterType::E, 0xDF);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xB6);
    CheckRegisterByte(RegisterType::L, 0x9E);
    WriteRegisterWord(RegisterType::PC, 0x0FBA);
    WriteRegisterWord(RegisterType::SP, 0x7C62);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0FB9, 0x42);
}

void test_42_0284()
{
    if (skip_test_42_0284)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAEA4);
    WriteRegisterWord(RegisterType::SP, 0x8709);
    WriteRegisterByte(RegisterType::A, 0x7D);
    WriteRegisterByte(RegisterType::B, 0x9C);
    WriteRegisterByte(RegisterType::C, 0x84);
    WriteRegisterByte(RegisterType::D, 0xD8);
    WriteRegisterByte(RegisterType::E, 0x1F);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xE7);
    WriteRegisterByte(RegisterType::L, 0x85);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xAEA4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7D);
    CheckRegisterByte(RegisterType::B, 0xD8);
    CheckRegisterByte(RegisterType::C, 0x84);
    CheckRegisterByte(RegisterType::D, 0xD8);
    CheckRegisterByte(RegisterType::E, 0x1F);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xE7);
    CheckRegisterByte(RegisterType::L, 0x85);
    WriteRegisterWord(RegisterType::PC, 0xAEA5);
    WriteRegisterWord(RegisterType::SP, 0x8709);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xAEA4, 0x42);
}

void test_42_0285()
{
    if (skip_test_42_0285)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC532);
    WriteRegisterWord(RegisterType::SP, 0xA390);
    WriteRegisterByte(RegisterType::A, 0x4C);
    WriteRegisterByte(RegisterType::B, 0xA0);
    WriteRegisterByte(RegisterType::C, 0x27);
    WriteRegisterByte(RegisterType::D, 0xAE);
    WriteRegisterByte(RegisterType::E, 0x01);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x48);
    WriteRegisterByte(RegisterType::L, 0x92);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC532, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4C);
    CheckRegisterByte(RegisterType::B, 0xAE);
    CheckRegisterByte(RegisterType::C, 0x27);
    CheckRegisterByte(RegisterType::D, 0xAE);
    CheckRegisterByte(RegisterType::E, 0x01);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x48);
    CheckRegisterByte(RegisterType::L, 0x92);
    WriteRegisterWord(RegisterType::PC, 0xC533);
    WriteRegisterWord(RegisterType::SP, 0xA390);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC532, 0x42);
}

void test_42_0286()
{
    if (skip_test_42_0286)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAAEA);
    WriteRegisterWord(RegisterType::SP, 0xB2BC);
    WriteRegisterByte(RegisterType::A, 0x83);
    WriteRegisterByte(RegisterType::B, 0x17);
    WriteRegisterByte(RegisterType::C, 0xDB);
    WriteRegisterByte(RegisterType::D, 0xFD);
    WriteRegisterByte(RegisterType::E, 0x8D);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xE1);
    WriteRegisterByte(RegisterType::L, 0x42);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xAAEA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x83);
    CheckRegisterByte(RegisterType::B, 0xFD);
    CheckRegisterByte(RegisterType::C, 0xDB);
    CheckRegisterByte(RegisterType::D, 0xFD);
    CheckRegisterByte(RegisterType::E, 0x8D);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xE1);
    CheckRegisterByte(RegisterType::L, 0x42);
    WriteRegisterWord(RegisterType::PC, 0xAAEB);
    WriteRegisterWord(RegisterType::SP, 0xB2BC);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xAAEA, 0x42);
}

void test_42_0287()
{
    if (skip_test_42_0287)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBB88);
    WriteRegisterWord(RegisterType::SP, 0x420E);
    WriteRegisterByte(RegisterType::A, 0xFF);
    WriteRegisterByte(RegisterType::B, 0x14);
    WriteRegisterByte(RegisterType::C, 0xC2);
    WriteRegisterByte(RegisterType::D, 0x66);
    WriteRegisterByte(RegisterType::E, 0x11);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xFE);
    WriteRegisterByte(RegisterType::L, 0x75);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xBB88, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFF);
    CheckRegisterByte(RegisterType::B, 0x66);
    CheckRegisterByte(RegisterType::C, 0xC2);
    CheckRegisterByte(RegisterType::D, 0x66);
    CheckRegisterByte(RegisterType::E, 0x11);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xFE);
    CheckRegisterByte(RegisterType::L, 0x75);
    WriteRegisterWord(RegisterType::PC, 0xBB89);
    WriteRegisterWord(RegisterType::SP, 0x420E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBB88, 0x42);
}

void test_42_0288()
{
    if (skip_test_42_0288)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4221);
    WriteRegisterWord(RegisterType::SP, 0x5FF7);
    WriteRegisterByte(RegisterType::A, 0x3F);
    WriteRegisterByte(RegisterType::B, 0x1A);
    WriteRegisterByte(RegisterType::C, 0x44);
    WriteRegisterByte(RegisterType::D, 0x49);
    WriteRegisterByte(RegisterType::E, 0x1F);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x1F);
    WriteRegisterByte(RegisterType::L, 0x97);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4221, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3F);
    CheckRegisterByte(RegisterType::B, 0x49);
    CheckRegisterByte(RegisterType::C, 0x44);
    CheckRegisterByte(RegisterType::D, 0x49);
    CheckRegisterByte(RegisterType::E, 0x1F);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x1F);
    CheckRegisterByte(RegisterType::L, 0x97);
    WriteRegisterWord(RegisterType::PC, 0x4222);
    WriteRegisterWord(RegisterType::SP, 0x5FF7);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x4221, 0x42);
}

void test_42_0289()
{
    if (skip_test_42_0289)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x27BC);
    WriteRegisterWord(RegisterType::SP, 0x59AE);
    WriteRegisterByte(RegisterType::A, 0x87);
    WriteRegisterByte(RegisterType::B, 0x2C);
    WriteRegisterByte(RegisterType::C, 0x07);
    WriteRegisterByte(RegisterType::D, 0x1D);
    WriteRegisterByte(RegisterType::E, 0x3C);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x9F);
    WriteRegisterByte(RegisterType::L, 0xB9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x27BC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x87);
    CheckRegisterByte(RegisterType::B, 0x1D);
    CheckRegisterByte(RegisterType::C, 0x07);
    CheckRegisterByte(RegisterType::D, 0x1D);
    CheckRegisterByte(RegisterType::E, 0x3C);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x9F);
    CheckRegisterByte(RegisterType::L, 0xB9);
    WriteRegisterWord(RegisterType::PC, 0x27BD);
    WriteRegisterWord(RegisterType::SP, 0x59AE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x27BC, 0x42);
}

void test_42_028A()
{
    if (skip_test_42_028A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1B19);
    WriteRegisterWord(RegisterType::SP, 0x66C8);
    WriteRegisterByte(RegisterType::A, 0x53);
    WriteRegisterByte(RegisterType::B, 0xC0);
    WriteRegisterByte(RegisterType::C, 0x74);
    WriteRegisterByte(RegisterType::D, 0x90);
    WriteRegisterByte(RegisterType::E, 0x73);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xAE);
    WriteRegisterByte(RegisterType::L, 0xDC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1B19, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x53);
    CheckRegisterByte(RegisterType::B, 0x90);
    CheckRegisterByte(RegisterType::C, 0x74);
    CheckRegisterByte(RegisterType::D, 0x90);
    CheckRegisterByte(RegisterType::E, 0x73);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xAE);
    CheckRegisterByte(RegisterType::L, 0xDC);
    WriteRegisterWord(RegisterType::PC, 0x1B1A);
    WriteRegisterWord(RegisterType::SP, 0x66C8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1B19, 0x42);
}

void test_42_028B()
{
    if (skip_test_42_028B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7401);
    WriteRegisterWord(RegisterType::SP, 0xC963);
    WriteRegisterByte(RegisterType::A, 0xF3);
    WriteRegisterByte(RegisterType::B, 0x6F);
    WriteRegisterByte(RegisterType::C, 0x36);
    WriteRegisterByte(RegisterType::D, 0x95);
    WriteRegisterByte(RegisterType::E, 0x3D);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x5B);
    WriteRegisterByte(RegisterType::L, 0x9E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7401, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF3);
    CheckRegisterByte(RegisterType::B, 0x95);
    CheckRegisterByte(RegisterType::C, 0x36);
    CheckRegisterByte(RegisterType::D, 0x95);
    CheckRegisterByte(RegisterType::E, 0x3D);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x5B);
    CheckRegisterByte(RegisterType::L, 0x9E);
    WriteRegisterWord(RegisterType::PC, 0x7402);
    WriteRegisterWord(RegisterType::SP, 0xC963);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7401, 0x42);
}

void test_42_028C()
{
    if (skip_test_42_028C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAAE9);
    WriteRegisterWord(RegisterType::SP, 0x39F7);
    WriteRegisterByte(RegisterType::A, 0x04);
    WriteRegisterByte(RegisterType::B, 0x56);
    WriteRegisterByte(RegisterType::C, 0x4D);
    WriteRegisterByte(RegisterType::D, 0x85);
    WriteRegisterByte(RegisterType::E, 0x40);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xFA);
    WriteRegisterByte(RegisterType::L, 0x12);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xAAE9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x04);
    CheckRegisterByte(RegisterType::B, 0x85);
    CheckRegisterByte(RegisterType::C, 0x4D);
    CheckRegisterByte(RegisterType::D, 0x85);
    CheckRegisterByte(RegisterType::E, 0x40);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xFA);
    CheckRegisterByte(RegisterType::L, 0x12);
    WriteRegisterWord(RegisterType::PC, 0xAAEA);
    WriteRegisterWord(RegisterType::SP, 0x39F7);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAAE9, 0x42);
}

void test_42_028D()
{
    if (skip_test_42_028D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x941E);
    WriteRegisterWord(RegisterType::SP, 0x4E8A);
    WriteRegisterByte(RegisterType::A, 0x41);
    WriteRegisterByte(RegisterType::B, 0xD4);
    WriteRegisterByte(RegisterType::C, 0xA8);
    WriteRegisterByte(RegisterType::D, 0xA5);
    WriteRegisterByte(RegisterType::E, 0x7C);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x7B);
    WriteRegisterByte(RegisterType::L, 0xCF);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x941E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x41);
    CheckRegisterByte(RegisterType::B, 0xA5);
    CheckRegisterByte(RegisterType::C, 0xA8);
    CheckRegisterByte(RegisterType::D, 0xA5);
    CheckRegisterByte(RegisterType::E, 0x7C);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x7B);
    CheckRegisterByte(RegisterType::L, 0xCF);
    WriteRegisterWord(RegisterType::PC, 0x941F);
    WriteRegisterWord(RegisterType::SP, 0x4E8A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x941E, 0x42);
}

void test_42_028E()
{
    if (skip_test_42_028E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8644);
    WriteRegisterWord(RegisterType::SP, 0x5FC6);
    WriteRegisterByte(RegisterType::A, 0xAF);
    WriteRegisterByte(RegisterType::B, 0x37);
    WriteRegisterByte(RegisterType::C, 0x28);
    WriteRegisterByte(RegisterType::D, 0x8C);
    WriteRegisterByte(RegisterType::E, 0xDE);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x0C);
    WriteRegisterByte(RegisterType::L, 0x97);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8644, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAF);
    CheckRegisterByte(RegisterType::B, 0x8C);
    CheckRegisterByte(RegisterType::C, 0x28);
    CheckRegisterByte(RegisterType::D, 0x8C);
    CheckRegisterByte(RegisterType::E, 0xDE);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x0C);
    CheckRegisterByte(RegisterType::L, 0x97);
    WriteRegisterWord(RegisterType::PC, 0x8645);
    WriteRegisterWord(RegisterType::SP, 0x5FC6);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8644, 0x42);
}

void test_42_028F()
{
    if (skip_test_42_028F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7CBD);
    WriteRegisterWord(RegisterType::SP, 0x9F0A);
    WriteRegisterByte(RegisterType::A, 0x82);
    WriteRegisterByte(RegisterType::B, 0x03);
    WriteRegisterByte(RegisterType::C, 0x04);
    WriteRegisterByte(RegisterType::D, 0x0E);
    WriteRegisterByte(RegisterType::E, 0x89);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x1D);
    WriteRegisterByte(RegisterType::L, 0x86);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7CBD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x82);
    CheckRegisterByte(RegisterType::B, 0x0E);
    CheckRegisterByte(RegisterType::C, 0x04);
    CheckRegisterByte(RegisterType::D, 0x0E);
    CheckRegisterByte(RegisterType::E, 0x89);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x1D);
    CheckRegisterByte(RegisterType::L, 0x86);
    WriteRegisterWord(RegisterType::PC, 0x7CBE);
    WriteRegisterWord(RegisterType::SP, 0x9F0A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7CBD, 0x42);
}

void test_42_0290()
{
    if (skip_test_42_0290)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF82E);
    WriteRegisterWord(RegisterType::SP, 0x8550);
    WriteRegisterByte(RegisterType::A, 0x49);
    WriteRegisterByte(RegisterType::B, 0x50);
    WriteRegisterByte(RegisterType::C, 0xAA);
    WriteRegisterByte(RegisterType::D, 0xAD);
    WriteRegisterByte(RegisterType::E, 0x99);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xA2);
    WriteRegisterByte(RegisterType::L, 0x8C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF82E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x49);
    CheckRegisterByte(RegisterType::B, 0xAD);
    CheckRegisterByte(RegisterType::C, 0xAA);
    CheckRegisterByte(RegisterType::D, 0xAD);
    CheckRegisterByte(RegisterType::E, 0x99);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xA2);
    CheckRegisterByte(RegisterType::L, 0x8C);
    WriteRegisterWord(RegisterType::PC, 0xF82F);
    WriteRegisterWord(RegisterType::SP, 0x8550);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF82E, 0x42);
}

void test_42_0291()
{
    if (skip_test_42_0291)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDA63);
    WriteRegisterWord(RegisterType::SP, 0xA2DD);
    WriteRegisterByte(RegisterType::A, 0xD3);
    WriteRegisterByte(RegisterType::B, 0x92);
    WriteRegisterByte(RegisterType::C, 0x48);
    WriteRegisterByte(RegisterType::D, 0x97);
    WriteRegisterByte(RegisterType::E, 0xC3);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xCF);
    WriteRegisterByte(RegisterType::L, 0x13);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDA63, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD3);
    CheckRegisterByte(RegisterType::B, 0x97);
    CheckRegisterByte(RegisterType::C, 0x48);
    CheckRegisterByte(RegisterType::D, 0x97);
    CheckRegisterByte(RegisterType::E, 0xC3);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xCF);
    CheckRegisterByte(RegisterType::L, 0x13);
    WriteRegisterWord(RegisterType::PC, 0xDA64);
    WriteRegisterWord(RegisterType::SP, 0xA2DD);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xDA63, 0x42);
}

void test_42_0292()
{
    if (skip_test_42_0292)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xADCF);
    WriteRegisterWord(RegisterType::SP, 0x0096);
    WriteRegisterByte(RegisterType::A, 0xEB);
    WriteRegisterByte(RegisterType::B, 0x16);
    WriteRegisterByte(RegisterType::C, 0x40);
    WriteRegisterByte(RegisterType::D, 0x7E);
    WriteRegisterByte(RegisterType::E, 0x37);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x56);
    WriteRegisterByte(RegisterType::L, 0x02);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xADCF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEB);
    CheckRegisterByte(RegisterType::B, 0x7E);
    CheckRegisterByte(RegisterType::C, 0x40);
    CheckRegisterByte(RegisterType::D, 0x7E);
    CheckRegisterByte(RegisterType::E, 0x37);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x56);
    CheckRegisterByte(RegisterType::L, 0x02);
    WriteRegisterWord(RegisterType::PC, 0xADD0);
    WriteRegisterWord(RegisterType::SP, 0x0096);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xADCF, 0x42);
}

void test_42_0293()
{
    if (skip_test_42_0293)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x688E);
    WriteRegisterWord(RegisterType::SP, 0xC562);
    WriteRegisterByte(RegisterType::A, 0x39);
    WriteRegisterByte(RegisterType::B, 0xD2);
    WriteRegisterByte(RegisterType::C, 0x22);
    WriteRegisterByte(RegisterType::D, 0x04);
    WriteRegisterByte(RegisterType::E, 0x74);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xF5);
    WriteRegisterByte(RegisterType::L, 0xCF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x688E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x39);
    CheckRegisterByte(RegisterType::B, 0x04);
    CheckRegisterByte(RegisterType::C, 0x22);
    CheckRegisterByte(RegisterType::D, 0x04);
    CheckRegisterByte(RegisterType::E, 0x74);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xF5);
    CheckRegisterByte(RegisterType::L, 0xCF);
    WriteRegisterWord(RegisterType::PC, 0x688F);
    WriteRegisterWord(RegisterType::SP, 0xC562);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x688E, 0x42);
}

void test_42_0294()
{
    if (skip_test_42_0294)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x317E);
    WriteRegisterWord(RegisterType::SP, 0xB63E);
    WriteRegisterByte(RegisterType::A, 0xE5);
    WriteRegisterByte(RegisterType::B, 0x36);
    WriteRegisterByte(RegisterType::C, 0xE0);
    WriteRegisterByte(RegisterType::D, 0x67);
    WriteRegisterByte(RegisterType::E, 0x33);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x22);
    WriteRegisterByte(RegisterType::L, 0x6E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x317E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE5);
    CheckRegisterByte(RegisterType::B, 0x67);
    CheckRegisterByte(RegisterType::C, 0xE0);
    CheckRegisterByte(RegisterType::D, 0x67);
    CheckRegisterByte(RegisterType::E, 0x33);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x22);
    CheckRegisterByte(RegisterType::L, 0x6E);
    WriteRegisterWord(RegisterType::PC, 0x317F);
    WriteRegisterWord(RegisterType::SP, 0xB63E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x317E, 0x42);
}

void test_42_0295()
{
    if (skip_test_42_0295)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x02A8);
    WriteRegisterWord(RegisterType::SP, 0x21AF);
    WriteRegisterByte(RegisterType::A, 0x5D);
    WriteRegisterByte(RegisterType::B, 0x2D);
    WriteRegisterByte(RegisterType::C, 0x95);
    WriteRegisterByte(RegisterType::D, 0xB2);
    WriteRegisterByte(RegisterType::E, 0x4B);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x06);
    WriteRegisterByte(RegisterType::L, 0x5D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x02A8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5D);
    CheckRegisterByte(RegisterType::B, 0xB2);
    CheckRegisterByte(RegisterType::C, 0x95);
    CheckRegisterByte(RegisterType::D, 0xB2);
    CheckRegisterByte(RegisterType::E, 0x4B);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x06);
    CheckRegisterByte(RegisterType::L, 0x5D);
    WriteRegisterWord(RegisterType::PC, 0x02A9);
    WriteRegisterWord(RegisterType::SP, 0x21AF);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x02A8, 0x42);
}

void test_42_0296()
{
    if (skip_test_42_0296)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x491E);
    WriteRegisterWord(RegisterType::SP, 0xC1FC);
    WriteRegisterByte(RegisterType::A, 0xA4);
    WriteRegisterByte(RegisterType::B, 0xDC);
    WriteRegisterByte(RegisterType::C, 0xDB);
    WriteRegisterByte(RegisterType::D, 0xD4);
    WriteRegisterByte(RegisterType::E, 0xCC);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xFD);
    WriteRegisterByte(RegisterType::L, 0xA1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x491E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA4);
    CheckRegisterByte(RegisterType::B, 0xD4);
    CheckRegisterByte(RegisterType::C, 0xDB);
    CheckRegisterByte(RegisterType::D, 0xD4);
    CheckRegisterByte(RegisterType::E, 0xCC);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xFD);
    CheckRegisterByte(RegisterType::L, 0xA1);
    WriteRegisterWord(RegisterType::PC, 0x491F);
    WriteRegisterWord(RegisterType::SP, 0xC1FC);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x491E, 0x42);
}

void test_42_0297()
{
    if (skip_test_42_0297)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4118);
    WriteRegisterWord(RegisterType::SP, 0x9A88);
    WriteRegisterByte(RegisterType::A, 0x5C);
    WriteRegisterByte(RegisterType::B, 0xBE);
    WriteRegisterByte(RegisterType::C, 0x2A);
    WriteRegisterByte(RegisterType::D, 0x53);
    WriteRegisterByte(RegisterType::E, 0x79);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x61);
    WriteRegisterByte(RegisterType::L, 0xCB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4118, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5C);
    CheckRegisterByte(RegisterType::B, 0x53);
    CheckRegisterByte(RegisterType::C, 0x2A);
    CheckRegisterByte(RegisterType::D, 0x53);
    CheckRegisterByte(RegisterType::E, 0x79);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x61);
    CheckRegisterByte(RegisterType::L, 0xCB);
    WriteRegisterWord(RegisterType::PC, 0x4119);
    WriteRegisterWord(RegisterType::SP, 0x9A88);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4118, 0x42);
}

void test_42_0298()
{
    if (skip_test_42_0298)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9CDE);
    WriteRegisterWord(RegisterType::SP, 0xE042);
    WriteRegisterByte(RegisterType::A, 0xFF);
    WriteRegisterByte(RegisterType::B, 0xFB);
    WriteRegisterByte(RegisterType::C, 0xEA);
    WriteRegisterByte(RegisterType::D, 0xD0);
    WriteRegisterByte(RegisterType::E, 0x78);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x56);
    WriteRegisterByte(RegisterType::L, 0x3B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9CDE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFF);
    CheckRegisterByte(RegisterType::B, 0xD0);
    CheckRegisterByte(RegisterType::C, 0xEA);
    CheckRegisterByte(RegisterType::D, 0xD0);
    CheckRegisterByte(RegisterType::E, 0x78);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x56);
    CheckRegisterByte(RegisterType::L, 0x3B);
    WriteRegisterWord(RegisterType::PC, 0x9CDF);
    WriteRegisterWord(RegisterType::SP, 0xE042);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x9CDE, 0x42);
}

void test_42_0299()
{
    if (skip_test_42_0299)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCA2E);
    WriteRegisterWord(RegisterType::SP, 0x6A34);
    WriteRegisterByte(RegisterType::A, 0xBB);
    WriteRegisterByte(RegisterType::B, 0x6D);
    WriteRegisterByte(RegisterType::C, 0x39);
    WriteRegisterByte(RegisterType::D, 0x66);
    WriteRegisterByte(RegisterType::E, 0x7A);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x1E);
    WriteRegisterByte(RegisterType::L, 0xFB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xCA2E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBB);
    CheckRegisterByte(RegisterType::B, 0x66);
    CheckRegisterByte(RegisterType::C, 0x39);
    CheckRegisterByte(RegisterType::D, 0x66);
    CheckRegisterByte(RegisterType::E, 0x7A);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x1E);
    CheckRegisterByte(RegisterType::L, 0xFB);
    WriteRegisterWord(RegisterType::PC, 0xCA2F);
    WriteRegisterWord(RegisterType::SP, 0x6A34);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xCA2E, 0x42);
}

void test_42_029A()
{
    if (skip_test_42_029A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5B53);
    WriteRegisterWord(RegisterType::SP, 0xC7E4);
    WriteRegisterByte(RegisterType::A, 0xA3);
    WriteRegisterByte(RegisterType::B, 0x69);
    WriteRegisterByte(RegisterType::C, 0x4F);
    WriteRegisterByte(RegisterType::D, 0x13);
    WriteRegisterByte(RegisterType::E, 0xA5);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xB4);
    WriteRegisterByte(RegisterType::L, 0x52);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5B53, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA3);
    CheckRegisterByte(RegisterType::B, 0x13);
    CheckRegisterByte(RegisterType::C, 0x4F);
    CheckRegisterByte(RegisterType::D, 0x13);
    CheckRegisterByte(RegisterType::E, 0xA5);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xB4);
    CheckRegisterByte(RegisterType::L, 0x52);
    WriteRegisterWord(RegisterType::PC, 0x5B54);
    WriteRegisterWord(RegisterType::SP, 0xC7E4);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5B53, 0x42);
}

void test_42_029B()
{
    if (skip_test_42_029B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEB7C);
    WriteRegisterWord(RegisterType::SP, 0xA204);
    WriteRegisterByte(RegisterType::A, 0x92);
    WriteRegisterByte(RegisterType::B, 0xB9);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0xDA);
    WriteRegisterByte(RegisterType::E, 0x25);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x12);
    WriteRegisterByte(RegisterType::L, 0x76);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xEB7C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x92);
    CheckRegisterByte(RegisterType::B, 0xDA);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0xDA);
    CheckRegisterByte(RegisterType::E, 0x25);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x12);
    CheckRegisterByte(RegisterType::L, 0x76);
    WriteRegisterWord(RegisterType::PC, 0xEB7D);
    WriteRegisterWord(RegisterType::SP, 0xA204);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xEB7C, 0x42);
}

void test_42_029C()
{
    if (skip_test_42_029C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE0C7);
    WriteRegisterWord(RegisterType::SP, 0x7ECA);
    WriteRegisterByte(RegisterType::A, 0x50);
    WriteRegisterByte(RegisterType::B, 0xB2);
    WriteRegisterByte(RegisterType::C, 0x45);
    WriteRegisterByte(RegisterType::D, 0xB5);
    WriteRegisterByte(RegisterType::E, 0x88);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xC6);
    WriteRegisterByte(RegisterType::L, 0x96);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE0C7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x50);
    CheckRegisterByte(RegisterType::B, 0xB5);
    CheckRegisterByte(RegisterType::C, 0x45);
    CheckRegisterByte(RegisterType::D, 0xB5);
    CheckRegisterByte(RegisterType::E, 0x88);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xC6);
    CheckRegisterByte(RegisterType::L, 0x96);
    WriteRegisterWord(RegisterType::PC, 0xE0C8);
    WriteRegisterWord(RegisterType::SP, 0x7ECA);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE0C7, 0x42);
}

void test_42_029D()
{
    if (skip_test_42_029D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x94DD);
    WriteRegisterWord(RegisterType::SP, 0x946C);
    WriteRegisterByte(RegisterType::A, 0x60);
    WriteRegisterByte(RegisterType::B, 0xED);
    WriteRegisterByte(RegisterType::C, 0xFD);
    WriteRegisterByte(RegisterType::D, 0x37);
    WriteRegisterByte(RegisterType::E, 0xF0);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x7B);
    WriteRegisterByte(RegisterType::L, 0x3B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x94DD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x60);
    CheckRegisterByte(RegisterType::B, 0x37);
    CheckRegisterByte(RegisterType::C, 0xFD);
    CheckRegisterByte(RegisterType::D, 0x37);
    CheckRegisterByte(RegisterType::E, 0xF0);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x7B);
    CheckRegisterByte(RegisterType::L, 0x3B);
    WriteRegisterWord(RegisterType::PC, 0x94DE);
    WriteRegisterWord(RegisterType::SP, 0x946C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x94DD, 0x42);
}

void test_42_029E()
{
    if (skip_test_42_029E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x221A);
    WriteRegisterWord(RegisterType::SP, 0x465B);
    WriteRegisterByte(RegisterType::A, 0xA5);
    WriteRegisterByte(RegisterType::B, 0xEA);
    WriteRegisterByte(RegisterType::C, 0x6B);
    WriteRegisterByte(RegisterType::D, 0x02);
    WriteRegisterByte(RegisterType::E, 0x5F);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x76);
    WriteRegisterByte(RegisterType::L, 0x36);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x221A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA5);
    CheckRegisterByte(RegisterType::B, 0x02);
    CheckRegisterByte(RegisterType::C, 0x6B);
    CheckRegisterByte(RegisterType::D, 0x02);
    CheckRegisterByte(RegisterType::E, 0x5F);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x76);
    CheckRegisterByte(RegisterType::L, 0x36);
    WriteRegisterWord(RegisterType::PC, 0x221B);
    WriteRegisterWord(RegisterType::SP, 0x465B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x221A, 0x42);
}

void test_42_029F()
{
    if (skip_test_42_029F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD337);
    WriteRegisterWord(RegisterType::SP, 0xEA8B);
    WriteRegisterByte(RegisterType::A, 0x74);
    WriteRegisterByte(RegisterType::B, 0x74);
    WriteRegisterByte(RegisterType::C, 0x64);
    WriteRegisterByte(RegisterType::D, 0x66);
    WriteRegisterByte(RegisterType::E, 0x1C);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x09);
    WriteRegisterByte(RegisterType::L, 0x98);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD337, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x74);
    CheckRegisterByte(RegisterType::B, 0x66);
    CheckRegisterByte(RegisterType::C, 0x64);
    CheckRegisterByte(RegisterType::D, 0x66);
    CheckRegisterByte(RegisterType::E, 0x1C);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x09);
    CheckRegisterByte(RegisterType::L, 0x98);
    WriteRegisterWord(RegisterType::PC, 0xD338);
    WriteRegisterWord(RegisterType::SP, 0xEA8B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD337, 0x42);
}

void test_42_02A0()
{
    if (skip_test_42_02A0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x99B9);
    WriteRegisterWord(RegisterType::SP, 0xEC54);
    WriteRegisterByte(RegisterType::A, 0xEA);
    WriteRegisterByte(RegisterType::B, 0xE7);
    WriteRegisterByte(RegisterType::C, 0x83);
    WriteRegisterByte(RegisterType::D, 0x27);
    WriteRegisterByte(RegisterType::E, 0xD9);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0xA8);
    WriteRegisterByte(RegisterType::L, 0xFD);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x99B9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEA);
    CheckRegisterByte(RegisterType::B, 0x27);
    CheckRegisterByte(RegisterType::C, 0x83);
    CheckRegisterByte(RegisterType::D, 0x27);
    CheckRegisterByte(RegisterType::E, 0xD9);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0xA8);
    CheckRegisterByte(RegisterType::L, 0xFD);
    WriteRegisterWord(RegisterType::PC, 0x99BA);
    WriteRegisterWord(RegisterType::SP, 0xEC54);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x99B9, 0x42);
}

void test_42_02A1()
{
    if (skip_test_42_02A1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF7FE);
    WriteRegisterWord(RegisterType::SP, 0x2E26);
    WriteRegisterByte(RegisterType::A, 0x36);
    WriteRegisterByte(RegisterType::B, 0x43);
    WriteRegisterByte(RegisterType::C, 0xCA);
    WriteRegisterByte(RegisterType::D, 0x39);
    WriteRegisterByte(RegisterType::E, 0x3D);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xA5);
    WriteRegisterByte(RegisterType::L, 0x35);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF7FE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x36);
    CheckRegisterByte(RegisterType::B, 0x39);
    CheckRegisterByte(RegisterType::C, 0xCA);
    CheckRegisterByte(RegisterType::D, 0x39);
    CheckRegisterByte(RegisterType::E, 0x3D);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xA5);
    CheckRegisterByte(RegisterType::L, 0x35);
    WriteRegisterWord(RegisterType::PC, 0xF7FF);
    WriteRegisterWord(RegisterType::SP, 0x2E26);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF7FE, 0x42);
}

void test_42_02A2()
{
    if (skip_test_42_02A2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x402D);
    WriteRegisterWord(RegisterType::SP, 0xC13B);
    WriteRegisterByte(RegisterType::A, 0xCC);
    WriteRegisterByte(RegisterType::B, 0x87);
    WriteRegisterByte(RegisterType::C, 0xC9);
    WriteRegisterByte(RegisterType::D, 0x63);
    WriteRegisterByte(RegisterType::E, 0xE8);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xF6);
    WriteRegisterByte(RegisterType::L, 0x1D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x402D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCC);
    CheckRegisterByte(RegisterType::B, 0x63);
    CheckRegisterByte(RegisterType::C, 0xC9);
    CheckRegisterByte(RegisterType::D, 0x63);
    CheckRegisterByte(RegisterType::E, 0xE8);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xF6);
    CheckRegisterByte(RegisterType::L, 0x1D);
    WriteRegisterWord(RegisterType::PC, 0x402E);
    WriteRegisterWord(RegisterType::SP, 0xC13B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x402D, 0x42);
}

void test_42_02A3()
{
    if (skip_test_42_02A3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2C2F);
    WriteRegisterWord(RegisterType::SP, 0xBD27);
    WriteRegisterByte(RegisterType::A, 0xCB);
    WriteRegisterByte(RegisterType::B, 0xAB);
    WriteRegisterByte(RegisterType::C, 0x13);
    WriteRegisterByte(RegisterType::D, 0xFF);
    WriteRegisterByte(RegisterType::E, 0x97);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xAB);
    WriteRegisterByte(RegisterType::L, 0x30);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2C2F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCB);
    CheckRegisterByte(RegisterType::B, 0xFF);
    CheckRegisterByte(RegisterType::C, 0x13);
    CheckRegisterByte(RegisterType::D, 0xFF);
    CheckRegisterByte(RegisterType::E, 0x97);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xAB);
    CheckRegisterByte(RegisterType::L, 0x30);
    WriteRegisterWord(RegisterType::PC, 0x2C30);
    WriteRegisterWord(RegisterType::SP, 0xBD27);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2C2F, 0x42);
}

void test_42_02A4()
{
    if (skip_test_42_02A4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x253D);
    WriteRegisterWord(RegisterType::SP, 0x7D2A);
    WriteRegisterByte(RegisterType::A, 0x3A);
    WriteRegisterByte(RegisterType::B, 0xD8);
    WriteRegisterByte(RegisterType::C, 0xA1);
    WriteRegisterByte(RegisterType::D, 0x90);
    WriteRegisterByte(RegisterType::E, 0x51);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xD6);
    WriteRegisterByte(RegisterType::L, 0x55);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x253D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3A);
    CheckRegisterByte(RegisterType::B, 0x90);
    CheckRegisterByte(RegisterType::C, 0xA1);
    CheckRegisterByte(RegisterType::D, 0x90);
    CheckRegisterByte(RegisterType::E, 0x51);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xD6);
    CheckRegisterByte(RegisterType::L, 0x55);
    WriteRegisterWord(RegisterType::PC, 0x253E);
    WriteRegisterWord(RegisterType::SP, 0x7D2A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x253D, 0x42);
}

void test_42_02A5()
{
    if (skip_test_42_02A5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5CCB);
    WriteRegisterWord(RegisterType::SP, 0x8C3B);
    WriteRegisterByte(RegisterType::A, 0x5E);
    WriteRegisterByte(RegisterType::B, 0x1F);
    WriteRegisterByte(RegisterType::C, 0x68);
    WriteRegisterByte(RegisterType::D, 0xB6);
    WriteRegisterByte(RegisterType::E, 0x36);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x3F);
    WriteRegisterByte(RegisterType::L, 0xDD);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5CCB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5E);
    CheckRegisterByte(RegisterType::B, 0xB6);
    CheckRegisterByte(RegisterType::C, 0x68);
    CheckRegisterByte(RegisterType::D, 0xB6);
    CheckRegisterByte(RegisterType::E, 0x36);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x3F);
    CheckRegisterByte(RegisterType::L, 0xDD);
    WriteRegisterWord(RegisterType::PC, 0x5CCC);
    WriteRegisterWord(RegisterType::SP, 0x8C3B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5CCB, 0x42);
}

void test_42_02A6()
{
    if (skip_test_42_02A6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x20DE);
    WriteRegisterWord(RegisterType::SP, 0x3620);
    WriteRegisterByte(RegisterType::A, 0x4D);
    WriteRegisterByte(RegisterType::B, 0xE6);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0x76);
    WriteRegisterByte(RegisterType::E, 0xB3);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x11);
    WriteRegisterByte(RegisterType::L, 0x27);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x20DE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4D);
    CheckRegisterByte(RegisterType::B, 0x76);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0x76);
    CheckRegisterByte(RegisterType::E, 0xB3);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x11);
    CheckRegisterByte(RegisterType::L, 0x27);
    WriteRegisterWord(RegisterType::PC, 0x20DF);
    WriteRegisterWord(RegisterType::SP, 0x3620);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x20DE, 0x42);
}

void test_42_02A7()
{
    if (skip_test_42_02A7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5757);
    WriteRegisterWord(RegisterType::SP, 0x5616);
    WriteRegisterByte(RegisterType::A, 0x6F);
    WriteRegisterByte(RegisterType::B, 0x6B);
    WriteRegisterByte(RegisterType::C, 0x00);
    WriteRegisterByte(RegisterType::D, 0x82);
    WriteRegisterByte(RegisterType::E, 0x67);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xC6);
    WriteRegisterByte(RegisterType::L, 0x21);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5757, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6F);
    CheckRegisterByte(RegisterType::B, 0x82);
    CheckRegisterByte(RegisterType::C, 0x00);
    CheckRegisterByte(RegisterType::D, 0x82);
    CheckRegisterByte(RegisterType::E, 0x67);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xC6);
    CheckRegisterByte(RegisterType::L, 0x21);
    WriteRegisterWord(RegisterType::PC, 0x5758);
    WriteRegisterWord(RegisterType::SP, 0x5616);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5757, 0x42);
}

void test_42_02A8()
{
    if (skip_test_42_02A8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xADE0);
    WriteRegisterWord(RegisterType::SP, 0x1F28);
    WriteRegisterByte(RegisterType::A, 0x81);
    WriteRegisterByte(RegisterType::B, 0x67);
    WriteRegisterByte(RegisterType::C, 0x09);
    WriteRegisterByte(RegisterType::D, 0xB4);
    WriteRegisterByte(RegisterType::E, 0xAD);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x0E);
    WriteRegisterByte(RegisterType::L, 0x21);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xADE0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x81);
    CheckRegisterByte(RegisterType::B, 0xB4);
    CheckRegisterByte(RegisterType::C, 0x09);
    CheckRegisterByte(RegisterType::D, 0xB4);
    CheckRegisterByte(RegisterType::E, 0xAD);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x0E);
    CheckRegisterByte(RegisterType::L, 0x21);
    WriteRegisterWord(RegisterType::PC, 0xADE1);
    WriteRegisterWord(RegisterType::SP, 0x1F28);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xADE0, 0x42);
}

void test_42_02A9()
{
    if (skip_test_42_02A9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x08F3);
    WriteRegisterWord(RegisterType::SP, 0xCEE6);
    WriteRegisterByte(RegisterType::A, 0xD0);
    WriteRegisterByte(RegisterType::B, 0xF0);
    WriteRegisterByte(RegisterType::C, 0x37);
    WriteRegisterByte(RegisterType::D, 0x64);
    WriteRegisterByte(RegisterType::E, 0xC4);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x2D);
    WriteRegisterByte(RegisterType::L, 0xAF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x08F3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD0);
    CheckRegisterByte(RegisterType::B, 0x64);
    CheckRegisterByte(RegisterType::C, 0x37);
    CheckRegisterByte(RegisterType::D, 0x64);
    CheckRegisterByte(RegisterType::E, 0xC4);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x2D);
    CheckRegisterByte(RegisterType::L, 0xAF);
    WriteRegisterWord(RegisterType::PC, 0x08F4);
    WriteRegisterWord(RegisterType::SP, 0xCEE6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x08F3, 0x42);
}

void test_42_02AA()
{
    if (skip_test_42_02AA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAB1F);
    WriteRegisterWord(RegisterType::SP, 0x5BF6);
    WriteRegisterByte(RegisterType::A, 0xAB);
    WriteRegisterByte(RegisterType::B, 0xB7);
    WriteRegisterByte(RegisterType::C, 0x75);
    WriteRegisterByte(RegisterType::D, 0x05);
    WriteRegisterByte(RegisterType::E, 0x1B);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x40);
    WriteRegisterByte(RegisterType::L, 0x41);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xAB1F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAB);
    CheckRegisterByte(RegisterType::B, 0x05);
    CheckRegisterByte(RegisterType::C, 0x75);
    CheckRegisterByte(RegisterType::D, 0x05);
    CheckRegisterByte(RegisterType::E, 0x1B);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x40);
    CheckRegisterByte(RegisterType::L, 0x41);
    WriteRegisterWord(RegisterType::PC, 0xAB20);
    WriteRegisterWord(RegisterType::SP, 0x5BF6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAB1F, 0x42);
}

void test_42_02AB()
{
    if (skip_test_42_02AB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7E93);
    WriteRegisterWord(RegisterType::SP, 0x9A3C);
    WriteRegisterByte(RegisterType::A, 0x41);
    WriteRegisterByte(RegisterType::B, 0xF0);
    WriteRegisterByte(RegisterType::C, 0x68);
    WriteRegisterByte(RegisterType::D, 0x6D);
    WriteRegisterByte(RegisterType::E, 0xED);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xD5);
    WriteRegisterByte(RegisterType::L, 0xB1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7E93, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x41);
    CheckRegisterByte(RegisterType::B, 0x6D);
    CheckRegisterByte(RegisterType::C, 0x68);
    CheckRegisterByte(RegisterType::D, 0x6D);
    CheckRegisterByte(RegisterType::E, 0xED);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xD5);
    CheckRegisterByte(RegisterType::L, 0xB1);
    WriteRegisterWord(RegisterType::PC, 0x7E94);
    WriteRegisterWord(RegisterType::SP, 0x9A3C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7E93, 0x42);
}

void test_42_02AC()
{
    if (skip_test_42_02AC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x93D7);
    WriteRegisterWord(RegisterType::SP, 0xFC50);
    WriteRegisterByte(RegisterType::A, 0xE1);
    WriteRegisterByte(RegisterType::B, 0xF3);
    WriteRegisterByte(RegisterType::C, 0x44);
    WriteRegisterByte(RegisterType::D, 0x68);
    WriteRegisterByte(RegisterType::E, 0xBC);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xDD);
    WriteRegisterByte(RegisterType::L, 0x01);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x93D7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE1);
    CheckRegisterByte(RegisterType::B, 0x68);
    CheckRegisterByte(RegisterType::C, 0x44);
    CheckRegisterByte(RegisterType::D, 0x68);
    CheckRegisterByte(RegisterType::E, 0xBC);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xDD);
    CheckRegisterByte(RegisterType::L, 0x01);
    WriteRegisterWord(RegisterType::PC, 0x93D8);
    WriteRegisterWord(RegisterType::SP, 0xFC50);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x93D7, 0x42);
}

void test_42_02AD()
{
    if (skip_test_42_02AD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA5CD);
    WriteRegisterWord(RegisterType::SP, 0x2400);
    WriteRegisterByte(RegisterType::A, 0x8D);
    WriteRegisterByte(RegisterType::B, 0x06);
    WriteRegisterByte(RegisterType::C, 0xFB);
    WriteRegisterByte(RegisterType::D, 0x0E);
    WriteRegisterByte(RegisterType::E, 0xC1);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xC9);
    WriteRegisterByte(RegisterType::L, 0xC2);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA5CD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8D);
    CheckRegisterByte(RegisterType::B, 0x0E);
    CheckRegisterByte(RegisterType::C, 0xFB);
    CheckRegisterByte(RegisterType::D, 0x0E);
    CheckRegisterByte(RegisterType::E, 0xC1);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xC9);
    CheckRegisterByte(RegisterType::L, 0xC2);
    WriteRegisterWord(RegisterType::PC, 0xA5CE);
    WriteRegisterWord(RegisterType::SP, 0x2400);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA5CD, 0x42);
}

void test_42_02AE()
{
    if (skip_test_42_02AE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB104);
    WriteRegisterWord(RegisterType::SP, 0xDACB);
    WriteRegisterByte(RegisterType::A, 0xF2);
    WriteRegisterByte(RegisterType::B, 0xF0);
    WriteRegisterByte(RegisterType::C, 0x10);
    WriteRegisterByte(RegisterType::D, 0xD4);
    WriteRegisterByte(RegisterType::E, 0xA6);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x26);
    WriteRegisterByte(RegisterType::L, 0xB1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB104, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF2);
    CheckRegisterByte(RegisterType::B, 0xD4);
    CheckRegisterByte(RegisterType::C, 0x10);
    CheckRegisterByte(RegisterType::D, 0xD4);
    CheckRegisterByte(RegisterType::E, 0xA6);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x26);
    CheckRegisterByte(RegisterType::L, 0xB1);
    WriteRegisterWord(RegisterType::PC, 0xB105);
    WriteRegisterWord(RegisterType::SP, 0xDACB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB104, 0x42);
}

void test_42_02AF()
{
    if (skip_test_42_02AF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2891);
    WriteRegisterWord(RegisterType::SP, 0xA747);
    WriteRegisterByte(RegisterType::A, 0x61);
    WriteRegisterByte(RegisterType::B, 0x2E);
    WriteRegisterByte(RegisterType::C, 0x05);
    WriteRegisterByte(RegisterType::D, 0x7C);
    WriteRegisterByte(RegisterType::E, 0x36);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x5D);
    WriteRegisterByte(RegisterType::L, 0xE9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2891, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x61);
    CheckRegisterByte(RegisterType::B, 0x7C);
    CheckRegisterByte(RegisterType::C, 0x05);
    CheckRegisterByte(RegisterType::D, 0x7C);
    CheckRegisterByte(RegisterType::E, 0x36);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x5D);
    CheckRegisterByte(RegisterType::L, 0xE9);
    WriteRegisterWord(RegisterType::PC, 0x2892);
    WriteRegisterWord(RegisterType::SP, 0xA747);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2891, 0x42);
}

void test_42_02B0()
{
    if (skip_test_42_02B0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB584);
    WriteRegisterWord(RegisterType::SP, 0x94A3);
    WriteRegisterByte(RegisterType::A, 0x58);
    WriteRegisterByte(RegisterType::B, 0x7B);
    WriteRegisterByte(RegisterType::C, 0x25);
    WriteRegisterByte(RegisterType::D, 0x37);
    WriteRegisterByte(RegisterType::E, 0xC0);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x5F);
    WriteRegisterByte(RegisterType::L, 0xAD);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB584, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x58);
    CheckRegisterByte(RegisterType::B, 0x37);
    CheckRegisterByte(RegisterType::C, 0x25);
    CheckRegisterByte(RegisterType::D, 0x37);
    CheckRegisterByte(RegisterType::E, 0xC0);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x5F);
    CheckRegisterByte(RegisterType::L, 0xAD);
    WriteRegisterWord(RegisterType::PC, 0xB585);
    WriteRegisterWord(RegisterType::SP, 0x94A3);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB584, 0x42);
}

void test_42_02B1()
{
    if (skip_test_42_02B1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x02D6);
    WriteRegisterWord(RegisterType::SP, 0x310D);
    WriteRegisterByte(RegisterType::A, 0x32);
    WriteRegisterByte(RegisterType::B, 0x66);
    WriteRegisterByte(RegisterType::C, 0xAA);
    WriteRegisterByte(RegisterType::D, 0x4C);
    WriteRegisterByte(RegisterType::E, 0x25);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x33);
    WriteRegisterByte(RegisterType::L, 0x83);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x02D6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x32);
    CheckRegisterByte(RegisterType::B, 0x4C);
    CheckRegisterByte(RegisterType::C, 0xAA);
    CheckRegisterByte(RegisterType::D, 0x4C);
    CheckRegisterByte(RegisterType::E, 0x25);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x33);
    CheckRegisterByte(RegisterType::L, 0x83);
    WriteRegisterWord(RegisterType::PC, 0x02D7);
    WriteRegisterWord(RegisterType::SP, 0x310D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x02D6, 0x42);
}

void test_42_02B2()
{
    if (skip_test_42_02B2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF3DD);
    WriteRegisterWord(RegisterType::SP, 0x2A8A);
    WriteRegisterByte(RegisterType::A, 0x29);
    WriteRegisterByte(RegisterType::B, 0xC8);
    WriteRegisterByte(RegisterType::C, 0x8A);
    WriteRegisterByte(RegisterType::D, 0x8B);
    WriteRegisterByte(RegisterType::E, 0xDD);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xB0);
    WriteRegisterByte(RegisterType::L, 0x2A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF3DD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x29);
    CheckRegisterByte(RegisterType::B, 0x8B);
    CheckRegisterByte(RegisterType::C, 0x8A);
    CheckRegisterByte(RegisterType::D, 0x8B);
    CheckRegisterByte(RegisterType::E, 0xDD);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xB0);
    CheckRegisterByte(RegisterType::L, 0x2A);
    WriteRegisterWord(RegisterType::PC, 0xF3DE);
    WriteRegisterWord(RegisterType::SP, 0x2A8A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF3DD, 0x42);
}

void test_42_02B3()
{
    if (skip_test_42_02B3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x158C);
    WriteRegisterWord(RegisterType::SP, 0xCC17);
    WriteRegisterByte(RegisterType::A, 0x05);
    WriteRegisterByte(RegisterType::B, 0xD2);
    WriteRegisterByte(RegisterType::C, 0x9D);
    WriteRegisterByte(RegisterType::D, 0x8D);
    WriteRegisterByte(RegisterType::E, 0x3B);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xE8);
    WriteRegisterByte(RegisterType::L, 0xD0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x158C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x05);
    CheckRegisterByte(RegisterType::B, 0x8D);
    CheckRegisterByte(RegisterType::C, 0x9D);
    CheckRegisterByte(RegisterType::D, 0x8D);
    CheckRegisterByte(RegisterType::E, 0x3B);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xE8);
    CheckRegisterByte(RegisterType::L, 0xD0);
    WriteRegisterWord(RegisterType::PC, 0x158D);
    WriteRegisterWord(RegisterType::SP, 0xCC17);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x158C, 0x42);
}

void test_42_02B4()
{
    if (skip_test_42_02B4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1979);
    WriteRegisterWord(RegisterType::SP, 0x2E04);
    WriteRegisterByte(RegisterType::A, 0xEC);
    WriteRegisterByte(RegisterType::B, 0xBC);
    WriteRegisterByte(RegisterType::C, 0x8A);
    WriteRegisterByte(RegisterType::D, 0xAD);
    WriteRegisterByte(RegisterType::E, 0x94);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x75);
    WriteRegisterByte(RegisterType::L, 0x53);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1979, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEC);
    CheckRegisterByte(RegisterType::B, 0xAD);
    CheckRegisterByte(RegisterType::C, 0x8A);
    CheckRegisterByte(RegisterType::D, 0xAD);
    CheckRegisterByte(RegisterType::E, 0x94);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x75);
    CheckRegisterByte(RegisterType::L, 0x53);
    WriteRegisterWord(RegisterType::PC, 0x197A);
    WriteRegisterWord(RegisterType::SP, 0x2E04);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1979, 0x42);
}

void test_42_02B5()
{
    if (skip_test_42_02B5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF904);
    WriteRegisterWord(RegisterType::SP, 0x0CA4);
    WriteRegisterByte(RegisterType::A, 0x6C);
    WriteRegisterByte(RegisterType::B, 0xB1);
    WriteRegisterByte(RegisterType::C, 0x19);
    WriteRegisterByte(RegisterType::D, 0xA6);
    WriteRegisterByte(RegisterType::E, 0xCB);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xAA);
    WriteRegisterByte(RegisterType::L, 0xAD);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF904, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6C);
    CheckRegisterByte(RegisterType::B, 0xA6);
    CheckRegisterByte(RegisterType::C, 0x19);
    CheckRegisterByte(RegisterType::D, 0xA6);
    CheckRegisterByte(RegisterType::E, 0xCB);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xAA);
    CheckRegisterByte(RegisterType::L, 0xAD);
    WriteRegisterWord(RegisterType::PC, 0xF905);
    WriteRegisterWord(RegisterType::SP, 0x0CA4);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF904, 0x42);
}

void test_42_02B6()
{
    if (skip_test_42_02B6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x43CB);
    WriteRegisterWord(RegisterType::SP, 0x4FE2);
    WriteRegisterByte(RegisterType::A, 0xB7);
    WriteRegisterByte(RegisterType::B, 0x71);
    WriteRegisterByte(RegisterType::C, 0xDA);
    WriteRegisterByte(RegisterType::D, 0xC5);
    WriteRegisterByte(RegisterType::E, 0x9A);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x2C);
    WriteRegisterByte(RegisterType::L, 0xB5);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x43CB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB7);
    CheckRegisterByte(RegisterType::B, 0xC5);
    CheckRegisterByte(RegisterType::C, 0xDA);
    CheckRegisterByte(RegisterType::D, 0xC5);
    CheckRegisterByte(RegisterType::E, 0x9A);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x2C);
    CheckRegisterByte(RegisterType::L, 0xB5);
    WriteRegisterWord(RegisterType::PC, 0x43CC);
    WriteRegisterWord(RegisterType::SP, 0x4FE2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x43CB, 0x42);
}

void test_42_02B7()
{
    if (skip_test_42_02B7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x556A);
    WriteRegisterWord(RegisterType::SP, 0xD6F6);
    WriteRegisterByte(RegisterType::A, 0xBF);
    WriteRegisterByte(RegisterType::B, 0xD8);
    WriteRegisterByte(RegisterType::C, 0x6A);
    WriteRegisterByte(RegisterType::D, 0x33);
    WriteRegisterByte(RegisterType::E, 0x53);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xEB);
    WriteRegisterByte(RegisterType::L, 0x61);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x556A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBF);
    CheckRegisterByte(RegisterType::B, 0x33);
    CheckRegisterByte(RegisterType::C, 0x6A);
    CheckRegisterByte(RegisterType::D, 0x33);
    CheckRegisterByte(RegisterType::E, 0x53);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xEB);
    CheckRegisterByte(RegisterType::L, 0x61);
    WriteRegisterWord(RegisterType::PC, 0x556B);
    WriteRegisterWord(RegisterType::SP, 0xD6F6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x556A, 0x42);
}

void test_42_02B8()
{
    if (skip_test_42_02B8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x93E0);
    WriteRegisterWord(RegisterType::SP, 0xFABF);
    WriteRegisterByte(RegisterType::A, 0xFA);
    WriteRegisterByte(RegisterType::B, 0xEA);
    WriteRegisterByte(RegisterType::C, 0xC7);
    WriteRegisterByte(RegisterType::D, 0x93);
    WriteRegisterByte(RegisterType::E, 0x00);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xF7);
    WriteRegisterByte(RegisterType::L, 0x34);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x93E0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFA);
    CheckRegisterByte(RegisterType::B, 0x93);
    CheckRegisterByte(RegisterType::C, 0xC7);
    CheckRegisterByte(RegisterType::D, 0x93);
    CheckRegisterByte(RegisterType::E, 0x00);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xF7);
    CheckRegisterByte(RegisterType::L, 0x34);
    WriteRegisterWord(RegisterType::PC, 0x93E1);
    WriteRegisterWord(RegisterType::SP, 0xFABF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x93E0, 0x42);
}

void test_42_02B9()
{
    if (skip_test_42_02B9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x740C);
    WriteRegisterWord(RegisterType::SP, 0xCD8F);
    WriteRegisterByte(RegisterType::A, 0x7D);
    WriteRegisterByte(RegisterType::B, 0x62);
    WriteRegisterByte(RegisterType::C, 0x1D);
    WriteRegisterByte(RegisterType::D, 0x55);
    WriteRegisterByte(RegisterType::E, 0xE6);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x09);
    WriteRegisterByte(RegisterType::L, 0x6C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x740C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7D);
    CheckRegisterByte(RegisterType::B, 0x55);
    CheckRegisterByte(RegisterType::C, 0x1D);
    CheckRegisterByte(RegisterType::D, 0x55);
    CheckRegisterByte(RegisterType::E, 0xE6);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x09);
    CheckRegisterByte(RegisterType::L, 0x6C);
    WriteRegisterWord(RegisterType::PC, 0x740D);
    WriteRegisterWord(RegisterType::SP, 0xCD8F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x740C, 0x42);
}

void test_42_02BA()
{
    if (skip_test_42_02BA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF1A3);
    WriteRegisterWord(RegisterType::SP, 0x0BE4);
    WriteRegisterByte(RegisterType::A, 0x31);
    WriteRegisterByte(RegisterType::B, 0x98);
    WriteRegisterByte(RegisterType::C, 0x2F);
    WriteRegisterByte(RegisterType::D, 0x18);
    WriteRegisterByte(RegisterType::E, 0x48);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x7D);
    WriteRegisterByte(RegisterType::L, 0xAA);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF1A3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x31);
    CheckRegisterByte(RegisterType::B, 0x18);
    CheckRegisterByte(RegisterType::C, 0x2F);
    CheckRegisterByte(RegisterType::D, 0x18);
    CheckRegisterByte(RegisterType::E, 0x48);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x7D);
    CheckRegisterByte(RegisterType::L, 0xAA);
    WriteRegisterWord(RegisterType::PC, 0xF1A4);
    WriteRegisterWord(RegisterType::SP, 0x0BE4);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF1A3, 0x42);
}

void test_42_02BB()
{
    if (skip_test_42_02BB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB725);
    WriteRegisterWord(RegisterType::SP, 0x7B34);
    WriteRegisterByte(RegisterType::A, 0x35);
    WriteRegisterByte(RegisterType::B, 0xC3);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0x66);
    WriteRegisterByte(RegisterType::E, 0xF1);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x2A);
    WriteRegisterByte(RegisterType::L, 0xCF);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB725, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x35);
    CheckRegisterByte(RegisterType::B, 0x66);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0x66);
    CheckRegisterByte(RegisterType::E, 0xF1);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x2A);
    CheckRegisterByte(RegisterType::L, 0xCF);
    WriteRegisterWord(RegisterType::PC, 0xB726);
    WriteRegisterWord(RegisterType::SP, 0x7B34);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB725, 0x42);
}

void test_42_02BC()
{
    if (skip_test_42_02BC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB6FB);
    WriteRegisterWord(RegisterType::SP, 0x4816);
    WriteRegisterByte(RegisterType::A, 0x55);
    WriteRegisterByte(RegisterType::B, 0x5D);
    WriteRegisterByte(RegisterType::C, 0xC4);
    WriteRegisterByte(RegisterType::D, 0x1D);
    WriteRegisterByte(RegisterType::E, 0x1C);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x80);
    WriteRegisterByte(RegisterType::L, 0xA0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB6FB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x55);
    CheckRegisterByte(RegisterType::B, 0x1D);
    CheckRegisterByte(RegisterType::C, 0xC4);
    CheckRegisterByte(RegisterType::D, 0x1D);
    CheckRegisterByte(RegisterType::E, 0x1C);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x80);
    CheckRegisterByte(RegisterType::L, 0xA0);
    WriteRegisterWord(RegisterType::PC, 0xB6FC);
    WriteRegisterWord(RegisterType::SP, 0x4816);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB6FB, 0x42);
}

void test_42_02BD()
{
    if (skip_test_42_02BD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB65B);
    WriteRegisterWord(RegisterType::SP, 0xE8D3);
    WriteRegisterByte(RegisterType::A, 0x38);
    WriteRegisterByte(RegisterType::B, 0xF3);
    WriteRegisterByte(RegisterType::C, 0x0F);
    WriteRegisterByte(RegisterType::D, 0x35);
    WriteRegisterByte(RegisterType::E, 0x7A);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xEE);
    WriteRegisterByte(RegisterType::L, 0x46);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB65B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x38);
    CheckRegisterByte(RegisterType::B, 0x35);
    CheckRegisterByte(RegisterType::C, 0x0F);
    CheckRegisterByte(RegisterType::D, 0x35);
    CheckRegisterByte(RegisterType::E, 0x7A);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xEE);
    CheckRegisterByte(RegisterType::L, 0x46);
    WriteRegisterWord(RegisterType::PC, 0xB65C);
    WriteRegisterWord(RegisterType::SP, 0xE8D3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB65B, 0x42);
}

void test_42_02BE()
{
    if (skip_test_42_02BE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2097);
    WriteRegisterWord(RegisterType::SP, 0x5B84);
    WriteRegisterByte(RegisterType::A, 0x96);
    WriteRegisterByte(RegisterType::B, 0x28);
    WriteRegisterByte(RegisterType::C, 0xCD);
    WriteRegisterByte(RegisterType::D, 0xFE);
    WriteRegisterByte(RegisterType::E, 0x72);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x36);
    WriteRegisterByte(RegisterType::L, 0xFD);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2097, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x96);
    CheckRegisterByte(RegisterType::B, 0xFE);
    CheckRegisterByte(RegisterType::C, 0xCD);
    CheckRegisterByte(RegisterType::D, 0xFE);
    CheckRegisterByte(RegisterType::E, 0x72);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x36);
    CheckRegisterByte(RegisterType::L, 0xFD);
    WriteRegisterWord(RegisterType::PC, 0x2098);
    WriteRegisterWord(RegisterType::SP, 0x5B84);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2097, 0x42);
}

void test_42_02BF()
{
    if (skip_test_42_02BF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCC9B);
    WriteRegisterWord(RegisterType::SP, 0x3F6C);
    WriteRegisterByte(RegisterType::A, 0x7F);
    WriteRegisterByte(RegisterType::B, 0x08);
    WriteRegisterByte(RegisterType::C, 0xD7);
    WriteRegisterByte(RegisterType::D, 0xD7);
    WriteRegisterByte(RegisterType::E, 0xDC);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x65);
    WriteRegisterByte(RegisterType::L, 0xEA);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xCC9B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7F);
    CheckRegisterByte(RegisterType::B, 0xD7);
    CheckRegisterByte(RegisterType::C, 0xD7);
    CheckRegisterByte(RegisterType::D, 0xD7);
    CheckRegisterByte(RegisterType::E, 0xDC);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x65);
    CheckRegisterByte(RegisterType::L, 0xEA);
    WriteRegisterWord(RegisterType::PC, 0xCC9C);
    WriteRegisterWord(RegisterType::SP, 0x3F6C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xCC9B, 0x42);
}

void test_42_02C0()
{
    if (skip_test_42_02C0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x74D1);
    WriteRegisterWord(RegisterType::SP, 0xA325);
    WriteRegisterByte(RegisterType::A, 0x7C);
    WriteRegisterByte(RegisterType::B, 0x44);
    WriteRegisterByte(RegisterType::C, 0xEB);
    WriteRegisterByte(RegisterType::D, 0xD7);
    WriteRegisterByte(RegisterType::E, 0x3B);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x4F);
    WriteRegisterByte(RegisterType::L, 0x1E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x74D1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7C);
    CheckRegisterByte(RegisterType::B, 0xD7);
    CheckRegisterByte(RegisterType::C, 0xEB);
    CheckRegisterByte(RegisterType::D, 0xD7);
    CheckRegisterByte(RegisterType::E, 0x3B);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x4F);
    CheckRegisterByte(RegisterType::L, 0x1E);
    WriteRegisterWord(RegisterType::PC, 0x74D2);
    WriteRegisterWord(RegisterType::SP, 0xA325);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x74D1, 0x42);
}

void test_42_02C1()
{
    if (skip_test_42_02C1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4367);
    WriteRegisterWord(RegisterType::SP, 0x6003);
    WriteRegisterByte(RegisterType::A, 0x2B);
    WriteRegisterByte(RegisterType::B, 0xE6);
    WriteRegisterByte(RegisterType::C, 0xBB);
    WriteRegisterByte(RegisterType::D, 0xDD);
    WriteRegisterByte(RegisterType::E, 0xFD);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x30);
    WriteRegisterByte(RegisterType::L, 0x58);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4367, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2B);
    CheckRegisterByte(RegisterType::B, 0xDD);
    CheckRegisterByte(RegisterType::C, 0xBB);
    CheckRegisterByte(RegisterType::D, 0xDD);
    CheckRegisterByte(RegisterType::E, 0xFD);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x30);
    CheckRegisterByte(RegisterType::L, 0x58);
    WriteRegisterWord(RegisterType::PC, 0x4368);
    WriteRegisterWord(RegisterType::SP, 0x6003);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x4367, 0x42);
}

void test_42_02C2()
{
    if (skip_test_42_02C2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6F30);
    WriteRegisterWord(RegisterType::SP, 0x6C75);
    WriteRegisterByte(RegisterType::A, 0xD2);
    WriteRegisterByte(RegisterType::B, 0x9D);
    WriteRegisterByte(RegisterType::C, 0x5A);
    WriteRegisterByte(RegisterType::D, 0xE6);
    WriteRegisterByte(RegisterType::E, 0xD1);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x57);
    WriteRegisterByte(RegisterType::L, 0xBB);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6F30, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD2);
    CheckRegisterByte(RegisterType::B, 0xE6);
    CheckRegisterByte(RegisterType::C, 0x5A);
    CheckRegisterByte(RegisterType::D, 0xE6);
    CheckRegisterByte(RegisterType::E, 0xD1);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x57);
    CheckRegisterByte(RegisterType::L, 0xBB);
    WriteRegisterWord(RegisterType::PC, 0x6F31);
    WriteRegisterWord(RegisterType::SP, 0x6C75);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6F30, 0x42);
}

void test_42_02C3()
{
    if (skip_test_42_02C3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAF9F);
    WriteRegisterWord(RegisterType::SP, 0x4540);
    WriteRegisterByte(RegisterType::A, 0x53);
    WriteRegisterByte(RegisterType::B, 0xCB);
    WriteRegisterByte(RegisterType::C, 0xEF);
    WriteRegisterByte(RegisterType::D, 0x91);
    WriteRegisterByte(RegisterType::E, 0x65);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xC2);
    WriteRegisterByte(RegisterType::L, 0x2C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xAF9F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x53);
    CheckRegisterByte(RegisterType::B, 0x91);
    CheckRegisterByte(RegisterType::C, 0xEF);
    CheckRegisterByte(RegisterType::D, 0x91);
    CheckRegisterByte(RegisterType::E, 0x65);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xC2);
    CheckRegisterByte(RegisterType::L, 0x2C);
    WriteRegisterWord(RegisterType::PC, 0xAFA0);
    WriteRegisterWord(RegisterType::SP, 0x4540);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAF9F, 0x42);
}

void test_42_02C4()
{
    if (skip_test_42_02C4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCEDA);
    WriteRegisterWord(RegisterType::SP, 0x5961);
    WriteRegisterByte(RegisterType::A, 0x91);
    WriteRegisterByte(RegisterType::B, 0xB7);
    WriteRegisterByte(RegisterType::C, 0xE7);
    WriteRegisterByte(RegisterType::D, 0x6E);
    WriteRegisterByte(RegisterType::E, 0xA3);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x06);
    WriteRegisterByte(RegisterType::L, 0x4C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCEDA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x91);
    CheckRegisterByte(RegisterType::B, 0x6E);
    CheckRegisterByte(RegisterType::C, 0xE7);
    CheckRegisterByte(RegisterType::D, 0x6E);
    CheckRegisterByte(RegisterType::E, 0xA3);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x06);
    CheckRegisterByte(RegisterType::L, 0x4C);
    WriteRegisterWord(RegisterType::PC, 0xCEDB);
    WriteRegisterWord(RegisterType::SP, 0x5961);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xCEDA, 0x42);
}

void test_42_02C5()
{
    if (skip_test_42_02C5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x06DD);
    WriteRegisterWord(RegisterType::SP, 0xF3E2);
    WriteRegisterByte(RegisterType::A, 0x1B);
    WriteRegisterByte(RegisterType::B, 0x21);
    WriteRegisterByte(RegisterType::C, 0xAA);
    WriteRegisterByte(RegisterType::D, 0x96);
    WriteRegisterByte(RegisterType::E, 0x3B);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xB8);
    WriteRegisterByte(RegisterType::L, 0x5A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x06DD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1B);
    CheckRegisterByte(RegisterType::B, 0x96);
    CheckRegisterByte(RegisterType::C, 0xAA);
    CheckRegisterByte(RegisterType::D, 0x96);
    CheckRegisterByte(RegisterType::E, 0x3B);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xB8);
    CheckRegisterByte(RegisterType::L, 0x5A);
    WriteRegisterWord(RegisterType::PC, 0x06DE);
    WriteRegisterWord(RegisterType::SP, 0xF3E2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x06DD, 0x42);
}

void test_42_02C6()
{
    if (skip_test_42_02C6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEA99);
    WriteRegisterWord(RegisterType::SP, 0xD1A2);
    WriteRegisterByte(RegisterType::A, 0xA1);
    WriteRegisterByte(RegisterType::B, 0x1C);
    WriteRegisterByte(RegisterType::C, 0x41);
    WriteRegisterByte(RegisterType::D, 0xD8);
    WriteRegisterByte(RegisterType::E, 0x21);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xA9);
    WriteRegisterByte(RegisterType::L, 0x2C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xEA99, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA1);
    CheckRegisterByte(RegisterType::B, 0xD8);
    CheckRegisterByte(RegisterType::C, 0x41);
    CheckRegisterByte(RegisterType::D, 0xD8);
    CheckRegisterByte(RegisterType::E, 0x21);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xA9);
    CheckRegisterByte(RegisterType::L, 0x2C);
    WriteRegisterWord(RegisterType::PC, 0xEA9A);
    WriteRegisterWord(RegisterType::SP, 0xD1A2);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xEA99, 0x42);
}

void test_42_02C7()
{
    if (skip_test_42_02C7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3BF8);
    WriteRegisterWord(RegisterType::SP, 0xE886);
    WriteRegisterByte(RegisterType::A, 0xE3);
    WriteRegisterByte(RegisterType::B, 0xD1);
    WriteRegisterByte(RegisterType::C, 0x77);
    WriteRegisterByte(RegisterType::D, 0x6C);
    WriteRegisterByte(RegisterType::E, 0xD6);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xDA);
    WriteRegisterByte(RegisterType::L, 0xE3);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3BF8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE3);
    CheckRegisterByte(RegisterType::B, 0x6C);
    CheckRegisterByte(RegisterType::C, 0x77);
    CheckRegisterByte(RegisterType::D, 0x6C);
    CheckRegisterByte(RegisterType::E, 0xD6);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xDA);
    CheckRegisterByte(RegisterType::L, 0xE3);
    WriteRegisterWord(RegisterType::PC, 0x3BF9);
    WriteRegisterWord(RegisterType::SP, 0xE886);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3BF8, 0x42);
}

void test_42_02C8()
{
    if (skip_test_42_02C8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAA2F);
    WriteRegisterWord(RegisterType::SP, 0xE7AE);
    WriteRegisterByte(RegisterType::A, 0x8E);
    WriteRegisterByte(RegisterType::B, 0x7C);
    WriteRegisterByte(RegisterType::C, 0x89);
    WriteRegisterByte(RegisterType::D, 0x18);
    WriteRegisterByte(RegisterType::E, 0xB5);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x13);
    WriteRegisterByte(RegisterType::L, 0xA9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xAA2F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8E);
    CheckRegisterByte(RegisterType::B, 0x18);
    CheckRegisterByte(RegisterType::C, 0x89);
    CheckRegisterByte(RegisterType::D, 0x18);
    CheckRegisterByte(RegisterType::E, 0xB5);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x13);
    CheckRegisterByte(RegisterType::L, 0xA9);
    WriteRegisterWord(RegisterType::PC, 0xAA30);
    WriteRegisterWord(RegisterType::SP, 0xE7AE);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xAA2F, 0x42);
}

void test_42_02C9()
{
    if (skip_test_42_02C9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1732);
    WriteRegisterWord(RegisterType::SP, 0xE187);
    WriteRegisterByte(RegisterType::A, 0x0F);
    WriteRegisterByte(RegisterType::B, 0x78);
    WriteRegisterByte(RegisterType::C, 0x61);
    WriteRegisterByte(RegisterType::D, 0xAE);
    WriteRegisterByte(RegisterType::E, 0xF4);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xEF);
    WriteRegisterByte(RegisterType::L, 0xBC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1732, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0F);
    CheckRegisterByte(RegisterType::B, 0xAE);
    CheckRegisterByte(RegisterType::C, 0x61);
    CheckRegisterByte(RegisterType::D, 0xAE);
    CheckRegisterByte(RegisterType::E, 0xF4);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xEF);
    CheckRegisterByte(RegisterType::L, 0xBC);
    WriteRegisterWord(RegisterType::PC, 0x1733);
    WriteRegisterWord(RegisterType::SP, 0xE187);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1732, 0x42);
}

void test_42_02CA()
{
    if (skip_test_42_02CA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA643);
    WriteRegisterWord(RegisterType::SP, 0x81F9);
    WriteRegisterByte(RegisterType::A, 0x79);
    WriteRegisterByte(RegisterType::B, 0xAA);
    WriteRegisterByte(RegisterType::C, 0xCF);
    WriteRegisterByte(RegisterType::D, 0xF7);
    WriteRegisterByte(RegisterType::E, 0x16);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x4F);
    WriteRegisterByte(RegisterType::L, 0xC9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA643, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x79);
    CheckRegisterByte(RegisterType::B, 0xF7);
    CheckRegisterByte(RegisterType::C, 0xCF);
    CheckRegisterByte(RegisterType::D, 0xF7);
    CheckRegisterByte(RegisterType::E, 0x16);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x4F);
    CheckRegisterByte(RegisterType::L, 0xC9);
    WriteRegisterWord(RegisterType::PC, 0xA644);
    WriteRegisterWord(RegisterType::SP, 0x81F9);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA643, 0x42);
}

void test_42_02CB()
{
    if (skip_test_42_02CB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6F14);
    WriteRegisterWord(RegisterType::SP, 0xC48A);
    WriteRegisterByte(RegisterType::A, 0xB8);
    WriteRegisterByte(RegisterType::B, 0x79);
    WriteRegisterByte(RegisterType::C, 0x2C);
    WriteRegisterByte(RegisterType::D, 0x5F);
    WriteRegisterByte(RegisterType::E, 0x75);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x33);
    WriteRegisterByte(RegisterType::L, 0xE1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6F14, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB8);
    CheckRegisterByte(RegisterType::B, 0x5F);
    CheckRegisterByte(RegisterType::C, 0x2C);
    CheckRegisterByte(RegisterType::D, 0x5F);
    CheckRegisterByte(RegisterType::E, 0x75);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x33);
    CheckRegisterByte(RegisterType::L, 0xE1);
    WriteRegisterWord(RegisterType::PC, 0x6F15);
    WriteRegisterWord(RegisterType::SP, 0xC48A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6F14, 0x42);
}

void test_42_02CC()
{
    if (skip_test_42_02CC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9CC6);
    WriteRegisterWord(RegisterType::SP, 0xF5AF);
    WriteRegisterByte(RegisterType::A, 0x16);
    WriteRegisterByte(RegisterType::B, 0xDF);
    WriteRegisterByte(RegisterType::C, 0x86);
    WriteRegisterByte(RegisterType::D, 0x66);
    WriteRegisterByte(RegisterType::E, 0x83);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x84);
    WriteRegisterByte(RegisterType::L, 0x77);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9CC6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x16);
    CheckRegisterByte(RegisterType::B, 0x66);
    CheckRegisterByte(RegisterType::C, 0x86);
    CheckRegisterByte(RegisterType::D, 0x66);
    CheckRegisterByte(RegisterType::E, 0x83);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x84);
    CheckRegisterByte(RegisterType::L, 0x77);
    WriteRegisterWord(RegisterType::PC, 0x9CC7);
    WriteRegisterWord(RegisterType::SP, 0xF5AF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9CC6, 0x42);
}

void test_42_02CD()
{
    if (skip_test_42_02CD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF93E);
    WriteRegisterWord(RegisterType::SP, 0x8A50);
    WriteRegisterByte(RegisterType::A, 0xD5);
    WriteRegisterByte(RegisterType::B, 0x1A);
    WriteRegisterByte(RegisterType::C, 0xED);
    WriteRegisterByte(RegisterType::D, 0x2E);
    WriteRegisterByte(RegisterType::E, 0xB0);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x3C);
    WriteRegisterByte(RegisterType::L, 0xBE);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF93E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD5);
    CheckRegisterByte(RegisterType::B, 0x2E);
    CheckRegisterByte(RegisterType::C, 0xED);
    CheckRegisterByte(RegisterType::D, 0x2E);
    CheckRegisterByte(RegisterType::E, 0xB0);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x3C);
    CheckRegisterByte(RegisterType::L, 0xBE);
    WriteRegisterWord(RegisterType::PC, 0xF93F);
    WriteRegisterWord(RegisterType::SP, 0x8A50);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF93E, 0x42);
}

void test_42_02CE()
{
    if (skip_test_42_02CE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8A6B);
    WriteRegisterWord(RegisterType::SP, 0x72BD);
    WriteRegisterByte(RegisterType::A, 0xC4);
    WriteRegisterByte(RegisterType::B, 0xE1);
    WriteRegisterByte(RegisterType::C, 0x1C);
    WriteRegisterByte(RegisterType::D, 0xF5);
    WriteRegisterByte(RegisterType::E, 0x28);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x9A);
    WriteRegisterByte(RegisterType::L, 0xB1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8A6B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC4);
    CheckRegisterByte(RegisterType::B, 0xF5);
    CheckRegisterByte(RegisterType::C, 0x1C);
    CheckRegisterByte(RegisterType::D, 0xF5);
    CheckRegisterByte(RegisterType::E, 0x28);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x9A);
    CheckRegisterByte(RegisterType::L, 0xB1);
    WriteRegisterWord(RegisterType::PC, 0x8A6C);
    WriteRegisterWord(RegisterType::SP, 0x72BD);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8A6B, 0x42);
}

void test_42_02CF()
{
    if (skip_test_42_02CF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1E18);
    WriteRegisterWord(RegisterType::SP, 0x7C59);
    WriteRegisterByte(RegisterType::A, 0x3C);
    WriteRegisterByte(RegisterType::B, 0x8D);
    WriteRegisterByte(RegisterType::C, 0xB4);
    WriteRegisterByte(RegisterType::D, 0x3D);
    WriteRegisterByte(RegisterType::E, 0x6E);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x81);
    WriteRegisterByte(RegisterType::L, 0x10);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1E18, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3C);
    CheckRegisterByte(RegisterType::B, 0x3D);
    CheckRegisterByte(RegisterType::C, 0xB4);
    CheckRegisterByte(RegisterType::D, 0x3D);
    CheckRegisterByte(RegisterType::E, 0x6E);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x81);
    CheckRegisterByte(RegisterType::L, 0x10);
    WriteRegisterWord(RegisterType::PC, 0x1E19);
    WriteRegisterWord(RegisterType::SP, 0x7C59);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1E18, 0x42);
}

void test_42_02D0()
{
    if (skip_test_42_02D0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8880);
    WriteRegisterWord(RegisterType::SP, 0x6038);
    WriteRegisterByte(RegisterType::A, 0xEE);
    WriteRegisterByte(RegisterType::B, 0x25);
    WriteRegisterByte(RegisterType::C, 0xCB);
    WriteRegisterByte(RegisterType::D, 0x42);
    WriteRegisterByte(RegisterType::E, 0x2F);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xCA);
    WriteRegisterByte(RegisterType::L, 0x1D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8880, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xEE);
    CheckRegisterByte(RegisterType::B, 0x42);
    CheckRegisterByte(RegisterType::C, 0xCB);
    CheckRegisterByte(RegisterType::D, 0x42);
    CheckRegisterByte(RegisterType::E, 0x2F);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xCA);
    CheckRegisterByte(RegisterType::L, 0x1D);
    WriteRegisterWord(RegisterType::PC, 0x8881);
    WriteRegisterWord(RegisterType::SP, 0x6038);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8880, 0x42);
}

void test_42_02D1()
{
    if (skip_test_42_02D1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x727B);
    WriteRegisterWord(RegisterType::SP, 0xE30C);
    WriteRegisterByte(RegisterType::A, 0x97);
    WriteRegisterByte(RegisterType::B, 0x11);
    WriteRegisterByte(RegisterType::C, 0x21);
    WriteRegisterByte(RegisterType::D, 0xA3);
    WriteRegisterByte(RegisterType::E, 0x17);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x9F);
    WriteRegisterByte(RegisterType::L, 0x83);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x727B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x97);
    CheckRegisterByte(RegisterType::B, 0xA3);
    CheckRegisterByte(RegisterType::C, 0x21);
    CheckRegisterByte(RegisterType::D, 0xA3);
    CheckRegisterByte(RegisterType::E, 0x17);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x9F);
    CheckRegisterByte(RegisterType::L, 0x83);
    WriteRegisterWord(RegisterType::PC, 0x727C);
    WriteRegisterWord(RegisterType::SP, 0xE30C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x727B, 0x42);
}

void test_42_02D2()
{
    if (skip_test_42_02D2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6A60);
    WriteRegisterWord(RegisterType::SP, 0xD9DA);
    WriteRegisterByte(RegisterType::A, 0x55);
    WriteRegisterByte(RegisterType::B, 0x35);
    WriteRegisterByte(RegisterType::C, 0xDE);
    WriteRegisterByte(RegisterType::D, 0x1F);
    WriteRegisterByte(RegisterType::E, 0x33);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x05);
    WriteRegisterByte(RegisterType::L, 0x71);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6A60, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x55);
    CheckRegisterByte(RegisterType::B, 0x1F);
    CheckRegisterByte(RegisterType::C, 0xDE);
    CheckRegisterByte(RegisterType::D, 0x1F);
    CheckRegisterByte(RegisterType::E, 0x33);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x05);
    CheckRegisterByte(RegisterType::L, 0x71);
    WriteRegisterWord(RegisterType::PC, 0x6A61);
    WriteRegisterWord(RegisterType::SP, 0xD9DA);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6A60, 0x42);
}

void test_42_02D3()
{
    if (skip_test_42_02D3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE657);
    WriteRegisterWord(RegisterType::SP, 0x61BD);
    WriteRegisterByte(RegisterType::A, 0xC9);
    WriteRegisterByte(RegisterType::B, 0x83);
    WriteRegisterByte(RegisterType::C, 0xE1);
    WriteRegisterByte(RegisterType::D, 0x4E);
    WriteRegisterByte(RegisterType::E, 0x4E);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x12);
    WriteRegisterByte(RegisterType::L, 0xF7);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE657, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC9);
    CheckRegisterByte(RegisterType::B, 0x4E);
    CheckRegisterByte(RegisterType::C, 0xE1);
    CheckRegisterByte(RegisterType::D, 0x4E);
    CheckRegisterByte(RegisterType::E, 0x4E);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x12);
    CheckRegisterByte(RegisterType::L, 0xF7);
    WriteRegisterWord(RegisterType::PC, 0xE658);
    WriteRegisterWord(RegisterType::SP, 0x61BD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE657, 0x42);
}

void test_42_02D4()
{
    if (skip_test_42_02D4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x09D6);
    WriteRegisterWord(RegisterType::SP, 0xE9D8);
    WriteRegisterByte(RegisterType::A, 0xF1);
    WriteRegisterByte(RegisterType::B, 0x53);
    WriteRegisterByte(RegisterType::C, 0xA5);
    WriteRegisterByte(RegisterType::D, 0x26);
    WriteRegisterByte(RegisterType::E, 0x43);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x45);
    WriteRegisterByte(RegisterType::L, 0x62);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x09D6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF1);
    CheckRegisterByte(RegisterType::B, 0x26);
    CheckRegisterByte(RegisterType::C, 0xA5);
    CheckRegisterByte(RegisterType::D, 0x26);
    CheckRegisterByte(RegisterType::E, 0x43);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x45);
    CheckRegisterByte(RegisterType::L, 0x62);
    WriteRegisterWord(RegisterType::PC, 0x09D7);
    WriteRegisterWord(RegisterType::SP, 0xE9D8);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x09D6, 0x42);
}

void test_42_02D5()
{
    if (skip_test_42_02D5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x563D);
    WriteRegisterWord(RegisterType::SP, 0x5590);
    WriteRegisterByte(RegisterType::A, 0x84);
    WriteRegisterByte(RegisterType::B, 0x1C);
    WriteRegisterByte(RegisterType::C, 0xF0);
    WriteRegisterByte(RegisterType::D, 0x80);
    WriteRegisterByte(RegisterType::E, 0x20);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x01);
    WriteRegisterByte(RegisterType::L, 0x65);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x563D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x84);
    CheckRegisterByte(RegisterType::B, 0x80);
    CheckRegisterByte(RegisterType::C, 0xF0);
    CheckRegisterByte(RegisterType::D, 0x80);
    CheckRegisterByte(RegisterType::E, 0x20);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x01);
    CheckRegisterByte(RegisterType::L, 0x65);
    WriteRegisterWord(RegisterType::PC, 0x563E);
    WriteRegisterWord(RegisterType::SP, 0x5590);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x563D, 0x42);
}

void test_42_02D6()
{
    if (skip_test_42_02D6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6140);
    WriteRegisterWord(RegisterType::SP, 0x08BA);
    WriteRegisterByte(RegisterType::A, 0x44);
    WriteRegisterByte(RegisterType::B, 0xA1);
    WriteRegisterByte(RegisterType::C, 0x02);
    WriteRegisterByte(RegisterType::D, 0x5F);
    WriteRegisterByte(RegisterType::E, 0x8C);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x67);
    WriteRegisterByte(RegisterType::L, 0x79);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6140, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x44);
    CheckRegisterByte(RegisterType::B, 0x5F);
    CheckRegisterByte(RegisterType::C, 0x02);
    CheckRegisterByte(RegisterType::D, 0x5F);
    CheckRegisterByte(RegisterType::E, 0x8C);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x67);
    CheckRegisterByte(RegisterType::L, 0x79);
    WriteRegisterWord(RegisterType::PC, 0x6141);
    WriteRegisterWord(RegisterType::SP, 0x08BA);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6140, 0x42);
}

void test_42_02D7()
{
    if (skip_test_42_02D7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6115);
    WriteRegisterWord(RegisterType::SP, 0xBF0F);
    WriteRegisterByte(RegisterType::A, 0x79);
    WriteRegisterByte(RegisterType::B, 0x01);
    WriteRegisterByte(RegisterType::C, 0xBB);
    WriteRegisterByte(RegisterType::D, 0x1D);
    WriteRegisterByte(RegisterType::E, 0xD2);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xAD);
    WriteRegisterByte(RegisterType::L, 0x69);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6115, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x79);
    CheckRegisterByte(RegisterType::B, 0x1D);
    CheckRegisterByte(RegisterType::C, 0xBB);
    CheckRegisterByte(RegisterType::D, 0x1D);
    CheckRegisterByte(RegisterType::E, 0xD2);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xAD);
    CheckRegisterByte(RegisterType::L, 0x69);
    WriteRegisterWord(RegisterType::PC, 0x6116);
    WriteRegisterWord(RegisterType::SP, 0xBF0F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6115, 0x42);
}

void test_42_02D8()
{
    if (skip_test_42_02D8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4A9B);
    WriteRegisterWord(RegisterType::SP, 0xA9B6);
    WriteRegisterByte(RegisterType::A, 0x31);
    WriteRegisterByte(RegisterType::B, 0x2E);
    WriteRegisterByte(RegisterType::C, 0xA6);
    WriteRegisterByte(RegisterType::D, 0x9B);
    WriteRegisterByte(RegisterType::E, 0xF3);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x2D);
    WriteRegisterByte(RegisterType::L, 0x25);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4A9B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x31);
    CheckRegisterByte(RegisterType::B, 0x9B);
    CheckRegisterByte(RegisterType::C, 0xA6);
    CheckRegisterByte(RegisterType::D, 0x9B);
    CheckRegisterByte(RegisterType::E, 0xF3);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x2D);
    CheckRegisterByte(RegisterType::L, 0x25);
    WriteRegisterWord(RegisterType::PC, 0x4A9C);
    WriteRegisterWord(RegisterType::SP, 0xA9B6);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4A9B, 0x42);
}

void test_42_02D9()
{
    if (skip_test_42_02D9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3FC9);
    WriteRegisterWord(RegisterType::SP, 0x25E2);
    WriteRegisterByte(RegisterType::A, 0xD9);
    WriteRegisterByte(RegisterType::B, 0x1C);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0x4C);
    WriteRegisterByte(RegisterType::E, 0x6B);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xDF);
    WriteRegisterByte(RegisterType::L, 0xF7);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3FC9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD9);
    CheckRegisterByte(RegisterType::B, 0x4C);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0x4C);
    CheckRegisterByte(RegisterType::E, 0x6B);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xDF);
    CheckRegisterByte(RegisterType::L, 0xF7);
    WriteRegisterWord(RegisterType::PC, 0x3FCA);
    WriteRegisterWord(RegisterType::SP, 0x25E2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3FC9, 0x42);
}

void test_42_02DA()
{
    if (skip_test_42_02DA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAD46);
    WriteRegisterWord(RegisterType::SP, 0x95F8);
    WriteRegisterByte(RegisterType::A, 0x31);
    WriteRegisterByte(RegisterType::B, 0x8E);
    WriteRegisterByte(RegisterType::C, 0xAD);
    WriteRegisterByte(RegisterType::D, 0x48);
    WriteRegisterByte(RegisterType::E, 0xEC);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xB3);
    WriteRegisterByte(RegisterType::L, 0x2A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xAD46, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x31);
    CheckRegisterByte(RegisterType::B, 0x48);
    CheckRegisterByte(RegisterType::C, 0xAD);
    CheckRegisterByte(RegisterType::D, 0x48);
    CheckRegisterByte(RegisterType::E, 0xEC);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xB3);
    CheckRegisterByte(RegisterType::L, 0x2A);
    WriteRegisterWord(RegisterType::PC, 0xAD47);
    WriteRegisterWord(RegisterType::SP, 0x95F8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAD46, 0x42);
}

void test_42_02DB()
{
    if (skip_test_42_02DB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1B5F);
    WriteRegisterWord(RegisterType::SP, 0x2201);
    WriteRegisterByte(RegisterType::A, 0x16);
    WriteRegisterByte(RegisterType::B, 0x82);
    WriteRegisterByte(RegisterType::C, 0x12);
    WriteRegisterByte(RegisterType::D, 0x39);
    WriteRegisterByte(RegisterType::E, 0x86);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x48);
    WriteRegisterByte(RegisterType::L, 0x84);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1B5F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x16);
    CheckRegisterByte(RegisterType::B, 0x39);
    CheckRegisterByte(RegisterType::C, 0x12);
    CheckRegisterByte(RegisterType::D, 0x39);
    CheckRegisterByte(RegisterType::E, 0x86);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x48);
    CheckRegisterByte(RegisterType::L, 0x84);
    WriteRegisterWord(RegisterType::PC, 0x1B60);
    WriteRegisterWord(RegisterType::SP, 0x2201);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1B5F, 0x42);
}

void test_42_02DC()
{
    if (skip_test_42_02DC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x37C1);
    WriteRegisterWord(RegisterType::SP, 0xF77C);
    WriteRegisterByte(RegisterType::A, 0x03);
    WriteRegisterByte(RegisterType::B, 0x2A);
    WriteRegisterByte(RegisterType::C, 0xE9);
    WriteRegisterByte(RegisterType::D, 0x1B);
    WriteRegisterByte(RegisterType::E, 0xAA);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x3E);
    WriteRegisterByte(RegisterType::L, 0x0F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x37C1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x03);
    CheckRegisterByte(RegisterType::B, 0x1B);
    CheckRegisterByte(RegisterType::C, 0xE9);
    CheckRegisterByte(RegisterType::D, 0x1B);
    CheckRegisterByte(RegisterType::E, 0xAA);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x3E);
    CheckRegisterByte(RegisterType::L, 0x0F);
    WriteRegisterWord(RegisterType::PC, 0x37C2);
    WriteRegisterWord(RegisterType::SP, 0xF77C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x37C1, 0x42);
}

void test_42_02DD()
{
    if (skip_test_42_02DD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x166B);
    WriteRegisterWord(RegisterType::SP, 0x80D1);
    WriteRegisterByte(RegisterType::A, 0x6E);
    WriteRegisterByte(RegisterType::B, 0x24);
    WriteRegisterByte(RegisterType::C, 0x0E);
    WriteRegisterByte(RegisterType::D, 0xEB);
    WriteRegisterByte(RegisterType::E, 0xCD);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x00);
    WriteRegisterByte(RegisterType::L, 0xD2);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x166B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6E);
    CheckRegisterByte(RegisterType::B, 0xEB);
    CheckRegisterByte(RegisterType::C, 0x0E);
    CheckRegisterByte(RegisterType::D, 0xEB);
    CheckRegisterByte(RegisterType::E, 0xCD);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x00);
    CheckRegisterByte(RegisterType::L, 0xD2);
    WriteRegisterWord(RegisterType::PC, 0x166C);
    WriteRegisterWord(RegisterType::SP, 0x80D1);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x166B, 0x42);
}

void test_42_02DE()
{
    if (skip_test_42_02DE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFF74);
    WriteRegisterWord(RegisterType::SP, 0x4607);
    WriteRegisterByte(RegisterType::A, 0x7A);
    WriteRegisterByte(RegisterType::B, 0x58);
    WriteRegisterByte(RegisterType::C, 0x9C);
    WriteRegisterByte(RegisterType::D, 0x20);
    WriteRegisterByte(RegisterType::E, 0x94);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0xC6);
    WriteRegisterByte(RegisterType::L, 0xDB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xFF74, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7A);
    CheckRegisterByte(RegisterType::B, 0x20);
    CheckRegisterByte(RegisterType::C, 0x9C);
    CheckRegisterByte(RegisterType::D, 0x20);
    CheckRegisterByte(RegisterType::E, 0x94);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0xC6);
    CheckRegisterByte(RegisterType::L, 0xDB);
    WriteRegisterWord(RegisterType::PC, 0xFF75);
    WriteRegisterWord(RegisterType::SP, 0x4607);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFF74, 0x42);
}

void test_42_02DF()
{
    if (skip_test_42_02DF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5DEF);
    WriteRegisterWord(RegisterType::SP, 0xEC10);
    WriteRegisterByte(RegisterType::A, 0x39);
    WriteRegisterByte(RegisterType::B, 0xCD);
    WriteRegisterByte(RegisterType::C, 0x6E);
    WriteRegisterByte(RegisterType::D, 0x1C);
    WriteRegisterByte(RegisterType::E, 0xC6);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xE0);
    WriteRegisterByte(RegisterType::L, 0x02);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5DEF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x39);
    CheckRegisterByte(RegisterType::B, 0x1C);
    CheckRegisterByte(RegisterType::C, 0x6E);
    CheckRegisterByte(RegisterType::D, 0x1C);
    CheckRegisterByte(RegisterType::E, 0xC6);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xE0);
    CheckRegisterByte(RegisterType::L, 0x02);
    WriteRegisterWord(RegisterType::PC, 0x5DF0);
    WriteRegisterWord(RegisterType::SP, 0xEC10);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5DEF, 0x42);
}

void test_42_02E0()
{
    if (skip_test_42_02E0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBF96);
    WriteRegisterWord(RegisterType::SP, 0xAA15);
    WriteRegisterByte(RegisterType::A, 0x45);
    WriteRegisterByte(RegisterType::B, 0x79);
    WriteRegisterByte(RegisterType::C, 0x62);
    WriteRegisterByte(RegisterType::D, 0x98);
    WriteRegisterByte(RegisterType::E, 0x68);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xCC);
    WriteRegisterByte(RegisterType::L, 0xA6);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBF96, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x45);
    CheckRegisterByte(RegisterType::B, 0x98);
    CheckRegisterByte(RegisterType::C, 0x62);
    CheckRegisterByte(RegisterType::D, 0x98);
    CheckRegisterByte(RegisterType::E, 0x68);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xCC);
    CheckRegisterByte(RegisterType::L, 0xA6);
    WriteRegisterWord(RegisterType::PC, 0xBF97);
    WriteRegisterWord(RegisterType::SP, 0xAA15);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xBF96, 0x42);
}

void test_42_02E1()
{
    if (skip_test_42_02E1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2858);
    WriteRegisterWord(RegisterType::SP, 0x60C1);
    WriteRegisterByte(RegisterType::A, 0xA4);
    WriteRegisterByte(RegisterType::B, 0x1A);
    WriteRegisterByte(RegisterType::C, 0xC0);
    WriteRegisterByte(RegisterType::D, 0x60);
    WriteRegisterByte(RegisterType::E, 0x03);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xBC);
    WriteRegisterByte(RegisterType::L, 0x96);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x2858, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA4);
    CheckRegisterByte(RegisterType::B, 0x60);
    CheckRegisterByte(RegisterType::C, 0xC0);
    CheckRegisterByte(RegisterType::D, 0x60);
    CheckRegisterByte(RegisterType::E, 0x03);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xBC);
    CheckRegisterByte(RegisterType::L, 0x96);
    WriteRegisterWord(RegisterType::PC, 0x2859);
    WriteRegisterWord(RegisterType::SP, 0x60C1);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2858, 0x42);
}

void test_42_02E2()
{
    if (skip_test_42_02E2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x94AC);
    WriteRegisterWord(RegisterType::SP, 0x0804);
    WriteRegisterByte(RegisterType::A, 0xC8);
    WriteRegisterByte(RegisterType::B, 0x37);
    WriteRegisterByte(RegisterType::C, 0x27);
    WriteRegisterByte(RegisterType::D, 0x39);
    WriteRegisterByte(RegisterType::E, 0xA5);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x4D);
    WriteRegisterByte(RegisterType::L, 0xE0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x94AC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC8);
    CheckRegisterByte(RegisterType::B, 0x39);
    CheckRegisterByte(RegisterType::C, 0x27);
    CheckRegisterByte(RegisterType::D, 0x39);
    CheckRegisterByte(RegisterType::E, 0xA5);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x4D);
    CheckRegisterByte(RegisterType::L, 0xE0);
    WriteRegisterWord(RegisterType::PC, 0x94AD);
    WriteRegisterWord(RegisterType::SP, 0x0804);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x94AC, 0x42);
}

void test_42_02E3()
{
    if (skip_test_42_02E3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x31EE);
    WriteRegisterWord(RegisterType::SP, 0x7FD4);
    WriteRegisterByte(RegisterType::A, 0x42);
    WriteRegisterByte(RegisterType::B, 0xC2);
    WriteRegisterByte(RegisterType::C, 0xC6);
    WriteRegisterByte(RegisterType::D, 0xF7);
    WriteRegisterByte(RegisterType::E, 0xFF);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x32);
    WriteRegisterByte(RegisterType::L, 0xBA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x31EE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x42);
    CheckRegisterByte(RegisterType::B, 0xF7);
    CheckRegisterByte(RegisterType::C, 0xC6);
    CheckRegisterByte(RegisterType::D, 0xF7);
    CheckRegisterByte(RegisterType::E, 0xFF);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x32);
    CheckRegisterByte(RegisterType::L, 0xBA);
    WriteRegisterWord(RegisterType::PC, 0x31EF);
    WriteRegisterWord(RegisterType::SP, 0x7FD4);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x31EE, 0x42);
}

void test_42_02E4()
{
    if (skip_test_42_02E4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6C3C);
    WriteRegisterWord(RegisterType::SP, 0x7AEF);
    WriteRegisterByte(RegisterType::A, 0x31);
    WriteRegisterByte(RegisterType::B, 0xA1);
    WriteRegisterByte(RegisterType::C, 0xB1);
    WriteRegisterByte(RegisterType::D, 0x0E);
    WriteRegisterByte(RegisterType::E, 0x37);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x0E);
    WriteRegisterByte(RegisterType::L, 0x51);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6C3C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x31);
    CheckRegisterByte(RegisterType::B, 0x0E);
    CheckRegisterByte(RegisterType::C, 0xB1);
    CheckRegisterByte(RegisterType::D, 0x0E);
    CheckRegisterByte(RegisterType::E, 0x37);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x0E);
    CheckRegisterByte(RegisterType::L, 0x51);
    WriteRegisterWord(RegisterType::PC, 0x6C3D);
    WriteRegisterWord(RegisterType::SP, 0x7AEF);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6C3C, 0x42);
}

void test_42_02E5()
{
    if (skip_test_42_02E5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6D4C);
    WriteRegisterWord(RegisterType::SP, 0xB219);
    WriteRegisterByte(RegisterType::A, 0x65);
    WriteRegisterByte(RegisterType::B, 0xD7);
    WriteRegisterByte(RegisterType::C, 0xEA);
    WriteRegisterByte(RegisterType::D, 0x89);
    WriteRegisterByte(RegisterType::E, 0x4A);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x4D);
    WriteRegisterByte(RegisterType::L, 0xA3);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6D4C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x65);
    CheckRegisterByte(RegisterType::B, 0x89);
    CheckRegisterByte(RegisterType::C, 0xEA);
    CheckRegisterByte(RegisterType::D, 0x89);
    CheckRegisterByte(RegisterType::E, 0x4A);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x4D);
    CheckRegisterByte(RegisterType::L, 0xA3);
    WriteRegisterWord(RegisterType::PC, 0x6D4D);
    WriteRegisterWord(RegisterType::SP, 0xB219);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6D4C, 0x42);
}

void test_42_02E6()
{
    if (skip_test_42_02E6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7BED);
    WriteRegisterWord(RegisterType::SP, 0x27CE);
    WriteRegisterByte(RegisterType::A, 0xB1);
    WriteRegisterByte(RegisterType::B, 0xD6);
    WriteRegisterByte(RegisterType::C, 0xD2);
    WriteRegisterByte(RegisterType::D, 0xD3);
    WriteRegisterByte(RegisterType::E, 0x6A);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x3B);
    WriteRegisterByte(RegisterType::L, 0xA2);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7BED, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB1);
    CheckRegisterByte(RegisterType::B, 0xD3);
    CheckRegisterByte(RegisterType::C, 0xD2);
    CheckRegisterByte(RegisterType::D, 0xD3);
    CheckRegisterByte(RegisterType::E, 0x6A);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x3B);
    CheckRegisterByte(RegisterType::L, 0xA2);
    WriteRegisterWord(RegisterType::PC, 0x7BEE);
    WriteRegisterWord(RegisterType::SP, 0x27CE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7BED, 0x42);
}

void test_42_02E7()
{
    if (skip_test_42_02E7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCC57);
    WriteRegisterWord(RegisterType::SP, 0xB449);
    WriteRegisterByte(RegisterType::A, 0xA4);
    WriteRegisterByte(RegisterType::B, 0x8D);
    WriteRegisterByte(RegisterType::C, 0x1C);
    WriteRegisterByte(RegisterType::D, 0x5B);
    WriteRegisterByte(RegisterType::E, 0x59);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x36);
    WriteRegisterByte(RegisterType::L, 0x65);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xCC57, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA4);
    CheckRegisterByte(RegisterType::B, 0x5B);
    CheckRegisterByte(RegisterType::C, 0x1C);
    CheckRegisterByte(RegisterType::D, 0x5B);
    CheckRegisterByte(RegisterType::E, 0x59);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x36);
    CheckRegisterByte(RegisterType::L, 0x65);
    WriteRegisterWord(RegisterType::PC, 0xCC58);
    WriteRegisterWord(RegisterType::SP, 0xB449);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xCC57, 0x42);
}

void test_42_02E8()
{
    if (skip_test_42_02E8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x479C);
    WriteRegisterWord(RegisterType::SP, 0xFA42);
    WriteRegisterByte(RegisterType::A, 0x5D);
    WriteRegisterByte(RegisterType::B, 0xFD);
    WriteRegisterByte(RegisterType::C, 0x6D);
    WriteRegisterByte(RegisterType::D, 0x08);
    WriteRegisterByte(RegisterType::E, 0x8C);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x9C);
    WriteRegisterByte(RegisterType::L, 0xF8);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x479C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5D);
    CheckRegisterByte(RegisterType::B, 0x08);
    CheckRegisterByte(RegisterType::C, 0x6D);
    CheckRegisterByte(RegisterType::D, 0x08);
    CheckRegisterByte(RegisterType::E, 0x8C);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x9C);
    CheckRegisterByte(RegisterType::L, 0xF8);
    WriteRegisterWord(RegisterType::PC, 0x479D);
    WriteRegisterWord(RegisterType::SP, 0xFA42);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x479C, 0x42);
}

void test_42_02E9()
{
    if (skip_test_42_02E9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDDFA);
    WriteRegisterWord(RegisterType::SP, 0xAB3C);
    WriteRegisterByte(RegisterType::A, 0x43);
    WriteRegisterByte(RegisterType::B, 0x8D);
    WriteRegisterByte(RegisterType::C, 0xF0);
    WriteRegisterByte(RegisterType::D, 0x3D);
    WriteRegisterByte(RegisterType::E, 0xAB);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x38);
    WriteRegisterByte(RegisterType::L, 0xDF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDDFA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x43);
    CheckRegisterByte(RegisterType::B, 0x3D);
    CheckRegisterByte(RegisterType::C, 0xF0);
    CheckRegisterByte(RegisterType::D, 0x3D);
    CheckRegisterByte(RegisterType::E, 0xAB);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x38);
    CheckRegisterByte(RegisterType::L, 0xDF);
    WriteRegisterWord(RegisterType::PC, 0xDDFB);
    WriteRegisterWord(RegisterType::SP, 0xAB3C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDDFA, 0x42);
}

void test_42_02EA()
{
    if (skip_test_42_02EA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2422);
    WriteRegisterWord(RegisterType::SP, 0xB5F8);
    WriteRegisterByte(RegisterType::A, 0x2C);
    WriteRegisterByte(RegisterType::B, 0xFB);
    WriteRegisterByte(RegisterType::C, 0x56);
    WriteRegisterByte(RegisterType::D, 0x09);
    WriteRegisterByte(RegisterType::E, 0x2C);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xC0);
    WriteRegisterByte(RegisterType::L, 0x5D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2422, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2C);
    CheckRegisterByte(RegisterType::B, 0x09);
    CheckRegisterByte(RegisterType::C, 0x56);
    CheckRegisterByte(RegisterType::D, 0x09);
    CheckRegisterByte(RegisterType::E, 0x2C);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xC0);
    CheckRegisterByte(RegisterType::L, 0x5D);
    WriteRegisterWord(RegisterType::PC, 0x2423);
    WriteRegisterWord(RegisterType::SP, 0xB5F8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2422, 0x42);
}

void test_42_02EB()
{
    if (skip_test_42_02EB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x11A1);
    WriteRegisterWord(RegisterType::SP, 0x3976);
    WriteRegisterByte(RegisterType::A, 0xC8);
    WriteRegisterByte(RegisterType::B, 0x81);
    WriteRegisterByte(RegisterType::C, 0xD3);
    WriteRegisterByte(RegisterType::D, 0x9B);
    WriteRegisterByte(RegisterType::E, 0xEA);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x70);
    WriteRegisterByte(RegisterType::L, 0xA7);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x11A1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC8);
    CheckRegisterByte(RegisterType::B, 0x9B);
    CheckRegisterByte(RegisterType::C, 0xD3);
    CheckRegisterByte(RegisterType::D, 0x9B);
    CheckRegisterByte(RegisterType::E, 0xEA);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x70);
    CheckRegisterByte(RegisterType::L, 0xA7);
    WriteRegisterWord(RegisterType::PC, 0x11A2);
    WriteRegisterWord(RegisterType::SP, 0x3976);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x11A1, 0x42);
}

void test_42_02EC()
{
    if (skip_test_42_02EC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x55DF);
    WriteRegisterWord(RegisterType::SP, 0xD560);
    WriteRegisterByte(RegisterType::A, 0x8C);
    WriteRegisterByte(RegisterType::B, 0x3F);
    WriteRegisterByte(RegisterType::C, 0x66);
    WriteRegisterByte(RegisterType::D, 0x55);
    WriteRegisterByte(RegisterType::E, 0x79);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x2D);
    WriteRegisterByte(RegisterType::L, 0xBA);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x55DF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8C);
    CheckRegisterByte(RegisterType::B, 0x55);
    CheckRegisterByte(RegisterType::C, 0x66);
    CheckRegisterByte(RegisterType::D, 0x55);
    CheckRegisterByte(RegisterType::E, 0x79);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x2D);
    CheckRegisterByte(RegisterType::L, 0xBA);
    WriteRegisterWord(RegisterType::PC, 0x55E0);
    WriteRegisterWord(RegisterType::SP, 0xD560);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x55DF, 0x42);
}

void test_42_02ED()
{
    if (skip_test_42_02ED)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD0BC);
    WriteRegisterWord(RegisterType::SP, 0xA636);
    WriteRegisterByte(RegisterType::A, 0x3F);
    WriteRegisterByte(RegisterType::B, 0x64);
    WriteRegisterByte(RegisterType::C, 0x55);
    WriteRegisterByte(RegisterType::D, 0x2F);
    WriteRegisterByte(RegisterType::E, 0x54);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xA5);
    WriteRegisterByte(RegisterType::L, 0xC4);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD0BC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3F);
    CheckRegisterByte(RegisterType::B, 0x2F);
    CheckRegisterByte(RegisterType::C, 0x55);
    CheckRegisterByte(RegisterType::D, 0x2F);
    CheckRegisterByte(RegisterType::E, 0x54);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xA5);
    CheckRegisterByte(RegisterType::L, 0xC4);
    WriteRegisterWord(RegisterType::PC, 0xD0BD);
    WriteRegisterWord(RegisterType::SP, 0xA636);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD0BC, 0x42);
}

void test_42_02EE()
{
    if (skip_test_42_02EE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8D32);
    WriteRegisterWord(RegisterType::SP, 0x85C8);
    WriteRegisterByte(RegisterType::A, 0xD8);
    WriteRegisterByte(RegisterType::B, 0x4E);
    WriteRegisterByte(RegisterType::C, 0xB8);
    WriteRegisterByte(RegisterType::D, 0x19);
    WriteRegisterByte(RegisterType::E, 0xB5);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x7D);
    WriteRegisterByte(RegisterType::L, 0x4C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8D32, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD8);
    CheckRegisterByte(RegisterType::B, 0x19);
    CheckRegisterByte(RegisterType::C, 0xB8);
    CheckRegisterByte(RegisterType::D, 0x19);
    CheckRegisterByte(RegisterType::E, 0xB5);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x7D);
    CheckRegisterByte(RegisterType::L, 0x4C);
    WriteRegisterWord(RegisterType::PC, 0x8D33);
    WriteRegisterWord(RegisterType::SP, 0x85C8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8D32, 0x42);
}

void test_42_02EF()
{
    if (skip_test_42_02EF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3BA0);
    WriteRegisterWord(RegisterType::SP, 0x07AE);
    WriteRegisterByte(RegisterType::A, 0x3A);
    WriteRegisterByte(RegisterType::B, 0x85);
    WriteRegisterByte(RegisterType::C, 0xF9);
    WriteRegisterByte(RegisterType::D, 0x93);
    WriteRegisterByte(RegisterType::E, 0xFC);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x82);
    WriteRegisterByte(RegisterType::L, 0xE0);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3BA0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3A);
    CheckRegisterByte(RegisterType::B, 0x93);
    CheckRegisterByte(RegisterType::C, 0xF9);
    CheckRegisterByte(RegisterType::D, 0x93);
    CheckRegisterByte(RegisterType::E, 0xFC);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x82);
    CheckRegisterByte(RegisterType::L, 0xE0);
    WriteRegisterWord(RegisterType::PC, 0x3BA1);
    WriteRegisterWord(RegisterType::SP, 0x07AE);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3BA0, 0x42);
}

void test_42_02F0()
{
    if (skip_test_42_02F0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFD64);
    WriteRegisterWord(RegisterType::SP, 0xF0A1);
    WriteRegisterByte(RegisterType::A, 0x5C);
    WriteRegisterByte(RegisterType::B, 0x8E);
    WriteRegisterByte(RegisterType::C, 0xE3);
    WriteRegisterByte(RegisterType::D, 0x1A);
    WriteRegisterByte(RegisterType::E, 0x9B);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xCF);
    WriteRegisterByte(RegisterType::L, 0xAF);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xFD64, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5C);
    CheckRegisterByte(RegisterType::B, 0x1A);
    CheckRegisterByte(RegisterType::C, 0xE3);
    CheckRegisterByte(RegisterType::D, 0x1A);
    CheckRegisterByte(RegisterType::E, 0x9B);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xCF);
    CheckRegisterByte(RegisterType::L, 0xAF);
    WriteRegisterWord(RegisterType::PC, 0xFD65);
    WriteRegisterWord(RegisterType::SP, 0xF0A1);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFD64, 0x42);
}

void test_42_02F1()
{
    if (skip_test_42_02F1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x697D);
    WriteRegisterWord(RegisterType::SP, 0xC334);
    WriteRegisterByte(RegisterType::A, 0x45);
    WriteRegisterByte(RegisterType::B, 0xB4);
    WriteRegisterByte(RegisterType::C, 0xF5);
    WriteRegisterByte(RegisterType::D, 0x29);
    WriteRegisterByte(RegisterType::E, 0x4D);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x49);
    WriteRegisterByte(RegisterType::L, 0x04);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x697D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x45);
    CheckRegisterByte(RegisterType::B, 0x29);
    CheckRegisterByte(RegisterType::C, 0xF5);
    CheckRegisterByte(RegisterType::D, 0x29);
    CheckRegisterByte(RegisterType::E, 0x4D);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x49);
    CheckRegisterByte(RegisterType::L, 0x04);
    WriteRegisterWord(RegisterType::PC, 0x697E);
    WriteRegisterWord(RegisterType::SP, 0xC334);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x697D, 0x42);
}

void test_42_02F2()
{
    if (skip_test_42_02F2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD05D);
    WriteRegisterWord(RegisterType::SP, 0x10D3);
    WriteRegisterByte(RegisterType::A, 0xB5);
    WriteRegisterByte(RegisterType::B, 0x2E);
    WriteRegisterByte(RegisterType::C, 0xB5);
    WriteRegisterByte(RegisterType::D, 0xD1);
    WriteRegisterByte(RegisterType::E, 0x18);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x24);
    WriteRegisterByte(RegisterType::L, 0x0D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD05D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB5);
    CheckRegisterByte(RegisterType::B, 0xD1);
    CheckRegisterByte(RegisterType::C, 0xB5);
    CheckRegisterByte(RegisterType::D, 0xD1);
    CheckRegisterByte(RegisterType::E, 0x18);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x24);
    CheckRegisterByte(RegisterType::L, 0x0D);
    WriteRegisterWord(RegisterType::PC, 0xD05E);
    WriteRegisterWord(RegisterType::SP, 0x10D3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD05D, 0x42);
}

void test_42_02F3()
{
    if (skip_test_42_02F3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4610);
    WriteRegisterWord(RegisterType::SP, 0x33B4);
    WriteRegisterByte(RegisterType::A, 0x83);
    WriteRegisterByte(RegisterType::B, 0x54);
    WriteRegisterByte(RegisterType::C, 0x89);
    WriteRegisterByte(RegisterType::D, 0x7B);
    WriteRegisterByte(RegisterType::E, 0x53);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x35);
    WriteRegisterByte(RegisterType::L, 0xB9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x4610, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x83);
    CheckRegisterByte(RegisterType::B, 0x7B);
    CheckRegisterByte(RegisterType::C, 0x89);
    CheckRegisterByte(RegisterType::D, 0x7B);
    CheckRegisterByte(RegisterType::E, 0x53);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x35);
    CheckRegisterByte(RegisterType::L, 0xB9);
    WriteRegisterWord(RegisterType::PC, 0x4611);
    WriteRegisterWord(RegisterType::SP, 0x33B4);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4610, 0x42);
}

void test_42_02F4()
{
    if (skip_test_42_02F4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x85EC);
    WriteRegisterWord(RegisterType::SP, 0x7592);
    WriteRegisterByte(RegisterType::A, 0x43);
    WriteRegisterByte(RegisterType::B, 0xA9);
    WriteRegisterByte(RegisterType::C, 0xA4);
    WriteRegisterByte(RegisterType::D, 0xAA);
    WriteRegisterByte(RegisterType::E, 0x9C);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xA5);
    WriteRegisterByte(RegisterType::L, 0xE9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x85EC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x43);
    CheckRegisterByte(RegisterType::B, 0xAA);
    CheckRegisterByte(RegisterType::C, 0xA4);
    CheckRegisterByte(RegisterType::D, 0xAA);
    CheckRegisterByte(RegisterType::E, 0x9C);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xA5);
    CheckRegisterByte(RegisterType::L, 0xE9);
    WriteRegisterWord(RegisterType::PC, 0x85ED);
    WriteRegisterWord(RegisterType::SP, 0x7592);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x85EC, 0x42);
}

void test_42_02F5()
{
    if (skip_test_42_02F5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x205A);
    WriteRegisterWord(RegisterType::SP, 0x9584);
    WriteRegisterByte(RegisterType::A, 0x03);
    WriteRegisterByte(RegisterType::B, 0xC3);
    WriteRegisterByte(RegisterType::C, 0xDD);
    WriteRegisterByte(RegisterType::D, 0x78);
    WriteRegisterByte(RegisterType::E, 0xF5);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x70);
    WriteRegisterByte(RegisterType::L, 0xC6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x205A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x03);
    CheckRegisterByte(RegisterType::B, 0x78);
    CheckRegisterByte(RegisterType::C, 0xDD);
    CheckRegisterByte(RegisterType::D, 0x78);
    CheckRegisterByte(RegisterType::E, 0xF5);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x70);
    CheckRegisterByte(RegisterType::L, 0xC6);
    WriteRegisterWord(RegisterType::PC, 0x205B);
    WriteRegisterWord(RegisterType::SP, 0x9584);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x205A, 0x42);
}

void test_42_02F6()
{
    if (skip_test_42_02F6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF460);
    WriteRegisterWord(RegisterType::SP, 0xE07D);
    WriteRegisterByte(RegisterType::A, 0xC3);
    WriteRegisterByte(RegisterType::B, 0xB9);
    WriteRegisterByte(RegisterType::C, 0x8F);
    WriteRegisterByte(RegisterType::D, 0x7A);
    WriteRegisterByte(RegisterType::E, 0x52);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x95);
    WriteRegisterByte(RegisterType::L, 0xCA);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF460, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC3);
    CheckRegisterByte(RegisterType::B, 0x7A);
    CheckRegisterByte(RegisterType::C, 0x8F);
    CheckRegisterByte(RegisterType::D, 0x7A);
    CheckRegisterByte(RegisterType::E, 0x52);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x95);
    CheckRegisterByte(RegisterType::L, 0xCA);
    WriteRegisterWord(RegisterType::PC, 0xF461);
    WriteRegisterWord(RegisterType::SP, 0xE07D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF460, 0x42);
}

void test_42_02F7()
{
    if (skip_test_42_02F7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7232);
    WriteRegisterWord(RegisterType::SP, 0x46EA);
    WriteRegisterByte(RegisterType::A, 0xF1);
    WriteRegisterByte(RegisterType::B, 0x76);
    WriteRegisterByte(RegisterType::C, 0x86);
    WriteRegisterByte(RegisterType::D, 0x55);
    WriteRegisterByte(RegisterType::E, 0xA1);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x11);
    WriteRegisterByte(RegisterType::L, 0x82);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7232, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF1);
    CheckRegisterByte(RegisterType::B, 0x55);
    CheckRegisterByte(RegisterType::C, 0x86);
    CheckRegisterByte(RegisterType::D, 0x55);
    CheckRegisterByte(RegisterType::E, 0xA1);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x11);
    CheckRegisterByte(RegisterType::L, 0x82);
    WriteRegisterWord(RegisterType::PC, 0x7233);
    WriteRegisterWord(RegisterType::SP, 0x46EA);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7232, 0x42);
}

void test_42_02F8()
{
    if (skip_test_42_02F8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0F62);
    WriteRegisterWord(RegisterType::SP, 0xCA81);
    WriteRegisterByte(RegisterType::A, 0x24);
    WriteRegisterByte(RegisterType::B, 0xD6);
    WriteRegisterByte(RegisterType::C, 0x69);
    WriteRegisterByte(RegisterType::D, 0x15);
    WriteRegisterByte(RegisterType::E, 0x54);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x9C);
    WriteRegisterByte(RegisterType::L, 0xBB);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0F62, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x24);
    CheckRegisterByte(RegisterType::B, 0x15);
    CheckRegisterByte(RegisterType::C, 0x69);
    CheckRegisterByte(RegisterType::D, 0x15);
    CheckRegisterByte(RegisterType::E, 0x54);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x9C);
    CheckRegisterByte(RegisterType::L, 0xBB);
    WriteRegisterWord(RegisterType::PC, 0x0F63);
    WriteRegisterWord(RegisterType::SP, 0xCA81);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0F62, 0x42);
}

void test_42_02F9()
{
    if (skip_test_42_02F9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1E61);
    WriteRegisterWord(RegisterType::SP, 0x8BC9);
    WriteRegisterByte(RegisterType::A, 0x70);
    WriteRegisterByte(RegisterType::B, 0x00);
    WriteRegisterByte(RegisterType::C, 0xEE);
    WriteRegisterByte(RegisterType::D, 0x69);
    WriteRegisterByte(RegisterType::E, 0x75);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xF2);
    WriteRegisterByte(RegisterType::L, 0x48);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1E61, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x70);
    CheckRegisterByte(RegisterType::B, 0x69);
    CheckRegisterByte(RegisterType::C, 0xEE);
    CheckRegisterByte(RegisterType::D, 0x69);
    CheckRegisterByte(RegisterType::E, 0x75);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xF2);
    CheckRegisterByte(RegisterType::L, 0x48);
    WriteRegisterWord(RegisterType::PC, 0x1E62);
    WriteRegisterWord(RegisterType::SP, 0x8BC9);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1E61, 0x42);
}

void test_42_02FA()
{
    if (skip_test_42_02FA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4CA6);
    WriteRegisterWord(RegisterType::SP, 0x475D);
    WriteRegisterByte(RegisterType::A, 0x3D);
    WriteRegisterByte(RegisterType::B, 0xE2);
    WriteRegisterByte(RegisterType::C, 0x85);
    WriteRegisterByte(RegisterType::D, 0xD7);
    WriteRegisterByte(RegisterType::E, 0x6A);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x58);
    WriteRegisterByte(RegisterType::L, 0x47);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x4CA6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3D);
    CheckRegisterByte(RegisterType::B, 0xD7);
    CheckRegisterByte(RegisterType::C, 0x85);
    CheckRegisterByte(RegisterType::D, 0xD7);
    CheckRegisterByte(RegisterType::E, 0x6A);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x58);
    CheckRegisterByte(RegisterType::L, 0x47);
    WriteRegisterWord(RegisterType::PC, 0x4CA7);
    WriteRegisterWord(RegisterType::SP, 0x475D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x4CA6, 0x42);
}

void test_42_02FB()
{
    if (skip_test_42_02FB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5C7B);
    WriteRegisterWord(RegisterType::SP, 0xF522);
    WriteRegisterByte(RegisterType::A, 0xBF);
    WriteRegisterByte(RegisterType::B, 0x6F);
    WriteRegisterByte(RegisterType::C, 0xBB);
    WriteRegisterByte(RegisterType::D, 0x8D);
    WriteRegisterByte(RegisterType::E, 0xD2);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x96);
    WriteRegisterByte(RegisterType::L, 0x7B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5C7B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBF);
    CheckRegisterByte(RegisterType::B, 0x8D);
    CheckRegisterByte(RegisterType::C, 0xBB);
    CheckRegisterByte(RegisterType::D, 0x8D);
    CheckRegisterByte(RegisterType::E, 0xD2);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x96);
    CheckRegisterByte(RegisterType::L, 0x7B);
    WriteRegisterWord(RegisterType::PC, 0x5C7C);
    WriteRegisterWord(RegisterType::SP, 0xF522);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5C7B, 0x42);
}

void test_42_02FC()
{
    if (skip_test_42_02FC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEEA4);
    WriteRegisterWord(RegisterType::SP, 0xB2F5);
    WriteRegisterByte(RegisterType::A, 0x2E);
    WriteRegisterByte(RegisterType::B, 0x9D);
    WriteRegisterByte(RegisterType::C, 0xFD);
    WriteRegisterByte(RegisterType::D, 0x15);
    WriteRegisterByte(RegisterType::E, 0xE8);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x68);
    WriteRegisterByte(RegisterType::L, 0xFF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xEEA4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2E);
    CheckRegisterByte(RegisterType::B, 0x15);
    CheckRegisterByte(RegisterType::C, 0xFD);
    CheckRegisterByte(RegisterType::D, 0x15);
    CheckRegisterByte(RegisterType::E, 0xE8);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x68);
    CheckRegisterByte(RegisterType::L, 0xFF);
    WriteRegisterWord(RegisterType::PC, 0xEEA5);
    WriteRegisterWord(RegisterType::SP, 0xB2F5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xEEA4, 0x42);
}

void test_42_02FD()
{
    if (skip_test_42_02FD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2927);
    WriteRegisterWord(RegisterType::SP, 0xDB3B);
    WriteRegisterByte(RegisterType::A, 0x09);
    WriteRegisterByte(RegisterType::B, 0x4B);
    WriteRegisterByte(RegisterType::C, 0xBC);
    WriteRegisterByte(RegisterType::D, 0x0F);
    WriteRegisterByte(RegisterType::E, 0x17);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x31);
    WriteRegisterByte(RegisterType::L, 0x14);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x2927, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x09);
    CheckRegisterByte(RegisterType::B, 0x0F);
    CheckRegisterByte(RegisterType::C, 0xBC);
    CheckRegisterByte(RegisterType::D, 0x0F);
    CheckRegisterByte(RegisterType::E, 0x17);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x31);
    CheckRegisterByte(RegisterType::L, 0x14);
    WriteRegisterWord(RegisterType::PC, 0x2928);
    WriteRegisterWord(RegisterType::SP, 0xDB3B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x2927, 0x42);
}

void test_42_02FE()
{
    if (skip_test_42_02FE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x784B);
    WriteRegisterWord(RegisterType::SP, 0xFD66);
    WriteRegisterByte(RegisterType::A, 0x45);
    WriteRegisterByte(RegisterType::B, 0x30);
    WriteRegisterByte(RegisterType::C, 0xDA);
    WriteRegisterByte(RegisterType::D, 0x23);
    WriteRegisterByte(RegisterType::E, 0x6D);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x80);
    WriteRegisterByte(RegisterType::L, 0xF1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x784B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x45);
    CheckRegisterByte(RegisterType::B, 0x23);
    CheckRegisterByte(RegisterType::C, 0xDA);
    CheckRegisterByte(RegisterType::D, 0x23);
    CheckRegisterByte(RegisterType::E, 0x6D);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x80);
    CheckRegisterByte(RegisterType::L, 0xF1);
    WriteRegisterWord(RegisterType::PC, 0x784C);
    WriteRegisterWord(RegisterType::SP, 0xFD66);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x784B, 0x42);
}

void test_42_02FF()
{
    if (skip_test_42_02FF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC278);
    WriteRegisterWord(RegisterType::SP, 0xD264);
    WriteRegisterByte(RegisterType::A, 0x85);
    WriteRegisterByte(RegisterType::B, 0x8D);
    WriteRegisterByte(RegisterType::C, 0x94);
    WriteRegisterByte(RegisterType::D, 0xD9);
    WriteRegisterByte(RegisterType::E, 0xAC);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x1F);
    WriteRegisterByte(RegisterType::L, 0x57);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC278, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x85);
    CheckRegisterByte(RegisterType::B, 0xD9);
    CheckRegisterByte(RegisterType::C, 0x94);
    CheckRegisterByte(RegisterType::D, 0xD9);
    CheckRegisterByte(RegisterType::E, 0xAC);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x1F);
    CheckRegisterByte(RegisterType::L, 0x57);
    WriteRegisterWord(RegisterType::PC, 0xC279);
    WriteRegisterWord(RegisterType::SP, 0xD264);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC278, 0x42);
}

void test_42_0300()
{
    if (skip_test_42_0300)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8400);
    WriteRegisterWord(RegisterType::SP, 0x635E);
    WriteRegisterByte(RegisterType::A, 0xB4);
    WriteRegisterByte(RegisterType::B, 0x3D);
    WriteRegisterByte(RegisterType::C, 0x52);
    WriteRegisterByte(RegisterType::D, 0xC9);
    WriteRegisterByte(RegisterType::E, 0xD8);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xCB);
    WriteRegisterByte(RegisterType::L, 0x57);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8400, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB4);
    CheckRegisterByte(RegisterType::B, 0xC9);
    CheckRegisterByte(RegisterType::C, 0x52);
    CheckRegisterByte(RegisterType::D, 0xC9);
    CheckRegisterByte(RegisterType::E, 0xD8);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xCB);
    CheckRegisterByte(RegisterType::L, 0x57);
    WriteRegisterWord(RegisterType::PC, 0x8401);
    WriteRegisterWord(RegisterType::SP, 0x635E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8400, 0x42);
}

void test_42_0301()
{
    if (skip_test_42_0301)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x42B1);
    WriteRegisterWord(RegisterType::SP, 0xC3C9);
    WriteRegisterByte(RegisterType::A, 0x24);
    WriteRegisterByte(RegisterType::B, 0x84);
    WriteRegisterByte(RegisterType::C, 0x38);
    WriteRegisterByte(RegisterType::D, 0xFD);
    WriteRegisterByte(RegisterType::E, 0xE7);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xF7);
    WriteRegisterByte(RegisterType::L, 0x41);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x42B1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x24);
    CheckRegisterByte(RegisterType::B, 0xFD);
    CheckRegisterByte(RegisterType::C, 0x38);
    CheckRegisterByte(RegisterType::D, 0xFD);
    CheckRegisterByte(RegisterType::E, 0xE7);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xF7);
    CheckRegisterByte(RegisterType::L, 0x41);
    WriteRegisterWord(RegisterType::PC, 0x42B2);
    WriteRegisterWord(RegisterType::SP, 0xC3C9);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x42B1, 0x42);
}

void test_42_0302()
{
    if (skip_test_42_0302)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6074);
    WriteRegisterWord(RegisterType::SP, 0x06BF);
    WriteRegisterByte(RegisterType::A, 0x5B);
    WriteRegisterByte(RegisterType::B, 0xA9);
    WriteRegisterByte(RegisterType::C, 0x9A);
    WriteRegisterByte(RegisterType::D, 0x60);
    WriteRegisterByte(RegisterType::E, 0xD9);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x09);
    WriteRegisterByte(RegisterType::L, 0x43);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6074, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5B);
    CheckRegisterByte(RegisterType::B, 0x60);
    CheckRegisterByte(RegisterType::C, 0x9A);
    CheckRegisterByte(RegisterType::D, 0x60);
    CheckRegisterByte(RegisterType::E, 0xD9);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x09);
    CheckRegisterByte(RegisterType::L, 0x43);
    WriteRegisterWord(RegisterType::PC, 0x6075);
    WriteRegisterWord(RegisterType::SP, 0x06BF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6074, 0x42);
}

void test_42_0303()
{
    if (skip_test_42_0303)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6267);
    WriteRegisterWord(RegisterType::SP, 0xBBE2);
    WriteRegisterByte(RegisterType::A, 0xAF);
    WriteRegisterByte(RegisterType::B, 0x9E);
    WriteRegisterByte(RegisterType::C, 0x5F);
    WriteRegisterByte(RegisterType::D, 0xA0);
    WriteRegisterByte(RegisterType::E, 0x25);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x78);
    WriteRegisterByte(RegisterType::L, 0x0D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6267, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAF);
    CheckRegisterByte(RegisterType::B, 0xA0);
    CheckRegisterByte(RegisterType::C, 0x5F);
    CheckRegisterByte(RegisterType::D, 0xA0);
    CheckRegisterByte(RegisterType::E, 0x25);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x78);
    CheckRegisterByte(RegisterType::L, 0x0D);
    WriteRegisterWord(RegisterType::PC, 0x6268);
    WriteRegisterWord(RegisterType::SP, 0xBBE2);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6267, 0x42);
}

void test_42_0304()
{
    if (skip_test_42_0304)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFCA5);
    WriteRegisterWord(RegisterType::SP, 0xA2AA);
    WriteRegisterByte(RegisterType::A, 0xE5);
    WriteRegisterByte(RegisterType::B, 0xD3);
    WriteRegisterByte(RegisterType::C, 0x8E);
    WriteRegisterByte(RegisterType::D, 0x8F);
    WriteRegisterByte(RegisterType::E, 0x83);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xF0);
    WriteRegisterByte(RegisterType::L, 0x27);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xFCA5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE5);
    CheckRegisterByte(RegisterType::B, 0x8F);
    CheckRegisterByte(RegisterType::C, 0x8E);
    CheckRegisterByte(RegisterType::D, 0x8F);
    CheckRegisterByte(RegisterType::E, 0x83);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xF0);
    CheckRegisterByte(RegisterType::L, 0x27);
    WriteRegisterWord(RegisterType::PC, 0xFCA6);
    WriteRegisterWord(RegisterType::SP, 0xA2AA);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xFCA5, 0x42);
}

void test_42_0305()
{
    if (skip_test_42_0305)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x61E1);
    WriteRegisterWord(RegisterType::SP, 0xD62E);
    WriteRegisterByte(RegisterType::A, 0x48);
    WriteRegisterByte(RegisterType::B, 0x59);
    WriteRegisterByte(RegisterType::C, 0x64);
    WriteRegisterByte(RegisterType::D, 0x6B);
    WriteRegisterByte(RegisterType::E, 0x16);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x00);
    WriteRegisterByte(RegisterType::L, 0x40);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x61E1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x48);
    CheckRegisterByte(RegisterType::B, 0x6B);
    CheckRegisterByte(RegisterType::C, 0x64);
    CheckRegisterByte(RegisterType::D, 0x6B);
    CheckRegisterByte(RegisterType::E, 0x16);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x00);
    CheckRegisterByte(RegisterType::L, 0x40);
    WriteRegisterWord(RegisterType::PC, 0x61E2);
    WriteRegisterWord(RegisterType::SP, 0xD62E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x61E1, 0x42);
}

void test_42_0306()
{
    if (skip_test_42_0306)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4F0F);
    WriteRegisterWord(RegisterType::SP, 0x1C7A);
    WriteRegisterByte(RegisterType::A, 0x95);
    WriteRegisterByte(RegisterType::B, 0x1D);
    WriteRegisterByte(RegisterType::C, 0x1B);
    WriteRegisterByte(RegisterType::D, 0x73);
    WriteRegisterByte(RegisterType::E, 0xCB);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x00);
    WriteRegisterByte(RegisterType::L, 0x81);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x4F0F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x95);
    CheckRegisterByte(RegisterType::B, 0x73);
    CheckRegisterByte(RegisterType::C, 0x1B);
    CheckRegisterByte(RegisterType::D, 0x73);
    CheckRegisterByte(RegisterType::E, 0xCB);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x00);
    CheckRegisterByte(RegisterType::L, 0x81);
    WriteRegisterWord(RegisterType::PC, 0x4F10);
    WriteRegisterWord(RegisterType::SP, 0x1C7A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x4F0F, 0x42);
}

void test_42_0307()
{
    if (skip_test_42_0307)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDBE8);
    WriteRegisterWord(RegisterType::SP, 0xBFAF);
    WriteRegisterByte(RegisterType::A, 0x66);
    WriteRegisterByte(RegisterType::B, 0x45);
    WriteRegisterByte(RegisterType::C, 0x2D);
    WriteRegisterByte(RegisterType::D, 0x57);
    WriteRegisterByte(RegisterType::E, 0x58);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xAE);
    WriteRegisterByte(RegisterType::L, 0x96);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xDBE8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x66);
    CheckRegisterByte(RegisterType::B, 0x57);
    CheckRegisterByte(RegisterType::C, 0x2D);
    CheckRegisterByte(RegisterType::D, 0x57);
    CheckRegisterByte(RegisterType::E, 0x58);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xAE);
    CheckRegisterByte(RegisterType::L, 0x96);
    WriteRegisterWord(RegisterType::PC, 0xDBE9);
    WriteRegisterWord(RegisterType::SP, 0xBFAF);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDBE8, 0x42);
}

void test_42_0308()
{
    if (skip_test_42_0308)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x582C);
    WriteRegisterWord(RegisterType::SP, 0xEC2A);
    WriteRegisterByte(RegisterType::A, 0xB5);
    WriteRegisterByte(RegisterType::B, 0x9B);
    WriteRegisterByte(RegisterType::C, 0x3C);
    WriteRegisterByte(RegisterType::D, 0x51);
    WriteRegisterByte(RegisterType::E, 0x0B);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x21);
    WriteRegisterByte(RegisterType::L, 0xD8);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x582C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB5);
    CheckRegisterByte(RegisterType::B, 0x51);
    CheckRegisterByte(RegisterType::C, 0x3C);
    CheckRegisterByte(RegisterType::D, 0x51);
    CheckRegisterByte(RegisterType::E, 0x0B);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x21);
    CheckRegisterByte(RegisterType::L, 0xD8);
    WriteRegisterWord(RegisterType::PC, 0x582D);
    WriteRegisterWord(RegisterType::SP, 0xEC2A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x582C, 0x42);
}

void test_42_0309()
{
    if (skip_test_42_0309)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBFA3);
    WriteRegisterWord(RegisterType::SP, 0x8BC0);
    WriteRegisterByte(RegisterType::A, 0x7D);
    WriteRegisterByte(RegisterType::B, 0xD0);
    WriteRegisterByte(RegisterType::C, 0x76);
    WriteRegisterByte(RegisterType::D, 0x1E);
    WriteRegisterByte(RegisterType::E, 0xEC);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x4D);
    WriteRegisterByte(RegisterType::L, 0xB5);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBFA3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7D);
    CheckRegisterByte(RegisterType::B, 0x1E);
    CheckRegisterByte(RegisterType::C, 0x76);
    CheckRegisterByte(RegisterType::D, 0x1E);
    CheckRegisterByte(RegisterType::E, 0xEC);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x4D);
    CheckRegisterByte(RegisterType::L, 0xB5);
    WriteRegisterWord(RegisterType::PC, 0xBFA4);
    WriteRegisterWord(RegisterType::SP, 0x8BC0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xBFA3, 0x42);
}

void test_42_030A()
{
    if (skip_test_42_030A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7CE9);
    WriteRegisterWord(RegisterType::SP, 0xDAB9);
    WriteRegisterByte(RegisterType::A, 0xC7);
    WriteRegisterByte(RegisterType::B, 0xF7);
    WriteRegisterByte(RegisterType::C, 0xD9);
    WriteRegisterByte(RegisterType::D, 0x63);
    WriteRegisterByte(RegisterType::E, 0x38);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xB6);
    WriteRegisterByte(RegisterType::L, 0x77);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7CE9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC7);
    CheckRegisterByte(RegisterType::B, 0x63);
    CheckRegisterByte(RegisterType::C, 0xD9);
    CheckRegisterByte(RegisterType::D, 0x63);
    CheckRegisterByte(RegisterType::E, 0x38);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xB6);
    CheckRegisterByte(RegisterType::L, 0x77);
    WriteRegisterWord(RegisterType::PC, 0x7CEA);
    WriteRegisterWord(RegisterType::SP, 0xDAB9);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7CE9, 0x42);
}

void test_42_030B()
{
    if (skip_test_42_030B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x31D3);
    WriteRegisterWord(RegisterType::SP, 0x1B1E);
    WriteRegisterByte(RegisterType::A, 0x9F);
    WriteRegisterByte(RegisterType::B, 0xD7);
    WriteRegisterByte(RegisterType::C, 0x5E);
    WriteRegisterByte(RegisterType::D, 0xBA);
    WriteRegisterByte(RegisterType::E, 0xA2);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x54);
    WriteRegisterByte(RegisterType::L, 0x00);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x31D3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9F);
    CheckRegisterByte(RegisterType::B, 0xBA);
    CheckRegisterByte(RegisterType::C, 0x5E);
    CheckRegisterByte(RegisterType::D, 0xBA);
    CheckRegisterByte(RegisterType::E, 0xA2);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x54);
    CheckRegisterByte(RegisterType::L, 0x00);
    WriteRegisterWord(RegisterType::PC, 0x31D4);
    WriteRegisterWord(RegisterType::SP, 0x1B1E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x31D3, 0x42);
}

void test_42_030C()
{
    if (skip_test_42_030C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x611B);
    WriteRegisterWord(RegisterType::SP, 0x9729);
    WriteRegisterByte(RegisterType::A, 0x3B);
    WriteRegisterByte(RegisterType::B, 0x47);
    WriteRegisterByte(RegisterType::C, 0xE3);
    WriteRegisterByte(RegisterType::D, 0x7D);
    WriteRegisterByte(RegisterType::E, 0x3C);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x8A);
    WriteRegisterByte(RegisterType::L, 0x7E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x611B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3B);
    CheckRegisterByte(RegisterType::B, 0x7D);
    CheckRegisterByte(RegisterType::C, 0xE3);
    CheckRegisterByte(RegisterType::D, 0x7D);
    CheckRegisterByte(RegisterType::E, 0x3C);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x8A);
    CheckRegisterByte(RegisterType::L, 0x7E);
    WriteRegisterWord(RegisterType::PC, 0x611C);
    WriteRegisterWord(RegisterType::SP, 0x9729);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x611B, 0x42);
}

void test_42_030D()
{
    if (skip_test_42_030D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x80BD);
    WriteRegisterWord(RegisterType::SP, 0xE827);
    WriteRegisterByte(RegisterType::A, 0x1C);
    WriteRegisterByte(RegisterType::B, 0x10);
    WriteRegisterByte(RegisterType::C, 0x3C);
    WriteRegisterByte(RegisterType::D, 0xE8);
    WriteRegisterByte(RegisterType::E, 0x3E);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xD9);
    WriteRegisterByte(RegisterType::L, 0x3A);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x80BD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1C);
    CheckRegisterByte(RegisterType::B, 0xE8);
    CheckRegisterByte(RegisterType::C, 0x3C);
    CheckRegisterByte(RegisterType::D, 0xE8);
    CheckRegisterByte(RegisterType::E, 0x3E);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xD9);
    CheckRegisterByte(RegisterType::L, 0x3A);
    WriteRegisterWord(RegisterType::PC, 0x80BE);
    WriteRegisterWord(RegisterType::SP, 0xE827);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x80BD, 0x42);
}

void test_42_030E()
{
    if (skip_test_42_030E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x92EE);
    WriteRegisterWord(RegisterType::SP, 0xA597);
    WriteRegisterByte(RegisterType::A, 0xF0);
    WriteRegisterByte(RegisterType::B, 0x46);
    WriteRegisterByte(RegisterType::C, 0x82);
    WriteRegisterByte(RegisterType::D, 0xA2);
    WriteRegisterByte(RegisterType::E, 0xAB);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x40);
    WriteRegisterByte(RegisterType::L, 0x98);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x92EE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF0);
    CheckRegisterByte(RegisterType::B, 0xA2);
    CheckRegisterByte(RegisterType::C, 0x82);
    CheckRegisterByte(RegisterType::D, 0xA2);
    CheckRegisterByte(RegisterType::E, 0xAB);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x40);
    CheckRegisterByte(RegisterType::L, 0x98);
    WriteRegisterWord(RegisterType::PC, 0x92EF);
    WriteRegisterWord(RegisterType::SP, 0xA597);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x92EE, 0x42);
}

void test_42_030F()
{
    if (skip_test_42_030F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8FB6);
    WriteRegisterWord(RegisterType::SP, 0xCBAD);
    WriteRegisterByte(RegisterType::A, 0xC8);
    WriteRegisterByte(RegisterType::B, 0xF6);
    WriteRegisterByte(RegisterType::C, 0xFE);
    WriteRegisterByte(RegisterType::D, 0x28);
    WriteRegisterByte(RegisterType::E, 0x99);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xF5);
    WriteRegisterByte(RegisterType::L, 0xEE);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8FB6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC8);
    CheckRegisterByte(RegisterType::B, 0x28);
    CheckRegisterByte(RegisterType::C, 0xFE);
    CheckRegisterByte(RegisterType::D, 0x28);
    CheckRegisterByte(RegisterType::E, 0x99);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xF5);
    CheckRegisterByte(RegisterType::L, 0xEE);
    WriteRegisterWord(RegisterType::PC, 0x8FB7);
    WriteRegisterWord(RegisterType::SP, 0xCBAD);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8FB6, 0x42);
}

void test_42_0310()
{
    if (skip_test_42_0310)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDBF8);
    WriteRegisterWord(RegisterType::SP, 0x2E6B);
    WriteRegisterByte(RegisterType::A, 0xA3);
    WriteRegisterByte(RegisterType::B, 0xCF);
    WriteRegisterByte(RegisterType::C, 0xA7);
    WriteRegisterByte(RegisterType::D, 0x76);
    WriteRegisterByte(RegisterType::E, 0xF7);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xF6);
    WriteRegisterByte(RegisterType::L, 0x6F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xDBF8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA3);
    CheckRegisterByte(RegisterType::B, 0x76);
    CheckRegisterByte(RegisterType::C, 0xA7);
    CheckRegisterByte(RegisterType::D, 0x76);
    CheckRegisterByte(RegisterType::E, 0xF7);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xF6);
    CheckRegisterByte(RegisterType::L, 0x6F);
    WriteRegisterWord(RegisterType::PC, 0xDBF9);
    WriteRegisterWord(RegisterType::SP, 0x2E6B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDBF8, 0x42);
}

void test_42_0311()
{
    if (skip_test_42_0311)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x36FF);
    WriteRegisterWord(RegisterType::SP, 0xD831);
    WriteRegisterByte(RegisterType::A, 0x04);
    WriteRegisterByte(RegisterType::B, 0x43);
    WriteRegisterByte(RegisterType::C, 0xDD);
    WriteRegisterByte(RegisterType::D, 0xC8);
    WriteRegisterByte(RegisterType::E, 0xC9);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x70);
    WriteRegisterByte(RegisterType::L, 0xCD);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x36FF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x04);
    CheckRegisterByte(RegisterType::B, 0xC8);
    CheckRegisterByte(RegisterType::C, 0xDD);
    CheckRegisterByte(RegisterType::D, 0xC8);
    CheckRegisterByte(RegisterType::E, 0xC9);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x70);
    CheckRegisterByte(RegisterType::L, 0xCD);
    WriteRegisterWord(RegisterType::PC, 0x3700);
    WriteRegisterWord(RegisterType::SP, 0xD831);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x36FF, 0x42);
}

void test_42_0312()
{
    if (skip_test_42_0312)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xACF7);
    WriteRegisterWord(RegisterType::SP, 0xE04E);
    WriteRegisterByte(RegisterType::A, 0x8F);
    WriteRegisterByte(RegisterType::B, 0x28);
    WriteRegisterByte(RegisterType::C, 0x84);
    WriteRegisterByte(RegisterType::D, 0x33);
    WriteRegisterByte(RegisterType::E, 0x34);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x09);
    WriteRegisterByte(RegisterType::L, 0x83);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xACF7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8F);
    CheckRegisterByte(RegisterType::B, 0x33);
    CheckRegisterByte(RegisterType::C, 0x84);
    CheckRegisterByte(RegisterType::D, 0x33);
    CheckRegisterByte(RegisterType::E, 0x34);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x09);
    CheckRegisterByte(RegisterType::L, 0x83);
    WriteRegisterWord(RegisterType::PC, 0xACF8);
    WriteRegisterWord(RegisterType::SP, 0xE04E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xACF7, 0x42);
}

void test_42_0313()
{
    if (skip_test_42_0313)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE8B6);
    WriteRegisterWord(RegisterType::SP, 0x7D31);
    WriteRegisterByte(RegisterType::A, 0xBD);
    WriteRegisterByte(RegisterType::B, 0x5F);
    WriteRegisterByte(RegisterType::C, 0x9E);
    WriteRegisterByte(RegisterType::D, 0xF1);
    WriteRegisterByte(RegisterType::E, 0xD7);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x6D);
    WriteRegisterByte(RegisterType::L, 0xC9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE8B6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBD);
    CheckRegisterByte(RegisterType::B, 0xF1);
    CheckRegisterByte(RegisterType::C, 0x9E);
    CheckRegisterByte(RegisterType::D, 0xF1);
    CheckRegisterByte(RegisterType::E, 0xD7);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x6D);
    CheckRegisterByte(RegisterType::L, 0xC9);
    WriteRegisterWord(RegisterType::PC, 0xE8B7);
    WriteRegisterWord(RegisterType::SP, 0x7D31);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE8B6, 0x42);
}

void test_42_0314()
{
    if (skip_test_42_0314)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB917);
    WriteRegisterWord(RegisterType::SP, 0x6883);
    WriteRegisterByte(RegisterType::A, 0x07);
    WriteRegisterByte(RegisterType::B, 0x68);
    WriteRegisterByte(RegisterType::C, 0x7E);
    WriteRegisterByte(RegisterType::D, 0x82);
    WriteRegisterByte(RegisterType::E, 0xA9);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x61);
    WriteRegisterByte(RegisterType::L, 0x76);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB917, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x07);
    CheckRegisterByte(RegisterType::B, 0x82);
    CheckRegisterByte(RegisterType::C, 0x7E);
    CheckRegisterByte(RegisterType::D, 0x82);
    CheckRegisterByte(RegisterType::E, 0xA9);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x61);
    CheckRegisterByte(RegisterType::L, 0x76);
    WriteRegisterWord(RegisterType::PC, 0xB918);
    WriteRegisterWord(RegisterType::SP, 0x6883);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB917, 0x42);
}

void test_42_0315()
{
    if (skip_test_42_0315)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x628C);
    WriteRegisterWord(RegisterType::SP, 0x133A);
    WriteRegisterByte(RegisterType::A, 0xB0);
    WriteRegisterByte(RegisterType::B, 0x9D);
    WriteRegisterByte(RegisterType::C, 0xBE);
    WriteRegisterByte(RegisterType::D, 0x43);
    WriteRegisterByte(RegisterType::E, 0x95);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x5D);
    WriteRegisterByte(RegisterType::L, 0xB1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x628C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB0);
    CheckRegisterByte(RegisterType::B, 0x43);
    CheckRegisterByte(RegisterType::C, 0xBE);
    CheckRegisterByte(RegisterType::D, 0x43);
    CheckRegisterByte(RegisterType::E, 0x95);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x5D);
    CheckRegisterByte(RegisterType::L, 0xB1);
    WriteRegisterWord(RegisterType::PC, 0x628D);
    WriteRegisterWord(RegisterType::SP, 0x133A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x628C, 0x42);
}

void test_42_0316()
{
    if (skip_test_42_0316)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF860);
    WriteRegisterWord(RegisterType::SP, 0xF86B);
    WriteRegisterByte(RegisterType::A, 0xD2);
    WriteRegisterByte(RegisterType::B, 0x4F);
    WriteRegisterByte(RegisterType::C, 0xFE);
    WriteRegisterByte(RegisterType::D, 0xE6);
    WriteRegisterByte(RegisterType::E, 0xA2);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x87);
    WriteRegisterByte(RegisterType::L, 0x21);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF860, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD2);
    CheckRegisterByte(RegisterType::B, 0xE6);
    CheckRegisterByte(RegisterType::C, 0xFE);
    CheckRegisterByte(RegisterType::D, 0xE6);
    CheckRegisterByte(RegisterType::E, 0xA2);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x87);
    CheckRegisterByte(RegisterType::L, 0x21);
    WriteRegisterWord(RegisterType::PC, 0xF861);
    WriteRegisterWord(RegisterType::SP, 0xF86B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF860, 0x42);
}

void test_42_0317()
{
    if (skip_test_42_0317)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5368);
    WriteRegisterWord(RegisterType::SP, 0x3DBF);
    WriteRegisterByte(RegisterType::A, 0x13);
    WriteRegisterByte(RegisterType::B, 0x3E);
    WriteRegisterByte(RegisterType::C, 0x25);
    WriteRegisterByte(RegisterType::D, 0x20);
    WriteRegisterByte(RegisterType::E, 0x79);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xBB);
    WriteRegisterByte(RegisterType::L, 0x29);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5368, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x13);
    CheckRegisterByte(RegisterType::B, 0x20);
    CheckRegisterByte(RegisterType::C, 0x25);
    CheckRegisterByte(RegisterType::D, 0x20);
    CheckRegisterByte(RegisterType::E, 0x79);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xBB);
    CheckRegisterByte(RegisterType::L, 0x29);
    WriteRegisterWord(RegisterType::PC, 0x5369);
    WriteRegisterWord(RegisterType::SP, 0x3DBF);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5368, 0x42);
}

void test_42_0318()
{
    if (skip_test_42_0318)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7DC2);
    WriteRegisterWord(RegisterType::SP, 0x5ECD);
    WriteRegisterByte(RegisterType::A, 0x56);
    WriteRegisterByte(RegisterType::B, 0xA3);
    WriteRegisterByte(RegisterType::C, 0x4F);
    WriteRegisterByte(RegisterType::D, 0xDE);
    WriteRegisterByte(RegisterType::E, 0x56);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x35);
    WriteRegisterByte(RegisterType::L, 0xDE);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7DC2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x56);
    CheckRegisterByte(RegisterType::B, 0xDE);
    CheckRegisterByte(RegisterType::C, 0x4F);
    CheckRegisterByte(RegisterType::D, 0xDE);
    CheckRegisterByte(RegisterType::E, 0x56);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x35);
    CheckRegisterByte(RegisterType::L, 0xDE);
    WriteRegisterWord(RegisterType::PC, 0x7DC3);
    WriteRegisterWord(RegisterType::SP, 0x5ECD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7DC2, 0x42);
}

void test_42_0319()
{
    if (skip_test_42_0319)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x583E);
    WriteRegisterWord(RegisterType::SP, 0xCA1D);
    WriteRegisterByte(RegisterType::A, 0xFC);
    WriteRegisterByte(RegisterType::B, 0xAC);
    WriteRegisterByte(RegisterType::C, 0x1C);
    WriteRegisterByte(RegisterType::D, 0x12);
    WriteRegisterByte(RegisterType::E, 0x9F);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xFA);
    WriteRegisterByte(RegisterType::L, 0xF9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x583E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFC);
    CheckRegisterByte(RegisterType::B, 0x12);
    CheckRegisterByte(RegisterType::C, 0x1C);
    CheckRegisterByte(RegisterType::D, 0x12);
    CheckRegisterByte(RegisterType::E, 0x9F);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xFA);
    CheckRegisterByte(RegisterType::L, 0xF9);
    WriteRegisterWord(RegisterType::PC, 0x583F);
    WriteRegisterWord(RegisterType::SP, 0xCA1D);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x583E, 0x42);
}

void test_42_031A()
{
    if (skip_test_42_031A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x469F);
    WriteRegisterWord(RegisterType::SP, 0x2D20);
    WriteRegisterByte(RegisterType::A, 0xB1);
    WriteRegisterByte(RegisterType::B, 0x18);
    WriteRegisterByte(RegisterType::C, 0x89);
    WriteRegisterByte(RegisterType::D, 0x47);
    WriteRegisterByte(RegisterType::E, 0x18);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x3E);
    WriteRegisterByte(RegisterType::L, 0x31);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x469F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB1);
    CheckRegisterByte(RegisterType::B, 0x47);
    CheckRegisterByte(RegisterType::C, 0x89);
    CheckRegisterByte(RegisterType::D, 0x47);
    CheckRegisterByte(RegisterType::E, 0x18);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x3E);
    CheckRegisterByte(RegisterType::L, 0x31);
    WriteRegisterWord(RegisterType::PC, 0x46A0);
    WriteRegisterWord(RegisterType::SP, 0x2D20);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x469F, 0x42);
}

void test_42_031B()
{
    if (skip_test_42_031B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2DB7);
    WriteRegisterWord(RegisterType::SP, 0xA276);
    WriteRegisterByte(RegisterType::A, 0x7D);
    WriteRegisterByte(RegisterType::B, 0x60);
    WriteRegisterByte(RegisterType::C, 0xB5);
    WriteRegisterByte(RegisterType::D, 0xE9);
    WriteRegisterByte(RegisterType::E, 0x6B);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xEA);
    WriteRegisterByte(RegisterType::L, 0x76);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2DB7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7D);
    CheckRegisterByte(RegisterType::B, 0xE9);
    CheckRegisterByte(RegisterType::C, 0xB5);
    CheckRegisterByte(RegisterType::D, 0xE9);
    CheckRegisterByte(RegisterType::E, 0x6B);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xEA);
    CheckRegisterByte(RegisterType::L, 0x76);
    WriteRegisterWord(RegisterType::PC, 0x2DB8);
    WriteRegisterWord(RegisterType::SP, 0xA276);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2DB7, 0x42);
}

void test_42_031C()
{
    if (skip_test_42_031C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFC3D);
    WriteRegisterWord(RegisterType::SP, 0x21FD);
    WriteRegisterByte(RegisterType::A, 0xA8);
    WriteRegisterByte(RegisterType::B, 0xBC);
    WriteRegisterByte(RegisterType::C, 0x8A);
    WriteRegisterByte(RegisterType::D, 0x7A);
    WriteRegisterByte(RegisterType::E, 0x0C);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xCD);
    WriteRegisterByte(RegisterType::L, 0x06);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xFC3D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA8);
    CheckRegisterByte(RegisterType::B, 0x7A);
    CheckRegisterByte(RegisterType::C, 0x8A);
    CheckRegisterByte(RegisterType::D, 0x7A);
    CheckRegisterByte(RegisterType::E, 0x0C);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xCD);
    CheckRegisterByte(RegisterType::L, 0x06);
    WriteRegisterWord(RegisterType::PC, 0xFC3E);
    WriteRegisterWord(RegisterType::SP, 0x21FD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xFC3D, 0x42);
}

void test_42_031D()
{
    if (skip_test_42_031D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF1EF);
    WriteRegisterWord(RegisterType::SP, 0xEC66);
    WriteRegisterByte(RegisterType::A, 0xC8);
    WriteRegisterByte(RegisterType::B, 0x8E);
    WriteRegisterByte(RegisterType::C, 0xD0);
    WriteRegisterByte(RegisterType::D, 0x3B);
    WriteRegisterByte(RegisterType::E, 0x80);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x8D);
    WriteRegisterByte(RegisterType::L, 0x8B);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF1EF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC8);
    CheckRegisterByte(RegisterType::B, 0x3B);
    CheckRegisterByte(RegisterType::C, 0xD0);
    CheckRegisterByte(RegisterType::D, 0x3B);
    CheckRegisterByte(RegisterType::E, 0x80);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x8D);
    CheckRegisterByte(RegisterType::L, 0x8B);
    WriteRegisterWord(RegisterType::PC, 0xF1F0);
    WriteRegisterWord(RegisterType::SP, 0xEC66);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF1EF, 0x42);
}

void test_42_031E()
{
    if (skip_test_42_031E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x295A);
    WriteRegisterWord(RegisterType::SP, 0x1993);
    WriteRegisterByte(RegisterType::A, 0xD9);
    WriteRegisterByte(RegisterType::B, 0xF5);
    WriteRegisterByte(RegisterType::C, 0x66);
    WriteRegisterByte(RegisterType::D, 0xE8);
    WriteRegisterByte(RegisterType::E, 0xEA);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xF8);
    WriteRegisterByte(RegisterType::L, 0x27);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x295A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD9);
    CheckRegisterByte(RegisterType::B, 0xE8);
    CheckRegisterByte(RegisterType::C, 0x66);
    CheckRegisterByte(RegisterType::D, 0xE8);
    CheckRegisterByte(RegisterType::E, 0xEA);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xF8);
    CheckRegisterByte(RegisterType::L, 0x27);
    WriteRegisterWord(RegisterType::PC, 0x295B);
    WriteRegisterWord(RegisterType::SP, 0x1993);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x295A, 0x42);
}

void test_42_031F()
{
    if (skip_test_42_031F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF7D3);
    WriteRegisterWord(RegisterType::SP, 0x0213);
    WriteRegisterByte(RegisterType::A, 0xAA);
    WriteRegisterByte(RegisterType::B, 0x33);
    WriteRegisterByte(RegisterType::C, 0xD7);
    WriteRegisterByte(RegisterType::D, 0x1D);
    WriteRegisterByte(RegisterType::E, 0x2F);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xB4);
    WriteRegisterByte(RegisterType::L, 0xDD);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF7D3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAA);
    CheckRegisterByte(RegisterType::B, 0x1D);
    CheckRegisterByte(RegisterType::C, 0xD7);
    CheckRegisterByte(RegisterType::D, 0x1D);
    CheckRegisterByte(RegisterType::E, 0x2F);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xB4);
    CheckRegisterByte(RegisterType::L, 0xDD);
    WriteRegisterWord(RegisterType::PC, 0xF7D4);
    WriteRegisterWord(RegisterType::SP, 0x0213);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF7D3, 0x42);
}

void test_42_0320()
{
    if (skip_test_42_0320)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9C7E);
    WriteRegisterWord(RegisterType::SP, 0x30B4);
    WriteRegisterByte(RegisterType::A, 0x72);
    WriteRegisterByte(RegisterType::B, 0x35);
    WriteRegisterByte(RegisterType::C, 0x32);
    WriteRegisterByte(RegisterType::D, 0xCE);
    WriteRegisterByte(RegisterType::E, 0xF4);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x72);
    WriteRegisterByte(RegisterType::L, 0x52);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9C7E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x72);
    CheckRegisterByte(RegisterType::B, 0xCE);
    CheckRegisterByte(RegisterType::C, 0x32);
    CheckRegisterByte(RegisterType::D, 0xCE);
    CheckRegisterByte(RegisterType::E, 0xF4);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x72);
    CheckRegisterByte(RegisterType::L, 0x52);
    WriteRegisterWord(RegisterType::PC, 0x9C7F);
    WriteRegisterWord(RegisterType::SP, 0x30B4);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9C7E, 0x42);
}

void test_42_0321()
{
    if (skip_test_42_0321)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAF4B);
    WriteRegisterWord(RegisterType::SP, 0x6630);
    WriteRegisterByte(RegisterType::A, 0xED);
    WriteRegisterByte(RegisterType::B, 0x27);
    WriteRegisterByte(RegisterType::C, 0xC4);
    WriteRegisterByte(RegisterType::D, 0x50);
    WriteRegisterByte(RegisterType::E, 0x3F);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xB2);
    WriteRegisterByte(RegisterType::L, 0xF6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xAF4B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xED);
    CheckRegisterByte(RegisterType::B, 0x50);
    CheckRegisterByte(RegisterType::C, 0xC4);
    CheckRegisterByte(RegisterType::D, 0x50);
    CheckRegisterByte(RegisterType::E, 0x3F);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xB2);
    CheckRegisterByte(RegisterType::L, 0xF6);
    WriteRegisterWord(RegisterType::PC, 0xAF4C);
    WriteRegisterWord(RegisterType::SP, 0x6630);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAF4B, 0x42);
}

void test_42_0322()
{
    if (skip_test_42_0322)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBD02);
    WriteRegisterWord(RegisterType::SP, 0x8ECF);
    WriteRegisterByte(RegisterType::A, 0x78);
    WriteRegisterByte(RegisterType::B, 0xE8);
    WriteRegisterByte(RegisterType::C, 0x15);
    WriteRegisterByte(RegisterType::D, 0xFB);
    WriteRegisterByte(RegisterType::E, 0x12);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x8A);
    WriteRegisterByte(RegisterType::L, 0x14);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xBD02, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x78);
    CheckRegisterByte(RegisterType::B, 0xFB);
    CheckRegisterByte(RegisterType::C, 0x15);
    CheckRegisterByte(RegisterType::D, 0xFB);
    CheckRegisterByte(RegisterType::E, 0x12);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x8A);
    CheckRegisterByte(RegisterType::L, 0x14);
    WriteRegisterWord(RegisterType::PC, 0xBD03);
    WriteRegisterWord(RegisterType::SP, 0x8ECF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xBD02, 0x42);
}

void test_42_0323()
{
    if (skip_test_42_0323)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB25B);
    WriteRegisterWord(RegisterType::SP, 0x6438);
    WriteRegisterByte(RegisterType::A, 0xA9);
    WriteRegisterByte(RegisterType::B, 0x41);
    WriteRegisterByte(RegisterType::C, 0x47);
    WriteRegisterByte(RegisterType::D, 0xCB);
    WriteRegisterByte(RegisterType::E, 0x6B);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x11);
    WriteRegisterByte(RegisterType::L, 0xA3);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB25B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA9);
    CheckRegisterByte(RegisterType::B, 0xCB);
    CheckRegisterByte(RegisterType::C, 0x47);
    CheckRegisterByte(RegisterType::D, 0xCB);
    CheckRegisterByte(RegisterType::E, 0x6B);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x11);
    CheckRegisterByte(RegisterType::L, 0xA3);
    WriteRegisterWord(RegisterType::PC, 0xB25C);
    WriteRegisterWord(RegisterType::SP, 0x6438);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB25B, 0x42);
}

void test_42_0324()
{
    if (skip_test_42_0324)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x33C5);
    WriteRegisterWord(RegisterType::SP, 0x04FF);
    WriteRegisterByte(RegisterType::A, 0x71);
    WriteRegisterByte(RegisterType::B, 0xE4);
    WriteRegisterByte(RegisterType::C, 0xC2);
    WriteRegisterByte(RegisterType::D, 0x62);
    WriteRegisterByte(RegisterType::E, 0xE1);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x13);
    WriteRegisterByte(RegisterType::L, 0x91);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x33C5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x71);
    CheckRegisterByte(RegisterType::B, 0x62);
    CheckRegisterByte(RegisterType::C, 0xC2);
    CheckRegisterByte(RegisterType::D, 0x62);
    CheckRegisterByte(RegisterType::E, 0xE1);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x13);
    CheckRegisterByte(RegisterType::L, 0x91);
    WriteRegisterWord(RegisterType::PC, 0x33C6);
    WriteRegisterWord(RegisterType::SP, 0x04FF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x33C5, 0x42);
}

void test_42_0325()
{
    if (skip_test_42_0325)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x575F);
    WriteRegisterWord(RegisterType::SP, 0x29B3);
    WriteRegisterByte(RegisterType::A, 0xA0);
    WriteRegisterByte(RegisterType::B, 0x33);
    WriteRegisterByte(RegisterType::C, 0xCE);
    WriteRegisterByte(RegisterType::D, 0x27);
    WriteRegisterByte(RegisterType::E, 0x65);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xDD);
    WriteRegisterByte(RegisterType::L, 0xA9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x575F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA0);
    CheckRegisterByte(RegisterType::B, 0x27);
    CheckRegisterByte(RegisterType::C, 0xCE);
    CheckRegisterByte(RegisterType::D, 0x27);
    CheckRegisterByte(RegisterType::E, 0x65);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xDD);
    CheckRegisterByte(RegisterType::L, 0xA9);
    WriteRegisterWord(RegisterType::PC, 0x5760);
    WriteRegisterWord(RegisterType::SP, 0x29B3);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x575F, 0x42);
}

void test_42_0326()
{
    if (skip_test_42_0326)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x10AB);
    WriteRegisterWord(RegisterType::SP, 0x9484);
    WriteRegisterByte(RegisterType::A, 0x8F);
    WriteRegisterByte(RegisterType::B, 0x19);
    WriteRegisterByte(RegisterType::C, 0x26);
    WriteRegisterByte(RegisterType::D, 0x73);
    WriteRegisterByte(RegisterType::E, 0x66);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x74);
    WriteRegisterByte(RegisterType::L, 0x4F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x10AB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8F);
    CheckRegisterByte(RegisterType::B, 0x73);
    CheckRegisterByte(RegisterType::C, 0x26);
    CheckRegisterByte(RegisterType::D, 0x73);
    CheckRegisterByte(RegisterType::E, 0x66);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x74);
    CheckRegisterByte(RegisterType::L, 0x4F);
    WriteRegisterWord(RegisterType::PC, 0x10AC);
    WriteRegisterWord(RegisterType::SP, 0x9484);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x10AB, 0x42);
}

void test_42_0327()
{
    if (skip_test_42_0327)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC7A5);
    WriteRegisterWord(RegisterType::SP, 0xA087);
    WriteRegisterByte(RegisterType::A, 0xCA);
    WriteRegisterByte(RegisterType::B, 0xB4);
    WriteRegisterByte(RegisterType::C, 0x55);
    WriteRegisterByte(RegisterType::D, 0xEC);
    WriteRegisterByte(RegisterType::E, 0xD3);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x53);
    WriteRegisterByte(RegisterType::L, 0xD1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC7A5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCA);
    CheckRegisterByte(RegisterType::B, 0xEC);
    CheckRegisterByte(RegisterType::C, 0x55);
    CheckRegisterByte(RegisterType::D, 0xEC);
    CheckRegisterByte(RegisterType::E, 0xD3);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x53);
    CheckRegisterByte(RegisterType::L, 0xD1);
    WriteRegisterWord(RegisterType::PC, 0xC7A6);
    WriteRegisterWord(RegisterType::SP, 0xA087);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xC7A5, 0x42);
}

void test_42_0328()
{
    if (skip_test_42_0328)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6E77);
    WriteRegisterWord(RegisterType::SP, 0xB36C);
    WriteRegisterByte(RegisterType::A, 0x41);
    WriteRegisterByte(RegisterType::B, 0x6D);
    WriteRegisterByte(RegisterType::C, 0x7C);
    WriteRegisterByte(RegisterType::D, 0x99);
    WriteRegisterByte(RegisterType::E, 0x01);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xC4);
    WriteRegisterByte(RegisterType::L, 0x01);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6E77, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x41);
    CheckRegisterByte(RegisterType::B, 0x99);
    CheckRegisterByte(RegisterType::C, 0x7C);
    CheckRegisterByte(RegisterType::D, 0x99);
    CheckRegisterByte(RegisterType::E, 0x01);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xC4);
    CheckRegisterByte(RegisterType::L, 0x01);
    WriteRegisterWord(RegisterType::PC, 0x6E78);
    WriteRegisterWord(RegisterType::SP, 0xB36C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6E77, 0x42);
}

void test_42_0329()
{
    if (skip_test_42_0329)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x646C);
    WriteRegisterWord(RegisterType::SP, 0x2E54);
    WriteRegisterByte(RegisterType::A, 0xDF);
    WriteRegisterByte(RegisterType::B, 0x1D);
    WriteRegisterByte(RegisterType::C, 0xB6);
    WriteRegisterByte(RegisterType::D, 0xF6);
    WriteRegisterByte(RegisterType::E, 0xBB);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xC2);
    WriteRegisterByte(RegisterType::L, 0x98);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x646C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDF);
    CheckRegisterByte(RegisterType::B, 0xF6);
    CheckRegisterByte(RegisterType::C, 0xB6);
    CheckRegisterByte(RegisterType::D, 0xF6);
    CheckRegisterByte(RegisterType::E, 0xBB);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xC2);
    CheckRegisterByte(RegisterType::L, 0x98);
    WriteRegisterWord(RegisterType::PC, 0x646D);
    WriteRegisterWord(RegisterType::SP, 0x2E54);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x646C, 0x42);
}

void test_42_032A()
{
    if (skip_test_42_032A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x18D7);
    WriteRegisterWord(RegisterType::SP, 0x88E5);
    WriteRegisterByte(RegisterType::A, 0x04);
    WriteRegisterByte(RegisterType::B, 0x64);
    WriteRegisterByte(RegisterType::C, 0xAF);
    WriteRegisterByte(RegisterType::D, 0x6A);
    WriteRegisterByte(RegisterType::E, 0x5C);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xC5);
    WriteRegisterByte(RegisterType::L, 0x47);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x18D7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x04);
    CheckRegisterByte(RegisterType::B, 0x6A);
    CheckRegisterByte(RegisterType::C, 0xAF);
    CheckRegisterByte(RegisterType::D, 0x6A);
    CheckRegisterByte(RegisterType::E, 0x5C);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xC5);
    CheckRegisterByte(RegisterType::L, 0x47);
    WriteRegisterWord(RegisterType::PC, 0x18D8);
    WriteRegisterWord(RegisterType::SP, 0x88E5);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x18D7, 0x42);
}

void test_42_032B()
{
    if (skip_test_42_032B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB664);
    WriteRegisterWord(RegisterType::SP, 0x485A);
    WriteRegisterByte(RegisterType::A, 0x1A);
    WriteRegisterByte(RegisterType::B, 0x13);
    WriteRegisterByte(RegisterType::C, 0x70);
    WriteRegisterByte(RegisterType::D, 0xAD);
    WriteRegisterByte(RegisterType::E, 0xD8);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x13);
    WriteRegisterByte(RegisterType::L, 0xAC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB664, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1A);
    CheckRegisterByte(RegisterType::B, 0xAD);
    CheckRegisterByte(RegisterType::C, 0x70);
    CheckRegisterByte(RegisterType::D, 0xAD);
    CheckRegisterByte(RegisterType::E, 0xD8);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x13);
    CheckRegisterByte(RegisterType::L, 0xAC);
    WriteRegisterWord(RegisterType::PC, 0xB665);
    WriteRegisterWord(RegisterType::SP, 0x485A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB664, 0x42);
}

void test_42_032C()
{
    if (skip_test_42_032C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEE5A);
    WriteRegisterWord(RegisterType::SP, 0xB535);
    WriteRegisterByte(RegisterType::A, 0x43);
    WriteRegisterByte(RegisterType::B, 0x6F);
    WriteRegisterByte(RegisterType::C, 0xAE);
    WriteRegisterByte(RegisterType::D, 0xC1);
    WriteRegisterByte(RegisterType::E, 0x53);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x56);
    WriteRegisterByte(RegisterType::L, 0x04);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xEE5A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x43);
    CheckRegisterByte(RegisterType::B, 0xC1);
    CheckRegisterByte(RegisterType::C, 0xAE);
    CheckRegisterByte(RegisterType::D, 0xC1);
    CheckRegisterByte(RegisterType::E, 0x53);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x56);
    CheckRegisterByte(RegisterType::L, 0x04);
    WriteRegisterWord(RegisterType::PC, 0xEE5B);
    WriteRegisterWord(RegisterType::SP, 0xB535);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xEE5A, 0x42);
}

void test_42_032D()
{
    if (skip_test_42_032D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBACA);
    WriteRegisterWord(RegisterType::SP, 0xA359);
    WriteRegisterByte(RegisterType::A, 0x92);
    WriteRegisterByte(RegisterType::B, 0x7D);
    WriteRegisterByte(RegisterType::C, 0x9A);
    WriteRegisterByte(RegisterType::D, 0x3E);
    WriteRegisterByte(RegisterType::E, 0x1D);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xC8);
    WriteRegisterByte(RegisterType::L, 0xF0);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xBACA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x92);
    CheckRegisterByte(RegisterType::B, 0x3E);
    CheckRegisterByte(RegisterType::C, 0x9A);
    CheckRegisterByte(RegisterType::D, 0x3E);
    CheckRegisterByte(RegisterType::E, 0x1D);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xC8);
    CheckRegisterByte(RegisterType::L, 0xF0);
    WriteRegisterWord(RegisterType::PC, 0xBACB);
    WriteRegisterWord(RegisterType::SP, 0xA359);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xBACA, 0x42);
}

void test_42_032E()
{
    if (skip_test_42_032E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8874);
    WriteRegisterWord(RegisterType::SP, 0x1DF5);
    WriteRegisterByte(RegisterType::A, 0x8D);
    WriteRegisterByte(RegisterType::B, 0xA9);
    WriteRegisterByte(RegisterType::C, 0xA7);
    WriteRegisterByte(RegisterType::D, 0x58);
    WriteRegisterByte(RegisterType::E, 0x6D);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x86);
    WriteRegisterByte(RegisterType::L, 0xEB);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8874, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8D);
    CheckRegisterByte(RegisterType::B, 0x58);
    CheckRegisterByte(RegisterType::C, 0xA7);
    CheckRegisterByte(RegisterType::D, 0x58);
    CheckRegisterByte(RegisterType::E, 0x6D);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x86);
    CheckRegisterByte(RegisterType::L, 0xEB);
    WriteRegisterWord(RegisterType::PC, 0x8875);
    WriteRegisterWord(RegisterType::SP, 0x1DF5);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8874, 0x42);
}

void test_42_032F()
{
    if (skip_test_42_032F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x71FA);
    WriteRegisterWord(RegisterType::SP, 0xA01A);
    WriteRegisterByte(RegisterType::A, 0xFA);
    WriteRegisterByte(RegisterType::B, 0x87);
    WriteRegisterByte(RegisterType::C, 0x85);
    WriteRegisterByte(RegisterType::D, 0x5F);
    WriteRegisterByte(RegisterType::E, 0xA2);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xD4);
    WriteRegisterByte(RegisterType::L, 0xD8);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x71FA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFA);
    CheckRegisterByte(RegisterType::B, 0x5F);
    CheckRegisterByte(RegisterType::C, 0x85);
    CheckRegisterByte(RegisterType::D, 0x5F);
    CheckRegisterByte(RegisterType::E, 0xA2);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xD4);
    CheckRegisterByte(RegisterType::L, 0xD8);
    WriteRegisterWord(RegisterType::PC, 0x71FB);
    WriteRegisterWord(RegisterType::SP, 0xA01A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x71FA, 0x42);
}

void test_42_0330()
{
    if (skip_test_42_0330)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD090);
    WriteRegisterWord(RegisterType::SP, 0x5446);
    WriteRegisterByte(RegisterType::A, 0x57);
    WriteRegisterByte(RegisterType::B, 0x42);
    WriteRegisterByte(RegisterType::C, 0xA1);
    WriteRegisterByte(RegisterType::D, 0x91);
    WriteRegisterByte(RegisterType::E, 0xD1);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xA2);
    WriteRegisterByte(RegisterType::L, 0xAE);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xD090, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x57);
    CheckRegisterByte(RegisterType::B, 0x91);
    CheckRegisterByte(RegisterType::C, 0xA1);
    CheckRegisterByte(RegisterType::D, 0x91);
    CheckRegisterByte(RegisterType::E, 0xD1);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xA2);
    CheckRegisterByte(RegisterType::L, 0xAE);
    WriteRegisterWord(RegisterType::PC, 0xD091);
    WriteRegisterWord(RegisterType::SP, 0x5446);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD090, 0x42);
}

void test_42_0331()
{
    if (skip_test_42_0331)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5F70);
    WriteRegisterWord(RegisterType::SP, 0x7102);
    WriteRegisterByte(RegisterType::A, 0x44);
    WriteRegisterByte(RegisterType::B, 0x53);
    WriteRegisterByte(RegisterType::C, 0x5C);
    WriteRegisterByte(RegisterType::D, 0xE5);
    WriteRegisterByte(RegisterType::E, 0x72);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x53);
    WriteRegisterByte(RegisterType::L, 0x25);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5F70, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x44);
    CheckRegisterByte(RegisterType::B, 0xE5);
    CheckRegisterByte(RegisterType::C, 0x5C);
    CheckRegisterByte(RegisterType::D, 0xE5);
    CheckRegisterByte(RegisterType::E, 0x72);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x53);
    CheckRegisterByte(RegisterType::L, 0x25);
    WriteRegisterWord(RegisterType::PC, 0x5F71);
    WriteRegisterWord(RegisterType::SP, 0x7102);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5F70, 0x42);
}

void test_42_0332()
{
    if (skip_test_42_0332)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7F64);
    WriteRegisterWord(RegisterType::SP, 0x2DF0);
    WriteRegisterByte(RegisterType::A, 0x2B);
    WriteRegisterByte(RegisterType::B, 0x9B);
    WriteRegisterByte(RegisterType::C, 0x41);
    WriteRegisterByte(RegisterType::D, 0xFF);
    WriteRegisterByte(RegisterType::E, 0xB8);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xA8);
    WriteRegisterByte(RegisterType::L, 0x1C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7F64, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2B);
    CheckRegisterByte(RegisterType::B, 0xFF);
    CheckRegisterByte(RegisterType::C, 0x41);
    CheckRegisterByte(RegisterType::D, 0xFF);
    CheckRegisterByte(RegisterType::E, 0xB8);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xA8);
    CheckRegisterByte(RegisterType::L, 0x1C);
    WriteRegisterWord(RegisterType::PC, 0x7F65);
    WriteRegisterWord(RegisterType::SP, 0x2DF0);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7F64, 0x42);
}

void test_42_0333()
{
    if (skip_test_42_0333)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4CC1);
    WriteRegisterWord(RegisterType::SP, 0xB040);
    WriteRegisterByte(RegisterType::A, 0x7D);
    WriteRegisterByte(RegisterType::B, 0xAC);
    WriteRegisterByte(RegisterType::C, 0x4F);
    WriteRegisterByte(RegisterType::D, 0xB7);
    WriteRegisterByte(RegisterType::E, 0xF7);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xDC);
    WriteRegisterByte(RegisterType::L, 0x7F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4CC1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7D);
    CheckRegisterByte(RegisterType::B, 0xB7);
    CheckRegisterByte(RegisterType::C, 0x4F);
    CheckRegisterByte(RegisterType::D, 0xB7);
    CheckRegisterByte(RegisterType::E, 0xF7);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xDC);
    CheckRegisterByte(RegisterType::L, 0x7F);
    WriteRegisterWord(RegisterType::PC, 0x4CC2);
    WriteRegisterWord(RegisterType::SP, 0xB040);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x4CC1, 0x42);
}

void test_42_0334()
{
    if (skip_test_42_0334)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x769F);
    WriteRegisterWord(RegisterType::SP, 0x2A61);
    WriteRegisterByte(RegisterType::A, 0x96);
    WriteRegisterByte(RegisterType::B, 0x0B);
    WriteRegisterByte(RegisterType::C, 0x93);
    WriteRegisterByte(RegisterType::D, 0x4F);
    WriteRegisterByte(RegisterType::E, 0x25);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x78);
    WriteRegisterByte(RegisterType::L, 0x67);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x769F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x96);
    CheckRegisterByte(RegisterType::B, 0x4F);
    CheckRegisterByte(RegisterType::C, 0x93);
    CheckRegisterByte(RegisterType::D, 0x4F);
    CheckRegisterByte(RegisterType::E, 0x25);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x78);
    CheckRegisterByte(RegisterType::L, 0x67);
    WriteRegisterWord(RegisterType::PC, 0x76A0);
    WriteRegisterWord(RegisterType::SP, 0x2A61);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x769F, 0x42);
}

void test_42_0335()
{
    if (skip_test_42_0335)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8C9E);
    WriteRegisterWord(RegisterType::SP, 0xCD06);
    WriteRegisterByte(RegisterType::A, 0x80);
    WriteRegisterByte(RegisterType::B, 0x3B);
    WriteRegisterByte(RegisterType::C, 0x4E);
    WriteRegisterByte(RegisterType::D, 0x98);
    WriteRegisterByte(RegisterType::E, 0x1D);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xB3);
    WriteRegisterByte(RegisterType::L, 0xD1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8C9E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x80);
    CheckRegisterByte(RegisterType::B, 0x98);
    CheckRegisterByte(RegisterType::C, 0x4E);
    CheckRegisterByte(RegisterType::D, 0x98);
    CheckRegisterByte(RegisterType::E, 0x1D);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xB3);
    CheckRegisterByte(RegisterType::L, 0xD1);
    WriteRegisterWord(RegisterType::PC, 0x8C9F);
    WriteRegisterWord(RegisterType::SP, 0xCD06);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8C9E, 0x42);
}

void test_42_0336()
{
    if (skip_test_42_0336)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x325F);
    WriteRegisterWord(RegisterType::SP, 0x6D4F);
    WriteRegisterByte(RegisterType::A, 0xA5);
    WriteRegisterByte(RegisterType::B, 0xA3);
    WriteRegisterByte(RegisterType::C, 0xD7);
    WriteRegisterByte(RegisterType::D, 0x30);
    WriteRegisterByte(RegisterType::E, 0x00);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x5D);
    WriteRegisterByte(RegisterType::L, 0xE3);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x325F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA5);
    CheckRegisterByte(RegisterType::B, 0x30);
    CheckRegisterByte(RegisterType::C, 0xD7);
    CheckRegisterByte(RegisterType::D, 0x30);
    CheckRegisterByte(RegisterType::E, 0x00);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x5D);
    CheckRegisterByte(RegisterType::L, 0xE3);
    WriteRegisterWord(RegisterType::PC, 0x3260);
    WriteRegisterWord(RegisterType::SP, 0x6D4F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x325F, 0x42);
}

void test_42_0337()
{
    if (skip_test_42_0337)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA04D);
    WriteRegisterWord(RegisterType::SP, 0xA66B);
    WriteRegisterByte(RegisterType::A, 0x30);
    WriteRegisterByte(RegisterType::B, 0x42);
    WriteRegisterByte(RegisterType::C, 0x61);
    WriteRegisterByte(RegisterType::D, 0x69);
    WriteRegisterByte(RegisterType::E, 0x04);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xE2);
    WriteRegisterByte(RegisterType::L, 0xD6);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA04D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x30);
    CheckRegisterByte(RegisterType::B, 0x69);
    CheckRegisterByte(RegisterType::C, 0x61);
    CheckRegisterByte(RegisterType::D, 0x69);
    CheckRegisterByte(RegisterType::E, 0x04);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xE2);
    CheckRegisterByte(RegisterType::L, 0xD6);
    WriteRegisterWord(RegisterType::PC, 0xA04E);
    WriteRegisterWord(RegisterType::SP, 0xA66B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA04D, 0x42);
}

void test_42_0338()
{
    if (skip_test_42_0338)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC713);
    WriteRegisterWord(RegisterType::SP, 0xF0B1);
    WriteRegisterByte(RegisterType::A, 0x6E);
    WriteRegisterByte(RegisterType::B, 0x45);
    WriteRegisterByte(RegisterType::C, 0x89);
    WriteRegisterByte(RegisterType::D, 0xCB);
    WriteRegisterByte(RegisterType::E, 0xB3);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xBE);
    WriteRegisterByte(RegisterType::L, 0x3C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC713, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6E);
    CheckRegisterByte(RegisterType::B, 0xCB);
    CheckRegisterByte(RegisterType::C, 0x89);
    CheckRegisterByte(RegisterType::D, 0xCB);
    CheckRegisterByte(RegisterType::E, 0xB3);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xBE);
    CheckRegisterByte(RegisterType::L, 0x3C);
    WriteRegisterWord(RegisterType::PC, 0xC714);
    WriteRegisterWord(RegisterType::SP, 0xF0B1);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC713, 0x42);
}

void test_42_0339()
{
    if (skip_test_42_0339)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0050);
    WriteRegisterWord(RegisterType::SP, 0xF2B0);
    WriteRegisterByte(RegisterType::A, 0x2D);
    WriteRegisterByte(RegisterType::B, 0xBF);
    WriteRegisterByte(RegisterType::C, 0x18);
    WriteRegisterByte(RegisterType::D, 0xF6);
    WriteRegisterByte(RegisterType::E, 0xC9);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x3B);
    WriteRegisterByte(RegisterType::L, 0xBA);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0050, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2D);
    CheckRegisterByte(RegisterType::B, 0xF6);
    CheckRegisterByte(RegisterType::C, 0x18);
    CheckRegisterByte(RegisterType::D, 0xF6);
    CheckRegisterByte(RegisterType::E, 0xC9);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x3B);
    CheckRegisterByte(RegisterType::L, 0xBA);
    WriteRegisterWord(RegisterType::PC, 0x0051);
    WriteRegisterWord(RegisterType::SP, 0xF2B0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0050, 0x42);
}

void test_42_033A()
{
    if (skip_test_42_033A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x666A);
    WriteRegisterWord(RegisterType::SP, 0x68A4);
    WriteRegisterByte(RegisterType::A, 0x47);
    WriteRegisterByte(RegisterType::B, 0xF8);
    WriteRegisterByte(RegisterType::C, 0x7D);
    WriteRegisterByte(RegisterType::D, 0x60);
    WriteRegisterByte(RegisterType::E, 0x98);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x8D);
    WriteRegisterByte(RegisterType::L, 0x36);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x666A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x47);
    CheckRegisterByte(RegisterType::B, 0x60);
    CheckRegisterByte(RegisterType::C, 0x7D);
    CheckRegisterByte(RegisterType::D, 0x60);
    CheckRegisterByte(RegisterType::E, 0x98);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x8D);
    CheckRegisterByte(RegisterType::L, 0x36);
    WriteRegisterWord(RegisterType::PC, 0x666B);
    WriteRegisterWord(RegisterType::SP, 0x68A4);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x666A, 0x42);
}

void test_42_033B()
{
    if (skip_test_42_033B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE122);
    WriteRegisterWord(RegisterType::SP, 0xFCBB);
    WriteRegisterByte(RegisterType::A, 0x2D);
    WriteRegisterByte(RegisterType::B, 0x59);
    WriteRegisterByte(RegisterType::C, 0x00);
    WriteRegisterByte(RegisterType::D, 0xF8);
    WriteRegisterByte(RegisterType::E, 0x75);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xC3);
    WriteRegisterByte(RegisterType::L, 0x9E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE122, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2D);
    CheckRegisterByte(RegisterType::B, 0xF8);
    CheckRegisterByte(RegisterType::C, 0x00);
    CheckRegisterByte(RegisterType::D, 0xF8);
    CheckRegisterByte(RegisterType::E, 0x75);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xC3);
    CheckRegisterByte(RegisterType::L, 0x9E);
    WriteRegisterWord(RegisterType::PC, 0xE123);
    WriteRegisterWord(RegisterType::SP, 0xFCBB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE122, 0x42);
}

void test_42_033C()
{
    if (skip_test_42_033C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6833);
    WriteRegisterWord(RegisterType::SP, 0x2C5F);
    WriteRegisterByte(RegisterType::A, 0x06);
    WriteRegisterByte(RegisterType::B, 0x9F);
    WriteRegisterByte(RegisterType::C, 0xB5);
    WriteRegisterByte(RegisterType::D, 0x92);
    WriteRegisterByte(RegisterType::E, 0xB0);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x08);
    WriteRegisterByte(RegisterType::L, 0x49);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6833, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x06);
    CheckRegisterByte(RegisterType::B, 0x92);
    CheckRegisterByte(RegisterType::C, 0xB5);
    CheckRegisterByte(RegisterType::D, 0x92);
    CheckRegisterByte(RegisterType::E, 0xB0);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x08);
    CheckRegisterByte(RegisterType::L, 0x49);
    WriteRegisterWord(RegisterType::PC, 0x6834);
    WriteRegisterWord(RegisterType::SP, 0x2C5F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6833, 0x42);
}

void test_42_033D()
{
    if (skip_test_42_033D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8143);
    WriteRegisterWord(RegisterType::SP, 0xC293);
    WriteRegisterByte(RegisterType::A, 0x83);
    WriteRegisterByte(RegisterType::B, 0x47);
    WriteRegisterByte(RegisterType::C, 0xE3);
    WriteRegisterByte(RegisterType::D, 0x3A);
    WriteRegisterByte(RegisterType::E, 0x27);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x4B);
    WriteRegisterByte(RegisterType::L, 0x80);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8143, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x83);
    CheckRegisterByte(RegisterType::B, 0x3A);
    CheckRegisterByte(RegisterType::C, 0xE3);
    CheckRegisterByte(RegisterType::D, 0x3A);
    CheckRegisterByte(RegisterType::E, 0x27);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x4B);
    CheckRegisterByte(RegisterType::L, 0x80);
    WriteRegisterWord(RegisterType::PC, 0x8144);
    WriteRegisterWord(RegisterType::SP, 0xC293);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8143, 0x42);
}

void test_42_033E()
{
    if (skip_test_42_033E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFCAE);
    WriteRegisterWord(RegisterType::SP, 0xF5EF);
    WriteRegisterByte(RegisterType::A, 0xD4);
    WriteRegisterByte(RegisterType::B, 0x09);
    WriteRegisterByte(RegisterType::C, 0xBC);
    WriteRegisterByte(RegisterType::D, 0xC2);
    WriteRegisterByte(RegisterType::E, 0xA7);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x02);
    WriteRegisterByte(RegisterType::L, 0x11);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xFCAE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD4);
    CheckRegisterByte(RegisterType::B, 0xC2);
    CheckRegisterByte(RegisterType::C, 0xBC);
    CheckRegisterByte(RegisterType::D, 0xC2);
    CheckRegisterByte(RegisterType::E, 0xA7);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x02);
    CheckRegisterByte(RegisterType::L, 0x11);
    WriteRegisterWord(RegisterType::PC, 0xFCAF);
    WriteRegisterWord(RegisterType::SP, 0xF5EF);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xFCAE, 0x42);
}

void test_42_033F()
{
    if (skip_test_42_033F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6ABA);
    WriteRegisterWord(RegisterType::SP, 0x3FC3);
    WriteRegisterByte(RegisterType::A, 0xAB);
    WriteRegisterByte(RegisterType::B, 0xCD);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0x35);
    WriteRegisterByte(RegisterType::E, 0xF9);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xA2);
    WriteRegisterByte(RegisterType::L, 0xFB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6ABA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAB);
    CheckRegisterByte(RegisterType::B, 0x35);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0x35);
    CheckRegisterByte(RegisterType::E, 0xF9);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xA2);
    CheckRegisterByte(RegisterType::L, 0xFB);
    WriteRegisterWord(RegisterType::PC, 0x6ABB);
    WriteRegisterWord(RegisterType::SP, 0x3FC3);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6ABA, 0x42);
}

void test_42_0340()
{
    if (skip_test_42_0340)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x19F3);
    WriteRegisterWord(RegisterType::SP, 0x503F);
    WriteRegisterByte(RegisterType::A, 0x6C);
    WriteRegisterByte(RegisterType::B, 0xBA);
    WriteRegisterByte(RegisterType::C, 0x0A);
    WriteRegisterByte(RegisterType::D, 0x0B);
    WriteRegisterByte(RegisterType::E, 0x75);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x1F);
    WriteRegisterByte(RegisterType::L, 0xE7);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x19F3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6C);
    CheckRegisterByte(RegisterType::B, 0x0B);
    CheckRegisterByte(RegisterType::C, 0x0A);
    CheckRegisterByte(RegisterType::D, 0x0B);
    CheckRegisterByte(RegisterType::E, 0x75);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x1F);
    CheckRegisterByte(RegisterType::L, 0xE7);
    WriteRegisterWord(RegisterType::PC, 0x19F4);
    WriteRegisterWord(RegisterType::SP, 0x503F);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x19F3, 0x42);
}

void test_42_0341()
{
    if (skip_test_42_0341)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5F2A);
    WriteRegisterWord(RegisterType::SP, 0xD37E);
    WriteRegisterByte(RegisterType::A, 0x04);
    WriteRegisterByte(RegisterType::B, 0x5F);
    WriteRegisterByte(RegisterType::C, 0x39);
    WriteRegisterByte(RegisterType::D, 0xA8);
    WriteRegisterByte(RegisterType::E, 0x2D);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x26);
    WriteRegisterByte(RegisterType::L, 0xAB);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5F2A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x04);
    CheckRegisterByte(RegisterType::B, 0xA8);
    CheckRegisterByte(RegisterType::C, 0x39);
    CheckRegisterByte(RegisterType::D, 0xA8);
    CheckRegisterByte(RegisterType::E, 0x2D);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x26);
    CheckRegisterByte(RegisterType::L, 0xAB);
    WriteRegisterWord(RegisterType::PC, 0x5F2B);
    WriteRegisterWord(RegisterType::SP, 0xD37E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5F2A, 0x42);
}

void test_42_0342()
{
    if (skip_test_42_0342)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x09DC);
    WriteRegisterWord(RegisterType::SP, 0x697D);
    WriteRegisterByte(RegisterType::A, 0x6E);
    WriteRegisterByte(RegisterType::B, 0x1D);
    WriteRegisterByte(RegisterType::C, 0xCF);
    WriteRegisterByte(RegisterType::D, 0x88);
    WriteRegisterByte(RegisterType::E, 0x54);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x6A);
    WriteRegisterByte(RegisterType::L, 0x61);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x09DC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6E);
    CheckRegisterByte(RegisterType::B, 0x88);
    CheckRegisterByte(RegisterType::C, 0xCF);
    CheckRegisterByte(RegisterType::D, 0x88);
    CheckRegisterByte(RegisterType::E, 0x54);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x6A);
    CheckRegisterByte(RegisterType::L, 0x61);
    WriteRegisterWord(RegisterType::PC, 0x09DD);
    WriteRegisterWord(RegisterType::SP, 0x697D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x09DC, 0x42);
}

void test_42_0343()
{
    if (skip_test_42_0343)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x787A);
    WriteRegisterWord(RegisterType::SP, 0xE296);
    WriteRegisterByte(RegisterType::A, 0xAD);
    WriteRegisterByte(RegisterType::B, 0x69);
    WriteRegisterByte(RegisterType::C, 0x35);
    WriteRegisterByte(RegisterType::D, 0xA3);
    WriteRegisterByte(RegisterType::E, 0x11);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x5F);
    WriteRegisterByte(RegisterType::L, 0x32);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x787A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAD);
    CheckRegisterByte(RegisterType::B, 0xA3);
    CheckRegisterByte(RegisterType::C, 0x35);
    CheckRegisterByte(RegisterType::D, 0xA3);
    CheckRegisterByte(RegisterType::E, 0x11);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x5F);
    CheckRegisterByte(RegisterType::L, 0x32);
    WriteRegisterWord(RegisterType::PC, 0x787B);
    WriteRegisterWord(RegisterType::SP, 0xE296);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x787A, 0x42);
}

void test_42_0344()
{
    if (skip_test_42_0344)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x03C5);
    WriteRegisterWord(RegisterType::SP, 0xB343);
    WriteRegisterByte(RegisterType::A, 0x60);
    WriteRegisterByte(RegisterType::B, 0xD4);
    WriteRegisterByte(RegisterType::C, 0xD0);
    WriteRegisterByte(RegisterType::D, 0x9C);
    WriteRegisterByte(RegisterType::E, 0xAE);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x2B);
    WriteRegisterByte(RegisterType::L, 0x82);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x03C5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x60);
    CheckRegisterByte(RegisterType::B, 0x9C);
    CheckRegisterByte(RegisterType::C, 0xD0);
    CheckRegisterByte(RegisterType::D, 0x9C);
    CheckRegisterByte(RegisterType::E, 0xAE);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x2B);
    CheckRegisterByte(RegisterType::L, 0x82);
    WriteRegisterWord(RegisterType::PC, 0x03C6);
    WriteRegisterWord(RegisterType::SP, 0xB343);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x03C5, 0x42);
}

void test_42_0345()
{
    if (skip_test_42_0345)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7D8E);
    WriteRegisterWord(RegisterType::SP, 0xDFC3);
    WriteRegisterByte(RegisterType::A, 0x11);
    WriteRegisterByte(RegisterType::B, 0xE7);
    WriteRegisterByte(RegisterType::C, 0xB8);
    WriteRegisterByte(RegisterType::D, 0x5B);
    WriteRegisterByte(RegisterType::E, 0x07);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xAF);
    WriteRegisterByte(RegisterType::L, 0x01);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7D8E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x11);
    CheckRegisterByte(RegisterType::B, 0x5B);
    CheckRegisterByte(RegisterType::C, 0xB8);
    CheckRegisterByte(RegisterType::D, 0x5B);
    CheckRegisterByte(RegisterType::E, 0x07);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xAF);
    CheckRegisterByte(RegisterType::L, 0x01);
    WriteRegisterWord(RegisterType::PC, 0x7D8F);
    WriteRegisterWord(RegisterType::SP, 0xDFC3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7D8E, 0x42);
}

void test_42_0346()
{
    if (skip_test_42_0346)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x84B9);
    WriteRegisterWord(RegisterType::SP, 0xACCC);
    WriteRegisterByte(RegisterType::A, 0x5F);
    WriteRegisterByte(RegisterType::B, 0x00);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0xF6);
    WriteRegisterByte(RegisterType::E, 0xEF);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xC4);
    WriteRegisterByte(RegisterType::L, 0xC1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x84B9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5F);
    CheckRegisterByte(RegisterType::B, 0xF6);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0xF6);
    CheckRegisterByte(RegisterType::E, 0xEF);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xC4);
    CheckRegisterByte(RegisterType::L, 0xC1);
    WriteRegisterWord(RegisterType::PC, 0x84BA);
    WriteRegisterWord(RegisterType::SP, 0xACCC);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x84B9, 0x42);
}

void test_42_0347()
{
    if (skip_test_42_0347)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7620);
    WriteRegisterWord(RegisterType::SP, 0x2F50);
    WriteRegisterByte(RegisterType::A, 0xD9);
    WriteRegisterByte(RegisterType::B, 0xD0);
    WriteRegisterByte(RegisterType::C, 0x3B);
    WriteRegisterByte(RegisterType::D, 0x3B);
    WriteRegisterByte(RegisterType::E, 0x13);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x27);
    WriteRegisterByte(RegisterType::L, 0x08);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7620, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD9);
    CheckRegisterByte(RegisterType::B, 0x3B);
    CheckRegisterByte(RegisterType::C, 0x3B);
    CheckRegisterByte(RegisterType::D, 0x3B);
    CheckRegisterByte(RegisterType::E, 0x13);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x27);
    CheckRegisterByte(RegisterType::L, 0x08);
    WriteRegisterWord(RegisterType::PC, 0x7621);
    WriteRegisterWord(RegisterType::SP, 0x2F50);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7620, 0x42);
}

void test_42_0348()
{
    if (skip_test_42_0348)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD7CA);
    WriteRegisterWord(RegisterType::SP, 0x71AE);
    WriteRegisterByte(RegisterType::A, 0x13);
    WriteRegisterByte(RegisterType::B, 0xA0);
    WriteRegisterByte(RegisterType::C, 0x09);
    WriteRegisterByte(RegisterType::D, 0xE7);
    WriteRegisterByte(RegisterType::E, 0x4E);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x30);
    WriteRegisterByte(RegisterType::L, 0xCB);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD7CA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x13);
    CheckRegisterByte(RegisterType::B, 0xE7);
    CheckRegisterByte(RegisterType::C, 0x09);
    CheckRegisterByte(RegisterType::D, 0xE7);
    CheckRegisterByte(RegisterType::E, 0x4E);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x30);
    CheckRegisterByte(RegisterType::L, 0xCB);
    WriteRegisterWord(RegisterType::PC, 0xD7CB);
    WriteRegisterWord(RegisterType::SP, 0x71AE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD7CA, 0x42);
}

void test_42_0349()
{
    if (skip_test_42_0349)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x06C0);
    WriteRegisterWord(RegisterType::SP, 0xEDD6);
    WriteRegisterByte(RegisterType::A, 0xC4);
    WriteRegisterByte(RegisterType::B, 0xC9);
    WriteRegisterByte(RegisterType::C, 0x25);
    WriteRegisterByte(RegisterType::D, 0xE2);
    WriteRegisterByte(RegisterType::E, 0xE3);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x8F);
    WriteRegisterByte(RegisterType::L, 0xB2);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x06C0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC4);
    CheckRegisterByte(RegisterType::B, 0xE2);
    CheckRegisterByte(RegisterType::C, 0x25);
    CheckRegisterByte(RegisterType::D, 0xE2);
    CheckRegisterByte(RegisterType::E, 0xE3);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x8F);
    CheckRegisterByte(RegisterType::L, 0xB2);
    WriteRegisterWord(RegisterType::PC, 0x06C1);
    WriteRegisterWord(RegisterType::SP, 0xEDD6);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x06C0, 0x42);
}

void test_42_034A()
{
    if (skip_test_42_034A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDBC0);
    WriteRegisterWord(RegisterType::SP, 0xC02E);
    WriteRegisterByte(RegisterType::A, 0xA0);
    WriteRegisterByte(RegisterType::B, 0x0B);
    WriteRegisterByte(RegisterType::C, 0x0B);
    WriteRegisterByte(RegisterType::D, 0x3F);
    WriteRegisterByte(RegisterType::E, 0x37);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xE2);
    WriteRegisterByte(RegisterType::L, 0x13);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDBC0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA0);
    CheckRegisterByte(RegisterType::B, 0x3F);
    CheckRegisterByte(RegisterType::C, 0x0B);
    CheckRegisterByte(RegisterType::D, 0x3F);
    CheckRegisterByte(RegisterType::E, 0x37);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xE2);
    CheckRegisterByte(RegisterType::L, 0x13);
    WriteRegisterWord(RegisterType::PC, 0xDBC1);
    WriteRegisterWord(RegisterType::SP, 0xC02E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xDBC0, 0x42);
}

void test_42_034B()
{
    if (skip_test_42_034B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5EFE);
    WriteRegisterWord(RegisterType::SP, 0x5306);
    WriteRegisterByte(RegisterType::A, 0xCF);
    WriteRegisterByte(RegisterType::B, 0x3B);
    WriteRegisterByte(RegisterType::C, 0xAC);
    WriteRegisterByte(RegisterType::D, 0x5F);
    WriteRegisterByte(RegisterType::E, 0x27);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x20);
    WriteRegisterByte(RegisterType::L, 0x97);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5EFE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCF);
    CheckRegisterByte(RegisterType::B, 0x5F);
    CheckRegisterByte(RegisterType::C, 0xAC);
    CheckRegisterByte(RegisterType::D, 0x5F);
    CheckRegisterByte(RegisterType::E, 0x27);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x20);
    CheckRegisterByte(RegisterType::L, 0x97);
    WriteRegisterWord(RegisterType::PC, 0x5EFF);
    WriteRegisterWord(RegisterType::SP, 0x5306);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5EFE, 0x42);
}

void test_42_034C()
{
    if (skip_test_42_034C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x842F);
    WriteRegisterWord(RegisterType::SP, 0x53F6);
    WriteRegisterByte(RegisterType::A, 0x1A);
    WriteRegisterByte(RegisterType::B, 0x5E);
    WriteRegisterByte(RegisterType::C, 0xB0);
    WriteRegisterByte(RegisterType::D, 0xDD);
    WriteRegisterByte(RegisterType::E, 0xEB);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x65);
    WriteRegisterByte(RegisterType::L, 0x91);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x842F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1A);
    CheckRegisterByte(RegisterType::B, 0xDD);
    CheckRegisterByte(RegisterType::C, 0xB0);
    CheckRegisterByte(RegisterType::D, 0xDD);
    CheckRegisterByte(RegisterType::E, 0xEB);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x65);
    CheckRegisterByte(RegisterType::L, 0x91);
    WriteRegisterWord(RegisterType::PC, 0x8430);
    WriteRegisterWord(RegisterType::SP, 0x53F6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x842F, 0x42);
}

void test_42_034D()
{
    if (skip_test_42_034D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7350);
    WriteRegisterWord(RegisterType::SP, 0x1D6C);
    WriteRegisterByte(RegisterType::A, 0x60);
    WriteRegisterByte(RegisterType::B, 0x5D);
    WriteRegisterByte(RegisterType::C, 0x5E);
    WriteRegisterByte(RegisterType::D, 0xF0);
    WriteRegisterByte(RegisterType::E, 0xB4);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xC6);
    WriteRegisterByte(RegisterType::L, 0x34);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7350, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x60);
    CheckRegisterByte(RegisterType::B, 0xF0);
    CheckRegisterByte(RegisterType::C, 0x5E);
    CheckRegisterByte(RegisterType::D, 0xF0);
    CheckRegisterByte(RegisterType::E, 0xB4);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xC6);
    CheckRegisterByte(RegisterType::L, 0x34);
    WriteRegisterWord(RegisterType::PC, 0x7351);
    WriteRegisterWord(RegisterType::SP, 0x1D6C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7350, 0x42);
}

void test_42_034E()
{
    if (skip_test_42_034E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x71F1);
    WriteRegisterWord(RegisterType::SP, 0x9030);
    WriteRegisterByte(RegisterType::A, 0xDA);
    WriteRegisterByte(RegisterType::B, 0xD9);
    WriteRegisterByte(RegisterType::C, 0x11);
    WriteRegisterByte(RegisterType::D, 0x96);
    WriteRegisterByte(RegisterType::E, 0x09);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x45);
    WriteRegisterByte(RegisterType::L, 0xB8);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x71F1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDA);
    CheckRegisterByte(RegisterType::B, 0x96);
    CheckRegisterByte(RegisterType::C, 0x11);
    CheckRegisterByte(RegisterType::D, 0x96);
    CheckRegisterByte(RegisterType::E, 0x09);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x45);
    CheckRegisterByte(RegisterType::L, 0xB8);
    WriteRegisterWord(RegisterType::PC, 0x71F2);
    WriteRegisterWord(RegisterType::SP, 0x9030);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x71F1, 0x42);
}

void test_42_034F()
{
    if (skip_test_42_034F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCEC6);
    WriteRegisterWord(RegisterType::SP, 0x60D8);
    WriteRegisterByte(RegisterType::A, 0x6B);
    WriteRegisterByte(RegisterType::B, 0x47);
    WriteRegisterByte(RegisterType::C, 0x9C);
    WriteRegisterByte(RegisterType::D, 0xD2);
    WriteRegisterByte(RegisterType::E, 0x04);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x29);
    WriteRegisterByte(RegisterType::L, 0xB3);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCEC6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6B);
    CheckRegisterByte(RegisterType::B, 0xD2);
    CheckRegisterByte(RegisterType::C, 0x9C);
    CheckRegisterByte(RegisterType::D, 0xD2);
    CheckRegisterByte(RegisterType::E, 0x04);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x29);
    CheckRegisterByte(RegisterType::L, 0xB3);
    WriteRegisterWord(RegisterType::PC, 0xCEC7);
    WriteRegisterWord(RegisterType::SP, 0x60D8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xCEC6, 0x42);
}

void test_42_0350()
{
    if (skip_test_42_0350)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA0E9);
    WriteRegisterWord(RegisterType::SP, 0x9DB7);
    WriteRegisterByte(RegisterType::A, 0x50);
    WriteRegisterByte(RegisterType::B, 0x16);
    WriteRegisterByte(RegisterType::C, 0x02);
    WriteRegisterByte(RegisterType::D, 0x57);
    WriteRegisterByte(RegisterType::E, 0x66);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x20);
    WriteRegisterByte(RegisterType::L, 0x01);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA0E9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x50);
    CheckRegisterByte(RegisterType::B, 0x57);
    CheckRegisterByte(RegisterType::C, 0x02);
    CheckRegisterByte(RegisterType::D, 0x57);
    CheckRegisterByte(RegisterType::E, 0x66);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x20);
    CheckRegisterByte(RegisterType::L, 0x01);
    WriteRegisterWord(RegisterType::PC, 0xA0EA);
    WriteRegisterWord(RegisterType::SP, 0x9DB7);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA0E9, 0x42);
}

void test_42_0351()
{
    if (skip_test_42_0351)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF75D);
    WriteRegisterWord(RegisterType::SP, 0xB55C);
    WriteRegisterByte(RegisterType::A, 0xD0);
    WriteRegisterByte(RegisterType::B, 0xA7);
    WriteRegisterByte(RegisterType::C, 0xFC);
    WriteRegisterByte(RegisterType::D, 0xE9);
    WriteRegisterByte(RegisterType::E, 0x35);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x93);
    WriteRegisterByte(RegisterType::L, 0xEC);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF75D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD0);
    CheckRegisterByte(RegisterType::B, 0xE9);
    CheckRegisterByte(RegisterType::C, 0xFC);
    CheckRegisterByte(RegisterType::D, 0xE9);
    CheckRegisterByte(RegisterType::E, 0x35);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x93);
    CheckRegisterByte(RegisterType::L, 0xEC);
    WriteRegisterWord(RegisterType::PC, 0xF75E);
    WriteRegisterWord(RegisterType::SP, 0xB55C);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF75D, 0x42);
}

void test_42_0352()
{
    if (skip_test_42_0352)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x64FE);
    WriteRegisterWord(RegisterType::SP, 0xD843);
    WriteRegisterByte(RegisterType::A, 0x2A);
    WriteRegisterByte(RegisterType::B, 0x5D);
    WriteRegisterByte(RegisterType::C, 0xD6);
    WriteRegisterByte(RegisterType::D, 0x92);
    WriteRegisterByte(RegisterType::E, 0xDF);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x1E);
    WriteRegisterByte(RegisterType::L, 0xEB);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x64FE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2A);
    CheckRegisterByte(RegisterType::B, 0x92);
    CheckRegisterByte(RegisterType::C, 0xD6);
    CheckRegisterByte(RegisterType::D, 0x92);
    CheckRegisterByte(RegisterType::E, 0xDF);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x1E);
    CheckRegisterByte(RegisterType::L, 0xEB);
    WriteRegisterWord(RegisterType::PC, 0x64FF);
    WriteRegisterWord(RegisterType::SP, 0xD843);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x64FE, 0x42);
}

void test_42_0353()
{
    if (skip_test_42_0353)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x90A4);
    WriteRegisterWord(RegisterType::SP, 0xB932);
    WriteRegisterByte(RegisterType::A, 0x5F);
    WriteRegisterByte(RegisterType::B, 0xF6);
    WriteRegisterByte(RegisterType::C, 0x19);
    WriteRegisterByte(RegisterType::D, 0x4B);
    WriteRegisterByte(RegisterType::E, 0x3C);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x51);
    WriteRegisterByte(RegisterType::L, 0x87);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x90A4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5F);
    CheckRegisterByte(RegisterType::B, 0x4B);
    CheckRegisterByte(RegisterType::C, 0x19);
    CheckRegisterByte(RegisterType::D, 0x4B);
    CheckRegisterByte(RegisterType::E, 0x3C);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x51);
    CheckRegisterByte(RegisterType::L, 0x87);
    WriteRegisterWord(RegisterType::PC, 0x90A5);
    WriteRegisterWord(RegisterType::SP, 0xB932);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x90A4, 0x42);
}

void test_42_0354()
{
    if (skip_test_42_0354)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF6FA);
    WriteRegisterWord(RegisterType::SP, 0xFB8B);
    WriteRegisterByte(RegisterType::A, 0x6C);
    WriteRegisterByte(RegisterType::B, 0x11);
    WriteRegisterByte(RegisterType::C, 0x54);
    WriteRegisterByte(RegisterType::D, 0xD5);
    WriteRegisterByte(RegisterType::E, 0xB1);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0xAB);
    WriteRegisterByte(RegisterType::L, 0xE9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF6FA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6C);
    CheckRegisterByte(RegisterType::B, 0xD5);
    CheckRegisterByte(RegisterType::C, 0x54);
    CheckRegisterByte(RegisterType::D, 0xD5);
    CheckRegisterByte(RegisterType::E, 0xB1);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0xAB);
    CheckRegisterByte(RegisterType::L, 0xE9);
    WriteRegisterWord(RegisterType::PC, 0xF6FB);
    WriteRegisterWord(RegisterType::SP, 0xFB8B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF6FA, 0x42);
}

void test_42_0355()
{
    if (skip_test_42_0355)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x69F9);
    WriteRegisterWord(RegisterType::SP, 0x0455);
    WriteRegisterByte(RegisterType::A, 0x08);
    WriteRegisterByte(RegisterType::B, 0x71);
    WriteRegisterByte(RegisterType::C, 0xEE);
    WriteRegisterByte(RegisterType::D, 0xCF);
    WriteRegisterByte(RegisterType::E, 0x10);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xF4);
    WriteRegisterByte(RegisterType::L, 0xD7);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x69F9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x08);
    CheckRegisterByte(RegisterType::B, 0xCF);
    CheckRegisterByte(RegisterType::C, 0xEE);
    CheckRegisterByte(RegisterType::D, 0xCF);
    CheckRegisterByte(RegisterType::E, 0x10);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xF4);
    CheckRegisterByte(RegisterType::L, 0xD7);
    WriteRegisterWord(RegisterType::PC, 0x69FA);
    WriteRegisterWord(RegisterType::SP, 0x0455);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x69F9, 0x42);
}

void test_42_0356()
{
    if (skip_test_42_0356)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE5E8);
    WriteRegisterWord(RegisterType::SP, 0x26EB);
    WriteRegisterByte(RegisterType::A, 0x79);
    WriteRegisterByte(RegisterType::B, 0xFC);
    WriteRegisterByte(RegisterType::C, 0x99);
    WriteRegisterByte(RegisterType::D, 0x00);
    WriteRegisterByte(RegisterType::E, 0x45);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x0F);
    WriteRegisterByte(RegisterType::L, 0x82);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE5E8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x79);
    CheckRegisterByte(RegisterType::B, 0x00);
    CheckRegisterByte(RegisterType::C, 0x99);
    CheckRegisterByte(RegisterType::D, 0x00);
    CheckRegisterByte(RegisterType::E, 0x45);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x0F);
    CheckRegisterByte(RegisterType::L, 0x82);
    WriteRegisterWord(RegisterType::PC, 0xE5E9);
    WriteRegisterWord(RegisterType::SP, 0x26EB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE5E8, 0x42);
}

void test_42_0357()
{
    if (skip_test_42_0357)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x00F2);
    WriteRegisterWord(RegisterType::SP, 0xD8D5);
    WriteRegisterByte(RegisterType::A, 0x7C);
    WriteRegisterByte(RegisterType::B, 0x37);
    WriteRegisterByte(RegisterType::C, 0xEC);
    WriteRegisterByte(RegisterType::D, 0xF9);
    WriteRegisterByte(RegisterType::E, 0x96);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xC5);
    WriteRegisterByte(RegisterType::L, 0x00);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x00F2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7C);
    CheckRegisterByte(RegisterType::B, 0xF9);
    CheckRegisterByte(RegisterType::C, 0xEC);
    CheckRegisterByte(RegisterType::D, 0xF9);
    CheckRegisterByte(RegisterType::E, 0x96);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xC5);
    CheckRegisterByte(RegisterType::L, 0x00);
    WriteRegisterWord(RegisterType::PC, 0x00F3);
    WriteRegisterWord(RegisterType::SP, 0xD8D5);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x00F2, 0x42);
}

void test_42_0358()
{
    if (skip_test_42_0358)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA7F9);
    WriteRegisterWord(RegisterType::SP, 0x76DD);
    WriteRegisterByte(RegisterType::A, 0xA7);
    WriteRegisterByte(RegisterType::B, 0xAC);
    WriteRegisterByte(RegisterType::C, 0xB9);
    WriteRegisterByte(RegisterType::D, 0xB3);
    WriteRegisterByte(RegisterType::E, 0xDF);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x61);
    WriteRegisterByte(RegisterType::L, 0x66);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA7F9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA7);
    CheckRegisterByte(RegisterType::B, 0xB3);
    CheckRegisterByte(RegisterType::C, 0xB9);
    CheckRegisterByte(RegisterType::D, 0xB3);
    CheckRegisterByte(RegisterType::E, 0xDF);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x61);
    CheckRegisterByte(RegisterType::L, 0x66);
    WriteRegisterWord(RegisterType::PC, 0xA7FA);
    WriteRegisterWord(RegisterType::SP, 0x76DD);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA7F9, 0x42);
}

void test_42_0359()
{
    if (skip_test_42_0359)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB749);
    WriteRegisterWord(RegisterType::SP, 0x62B6);
    WriteRegisterByte(RegisterType::A, 0x88);
    WriteRegisterByte(RegisterType::B, 0x45);
    WriteRegisterByte(RegisterType::C, 0x9A);
    WriteRegisterByte(RegisterType::D, 0x4D);
    WriteRegisterByte(RegisterType::E, 0x30);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xCF);
    WriteRegisterByte(RegisterType::L, 0xF0);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB749, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x88);
    CheckRegisterByte(RegisterType::B, 0x4D);
    CheckRegisterByte(RegisterType::C, 0x9A);
    CheckRegisterByte(RegisterType::D, 0x4D);
    CheckRegisterByte(RegisterType::E, 0x30);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xCF);
    CheckRegisterByte(RegisterType::L, 0xF0);
    WriteRegisterWord(RegisterType::PC, 0xB74A);
    WriteRegisterWord(RegisterType::SP, 0x62B6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB749, 0x42);
}

void test_42_035A()
{
    if (skip_test_42_035A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDEE2);
    WriteRegisterWord(RegisterType::SP, 0x968D);
    WriteRegisterByte(RegisterType::A, 0xFC);
    WriteRegisterByte(RegisterType::B, 0x47);
    WriteRegisterByte(RegisterType::C, 0xE0);
    WriteRegisterByte(RegisterType::D, 0x04);
    WriteRegisterByte(RegisterType::E, 0x1E);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x5E);
    WriteRegisterByte(RegisterType::L, 0x5F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDEE2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFC);
    CheckRegisterByte(RegisterType::B, 0x04);
    CheckRegisterByte(RegisterType::C, 0xE0);
    CheckRegisterByte(RegisterType::D, 0x04);
    CheckRegisterByte(RegisterType::E, 0x1E);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x5E);
    CheckRegisterByte(RegisterType::L, 0x5F);
    WriteRegisterWord(RegisterType::PC, 0xDEE3);
    WriteRegisterWord(RegisterType::SP, 0x968D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDEE2, 0x42);
}

void test_42_035B()
{
    if (skip_test_42_035B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC312);
    WriteRegisterWord(RegisterType::SP, 0x0833);
    WriteRegisterByte(RegisterType::A, 0x47);
    WriteRegisterByte(RegisterType::B, 0xAE);
    WriteRegisterByte(RegisterType::C, 0x8C);
    WriteRegisterByte(RegisterType::D, 0x05);
    WriteRegisterByte(RegisterType::E, 0x24);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xA0);
    WriteRegisterByte(RegisterType::L, 0xE2);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC312, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x47);
    CheckRegisterByte(RegisterType::B, 0x05);
    CheckRegisterByte(RegisterType::C, 0x8C);
    CheckRegisterByte(RegisterType::D, 0x05);
    CheckRegisterByte(RegisterType::E, 0x24);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xA0);
    CheckRegisterByte(RegisterType::L, 0xE2);
    WriteRegisterWord(RegisterType::PC, 0xC313);
    WriteRegisterWord(RegisterType::SP, 0x0833);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xC312, 0x42);
}

void test_42_035C()
{
    if (skip_test_42_035C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x76DB);
    WriteRegisterWord(RegisterType::SP, 0x7957);
    WriteRegisterByte(RegisterType::A, 0x22);
    WriteRegisterByte(RegisterType::B, 0x2E);
    WriteRegisterByte(RegisterType::C, 0xDF);
    WriteRegisterByte(RegisterType::D, 0x77);
    WriteRegisterByte(RegisterType::E, 0x34);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x68);
    WriteRegisterByte(RegisterType::L, 0x9D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x76DB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x22);
    CheckRegisterByte(RegisterType::B, 0x77);
    CheckRegisterByte(RegisterType::C, 0xDF);
    CheckRegisterByte(RegisterType::D, 0x77);
    CheckRegisterByte(RegisterType::E, 0x34);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x68);
    CheckRegisterByte(RegisterType::L, 0x9D);
    WriteRegisterWord(RegisterType::PC, 0x76DC);
    WriteRegisterWord(RegisterType::SP, 0x7957);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x76DB, 0x42);
}

void test_42_035D()
{
    if (skip_test_42_035D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1403);
    WriteRegisterWord(RegisterType::SP, 0x21CC);
    WriteRegisterByte(RegisterType::A, 0xE4);
    WriteRegisterByte(RegisterType::B, 0x85);
    WriteRegisterByte(RegisterType::C, 0xA3);
    WriteRegisterByte(RegisterType::D, 0x27);
    WriteRegisterByte(RegisterType::E, 0xC3);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xCA);
    WriteRegisterByte(RegisterType::L, 0xB3);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1403, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE4);
    CheckRegisterByte(RegisterType::B, 0x27);
    CheckRegisterByte(RegisterType::C, 0xA3);
    CheckRegisterByte(RegisterType::D, 0x27);
    CheckRegisterByte(RegisterType::E, 0xC3);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xCA);
    CheckRegisterByte(RegisterType::L, 0xB3);
    WriteRegisterWord(RegisterType::PC, 0x1404);
    WriteRegisterWord(RegisterType::SP, 0x21CC);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1403, 0x42);
}

void test_42_035E()
{
    if (skip_test_42_035E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x25B0);
    WriteRegisterWord(RegisterType::SP, 0x46AA);
    WriteRegisterByte(RegisterType::A, 0x5A);
    WriteRegisterByte(RegisterType::B, 0x59);
    WriteRegisterByte(RegisterType::C, 0xC8);
    WriteRegisterByte(RegisterType::D, 0xC7);
    WriteRegisterByte(RegisterType::E, 0x2F);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x10);
    WriteRegisterByte(RegisterType::L, 0x31);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x25B0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5A);
    CheckRegisterByte(RegisterType::B, 0xC7);
    CheckRegisterByte(RegisterType::C, 0xC8);
    CheckRegisterByte(RegisterType::D, 0xC7);
    CheckRegisterByte(RegisterType::E, 0x2F);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x10);
    CheckRegisterByte(RegisterType::L, 0x31);
    WriteRegisterWord(RegisterType::PC, 0x25B1);
    WriteRegisterWord(RegisterType::SP, 0x46AA);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x25B0, 0x42);
}

void test_42_035F()
{
    if (skip_test_42_035F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB133);
    WriteRegisterWord(RegisterType::SP, 0x57FC);
    WriteRegisterByte(RegisterType::A, 0x60);
    WriteRegisterByte(RegisterType::B, 0xEE);
    WriteRegisterByte(RegisterType::C, 0x7B);
    WriteRegisterByte(RegisterType::D, 0xFB);
    WriteRegisterByte(RegisterType::E, 0xB5);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x19);
    WriteRegisterByte(RegisterType::L, 0x62);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB133, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x60);
    CheckRegisterByte(RegisterType::B, 0xFB);
    CheckRegisterByte(RegisterType::C, 0x7B);
    CheckRegisterByte(RegisterType::D, 0xFB);
    CheckRegisterByte(RegisterType::E, 0xB5);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x19);
    CheckRegisterByte(RegisterType::L, 0x62);
    WriteRegisterWord(RegisterType::PC, 0xB134);
    WriteRegisterWord(RegisterType::SP, 0x57FC);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB133, 0x42);
}

void test_42_0360()
{
    if (skip_test_42_0360)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3275);
    WriteRegisterWord(RegisterType::SP, 0xAA9E);
    WriteRegisterByte(RegisterType::A, 0x5F);
    WriteRegisterByte(RegisterType::B, 0xEA);
    WriteRegisterByte(RegisterType::C, 0x51);
    WriteRegisterByte(RegisterType::D, 0xFE);
    WriteRegisterByte(RegisterType::E, 0xF2);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x60);
    WriteRegisterByte(RegisterType::L, 0x28);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3275, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5F);
    CheckRegisterByte(RegisterType::B, 0xFE);
    CheckRegisterByte(RegisterType::C, 0x51);
    CheckRegisterByte(RegisterType::D, 0xFE);
    CheckRegisterByte(RegisterType::E, 0xF2);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x60);
    CheckRegisterByte(RegisterType::L, 0x28);
    WriteRegisterWord(RegisterType::PC, 0x3276);
    WriteRegisterWord(RegisterType::SP, 0xAA9E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3275, 0x42);
}

void test_42_0361()
{
    if (skip_test_42_0361)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE3EF);
    WriteRegisterWord(RegisterType::SP, 0x66CE);
    WriteRegisterByte(RegisterType::A, 0x60);
    WriteRegisterByte(RegisterType::B, 0x42);
    WriteRegisterByte(RegisterType::C, 0x3F);
    WriteRegisterByte(RegisterType::D, 0x33);
    WriteRegisterByte(RegisterType::E, 0x13);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x29);
    WriteRegisterByte(RegisterType::L, 0x68);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE3EF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x60);
    CheckRegisterByte(RegisterType::B, 0x33);
    CheckRegisterByte(RegisterType::C, 0x3F);
    CheckRegisterByte(RegisterType::D, 0x33);
    CheckRegisterByte(RegisterType::E, 0x13);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x29);
    CheckRegisterByte(RegisterType::L, 0x68);
    WriteRegisterWord(RegisterType::PC, 0xE3F0);
    WriteRegisterWord(RegisterType::SP, 0x66CE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE3EF, 0x42);
}

void test_42_0362()
{
    if (skip_test_42_0362)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x31BD);
    WriteRegisterWord(RegisterType::SP, 0x5A74);
    WriteRegisterByte(RegisterType::A, 0x32);
    WriteRegisterByte(RegisterType::B, 0x22);
    WriteRegisterByte(RegisterType::C, 0x76);
    WriteRegisterByte(RegisterType::D, 0xFD);
    WriteRegisterByte(RegisterType::E, 0x80);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x66);
    WriteRegisterByte(RegisterType::L, 0xA0);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x31BD, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x32);
    CheckRegisterByte(RegisterType::B, 0xFD);
    CheckRegisterByte(RegisterType::C, 0x76);
    CheckRegisterByte(RegisterType::D, 0xFD);
    CheckRegisterByte(RegisterType::E, 0x80);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x66);
    CheckRegisterByte(RegisterType::L, 0xA0);
    WriteRegisterWord(RegisterType::PC, 0x31BE);
    WriteRegisterWord(RegisterType::SP, 0x5A74);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x31BD, 0x42);
}

void test_42_0363()
{
    if (skip_test_42_0363)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE5E0);
    WriteRegisterWord(RegisterType::SP, 0xC2AE);
    WriteRegisterByte(RegisterType::A, 0xFA);
    WriteRegisterByte(RegisterType::B, 0xA9);
    WriteRegisterByte(RegisterType::C, 0xB2);
    WriteRegisterByte(RegisterType::D, 0x8D);
    WriteRegisterByte(RegisterType::E, 0x74);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xC2);
    WriteRegisterByte(RegisterType::L, 0x28);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE5E0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFA);
    CheckRegisterByte(RegisterType::B, 0x8D);
    CheckRegisterByte(RegisterType::C, 0xB2);
    CheckRegisterByte(RegisterType::D, 0x8D);
    CheckRegisterByte(RegisterType::E, 0x74);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xC2);
    CheckRegisterByte(RegisterType::L, 0x28);
    WriteRegisterWord(RegisterType::PC, 0xE5E1);
    WriteRegisterWord(RegisterType::SP, 0xC2AE);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE5E0, 0x42);
}

void test_42_0364()
{
    if (skip_test_42_0364)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEC48);
    WriteRegisterWord(RegisterType::SP, 0x70CB);
    WriteRegisterByte(RegisterType::A, 0xAF);
    WriteRegisterByte(RegisterType::B, 0x02);
    WriteRegisterByte(RegisterType::C, 0xA6);
    WriteRegisterByte(RegisterType::D, 0xE0);
    WriteRegisterByte(RegisterType::E, 0xD7);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x81);
    WriteRegisterByte(RegisterType::L, 0x2A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xEC48, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAF);
    CheckRegisterByte(RegisterType::B, 0xE0);
    CheckRegisterByte(RegisterType::C, 0xA6);
    CheckRegisterByte(RegisterType::D, 0xE0);
    CheckRegisterByte(RegisterType::E, 0xD7);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x81);
    CheckRegisterByte(RegisterType::L, 0x2A);
    WriteRegisterWord(RegisterType::PC, 0xEC49);
    WriteRegisterWord(RegisterType::SP, 0x70CB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xEC48, 0x42);
}

void test_42_0365()
{
    if (skip_test_42_0365)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x713F);
    WriteRegisterWord(RegisterType::SP, 0x8E65);
    WriteRegisterByte(RegisterType::A, 0x7C);
    WriteRegisterByte(RegisterType::B, 0xB9);
    WriteRegisterByte(RegisterType::C, 0x09);
    WriteRegisterByte(RegisterType::D, 0xD9);
    WriteRegisterByte(RegisterType::E, 0xB4);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xEC);
    WriteRegisterByte(RegisterType::L, 0x6C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x713F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7C);
    CheckRegisterByte(RegisterType::B, 0xD9);
    CheckRegisterByte(RegisterType::C, 0x09);
    CheckRegisterByte(RegisterType::D, 0xD9);
    CheckRegisterByte(RegisterType::E, 0xB4);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xEC);
    CheckRegisterByte(RegisterType::L, 0x6C);
    WriteRegisterWord(RegisterType::PC, 0x7140);
    WriteRegisterWord(RegisterType::SP, 0x8E65);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x713F, 0x42);
}

void test_42_0366()
{
    if (skip_test_42_0366)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDF98);
    WriteRegisterWord(RegisterType::SP, 0x7EF7);
    WriteRegisterByte(RegisterType::A, 0xE1);
    WriteRegisterByte(RegisterType::B, 0xCB);
    WriteRegisterByte(RegisterType::C, 0x6D);
    WriteRegisterByte(RegisterType::D, 0x1D);
    WriteRegisterByte(RegisterType::E, 0x40);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x8E);
    WriteRegisterByte(RegisterType::L, 0x26);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDF98, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE1);
    CheckRegisterByte(RegisterType::B, 0x1D);
    CheckRegisterByte(RegisterType::C, 0x6D);
    CheckRegisterByte(RegisterType::D, 0x1D);
    CheckRegisterByte(RegisterType::E, 0x40);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x8E);
    CheckRegisterByte(RegisterType::L, 0x26);
    WriteRegisterWord(RegisterType::PC, 0xDF99);
    WriteRegisterWord(RegisterType::SP, 0x7EF7);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xDF98, 0x42);
}

void test_42_0367()
{
    if (skip_test_42_0367)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x35DE);
    WriteRegisterWord(RegisterType::SP, 0xF0C2);
    WriteRegisterByte(RegisterType::A, 0xC4);
    WriteRegisterByte(RegisterType::B, 0xA1);
    WriteRegisterByte(RegisterType::C, 0x9A);
    WriteRegisterByte(RegisterType::D, 0x08);
    WriteRegisterByte(RegisterType::E, 0xA7);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x30);
    WriteRegisterByte(RegisterType::L, 0x41);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x35DE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC4);
    CheckRegisterByte(RegisterType::B, 0x08);
    CheckRegisterByte(RegisterType::C, 0x9A);
    CheckRegisterByte(RegisterType::D, 0x08);
    CheckRegisterByte(RegisterType::E, 0xA7);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x30);
    CheckRegisterByte(RegisterType::L, 0x41);
    WriteRegisterWord(RegisterType::PC, 0x35DF);
    WriteRegisterWord(RegisterType::SP, 0xF0C2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x35DE, 0x42);
}

void test_42_0368()
{
    if (skip_test_42_0368)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x65E6);
    WriteRegisterWord(RegisterType::SP, 0x528A);
    WriteRegisterByte(RegisterType::A, 0xC8);
    WriteRegisterByte(RegisterType::B, 0xA2);
    WriteRegisterByte(RegisterType::C, 0x44);
    WriteRegisterByte(RegisterType::D, 0x22);
    WriteRegisterByte(RegisterType::E, 0x23);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xCD);
    WriteRegisterByte(RegisterType::L, 0xAE);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x65E6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC8);
    CheckRegisterByte(RegisterType::B, 0x22);
    CheckRegisterByte(RegisterType::C, 0x44);
    CheckRegisterByte(RegisterType::D, 0x22);
    CheckRegisterByte(RegisterType::E, 0x23);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xCD);
    CheckRegisterByte(RegisterType::L, 0xAE);
    WriteRegisterWord(RegisterType::PC, 0x65E7);
    WriteRegisterWord(RegisterType::SP, 0x528A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x65E6, 0x42);
}

void test_42_0369()
{
    if (skip_test_42_0369)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x96E5);
    WriteRegisterWord(RegisterType::SP, 0x4F79);
    WriteRegisterByte(RegisterType::A, 0x5F);
    WriteRegisterByte(RegisterType::B, 0xB0);
    WriteRegisterByte(RegisterType::C, 0x2F);
    WriteRegisterByte(RegisterType::D, 0x5E);
    WriteRegisterByte(RegisterType::E, 0x33);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x67);
    WriteRegisterByte(RegisterType::L, 0x36);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x96E5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5F);
    CheckRegisterByte(RegisterType::B, 0x5E);
    CheckRegisterByte(RegisterType::C, 0x2F);
    CheckRegisterByte(RegisterType::D, 0x5E);
    CheckRegisterByte(RegisterType::E, 0x33);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x67);
    CheckRegisterByte(RegisterType::L, 0x36);
    WriteRegisterWord(RegisterType::PC, 0x96E6);
    WriteRegisterWord(RegisterType::SP, 0x4F79);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x96E5, 0x42);
}

void test_42_036A()
{
    if (skip_test_42_036A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDD2B);
    WriteRegisterWord(RegisterType::SP, 0x32D3);
    WriteRegisterByte(RegisterType::A, 0x3D);
    WriteRegisterByte(RegisterType::B, 0xD6);
    WriteRegisterByte(RegisterType::C, 0x9A);
    WriteRegisterByte(RegisterType::D, 0xEA);
    WriteRegisterByte(RegisterType::E, 0x70);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xD5);
    WriteRegisterByte(RegisterType::L, 0xD9);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xDD2B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3D);
    CheckRegisterByte(RegisterType::B, 0xEA);
    CheckRegisterByte(RegisterType::C, 0x9A);
    CheckRegisterByte(RegisterType::D, 0xEA);
    CheckRegisterByte(RegisterType::E, 0x70);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xD5);
    CheckRegisterByte(RegisterType::L, 0xD9);
    WriteRegisterWord(RegisterType::PC, 0xDD2C);
    WriteRegisterWord(RegisterType::SP, 0x32D3);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xDD2B, 0x42);
}

void test_42_036B()
{
    if (skip_test_42_036B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCA2E);
    WriteRegisterWord(RegisterType::SP, 0x0FF8);
    WriteRegisterByte(RegisterType::A, 0x9A);
    WriteRegisterByte(RegisterType::B, 0x1D);
    WriteRegisterByte(RegisterType::C, 0xF4);
    WriteRegisterByte(RegisterType::D, 0x77);
    WriteRegisterByte(RegisterType::E, 0x85);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x7A);
    WriteRegisterByte(RegisterType::L, 0x91);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xCA2E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9A);
    CheckRegisterByte(RegisterType::B, 0x77);
    CheckRegisterByte(RegisterType::C, 0xF4);
    CheckRegisterByte(RegisterType::D, 0x77);
    CheckRegisterByte(RegisterType::E, 0x85);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x7A);
    CheckRegisterByte(RegisterType::L, 0x91);
    WriteRegisterWord(RegisterType::PC, 0xCA2F);
    WriteRegisterWord(RegisterType::SP, 0x0FF8);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xCA2E, 0x42);
}

void test_42_036C()
{
    if (skip_test_42_036C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5EF5);
    WriteRegisterWord(RegisterType::SP, 0x71A6);
    WriteRegisterByte(RegisterType::A, 0x7B);
    WriteRegisterByte(RegisterType::B, 0xAF);
    WriteRegisterByte(RegisterType::C, 0x98);
    WriteRegisterByte(RegisterType::D, 0xFA);
    WriteRegisterByte(RegisterType::E, 0x47);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xED);
    WriteRegisterByte(RegisterType::L, 0x0D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5EF5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7B);
    CheckRegisterByte(RegisterType::B, 0xFA);
    CheckRegisterByte(RegisterType::C, 0x98);
    CheckRegisterByte(RegisterType::D, 0xFA);
    CheckRegisterByte(RegisterType::E, 0x47);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xED);
    CheckRegisterByte(RegisterType::L, 0x0D);
    WriteRegisterWord(RegisterType::PC, 0x5EF6);
    WriteRegisterWord(RegisterType::SP, 0x71A6);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5EF5, 0x42);
}

void test_42_036D()
{
    if (skip_test_42_036D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA4C5);
    WriteRegisterWord(RegisterType::SP, 0x1DAB);
    WriteRegisterByte(RegisterType::A, 0x2E);
    WriteRegisterByte(RegisterType::B, 0x19);
    WriteRegisterByte(RegisterType::C, 0x30);
    WriteRegisterByte(RegisterType::D, 0x3F);
    WriteRegisterByte(RegisterType::E, 0x1F);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xB5);
    WriteRegisterByte(RegisterType::L, 0xC9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA4C5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2E);
    CheckRegisterByte(RegisterType::B, 0x3F);
    CheckRegisterByte(RegisterType::C, 0x30);
    CheckRegisterByte(RegisterType::D, 0x3F);
    CheckRegisterByte(RegisterType::E, 0x1F);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xB5);
    CheckRegisterByte(RegisterType::L, 0xC9);
    WriteRegisterWord(RegisterType::PC, 0xA4C6);
    WriteRegisterWord(RegisterType::SP, 0x1DAB);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA4C5, 0x42);
}

void test_42_036E()
{
    if (skip_test_42_036E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC285);
    WriteRegisterWord(RegisterType::SP, 0x14BF);
    WriteRegisterByte(RegisterType::A, 0xD8);
    WriteRegisterByte(RegisterType::B, 0x7B);
    WriteRegisterByte(RegisterType::C, 0x79);
    WriteRegisterByte(RegisterType::D, 0x98);
    WriteRegisterByte(RegisterType::E, 0xEC);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0xB5);
    WriteRegisterByte(RegisterType::L, 0xC5);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xC285, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD8);
    CheckRegisterByte(RegisterType::B, 0x98);
    CheckRegisterByte(RegisterType::C, 0x79);
    CheckRegisterByte(RegisterType::D, 0x98);
    CheckRegisterByte(RegisterType::E, 0xEC);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0xB5);
    CheckRegisterByte(RegisterType::L, 0xC5);
    WriteRegisterWord(RegisterType::PC, 0xC286);
    WriteRegisterWord(RegisterType::SP, 0x14BF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xC285, 0x42);
}

void test_42_036F()
{
    if (skip_test_42_036F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB4A7);
    WriteRegisterWord(RegisterType::SP, 0xDEE3);
    WriteRegisterByte(RegisterType::A, 0x96);
    WriteRegisterByte(RegisterType::B, 0xD4);
    WriteRegisterByte(RegisterType::C, 0xEA);
    WriteRegisterByte(RegisterType::D, 0xFA);
    WriteRegisterByte(RegisterType::E, 0x2D);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xCE);
    WriteRegisterByte(RegisterType::L, 0x57);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xB4A7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x96);
    CheckRegisterByte(RegisterType::B, 0xFA);
    CheckRegisterByte(RegisterType::C, 0xEA);
    CheckRegisterByte(RegisterType::D, 0xFA);
    CheckRegisterByte(RegisterType::E, 0x2D);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xCE);
    CheckRegisterByte(RegisterType::L, 0x57);
    WriteRegisterWord(RegisterType::PC, 0xB4A8);
    WriteRegisterWord(RegisterType::SP, 0xDEE3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB4A7, 0x42);
}

void test_42_0370()
{
    if (skip_test_42_0370)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8C62);
    WriteRegisterWord(RegisterType::SP, 0xD635);
    WriteRegisterByte(RegisterType::A, 0x60);
    WriteRegisterByte(RegisterType::B, 0xCE);
    WriteRegisterByte(RegisterType::C, 0x30);
    WriteRegisterByte(RegisterType::D, 0x07);
    WriteRegisterByte(RegisterType::E, 0xBF);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x0B);
    WriteRegisterByte(RegisterType::L, 0x67);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8C62, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x60);
    CheckRegisterByte(RegisterType::B, 0x07);
    CheckRegisterByte(RegisterType::C, 0x30);
    CheckRegisterByte(RegisterType::D, 0x07);
    CheckRegisterByte(RegisterType::E, 0xBF);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x0B);
    CheckRegisterByte(RegisterType::L, 0x67);
    WriteRegisterWord(RegisterType::PC, 0x8C63);
    WriteRegisterWord(RegisterType::SP, 0xD635);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8C62, 0x42);
}

void test_42_0371()
{
    if (skip_test_42_0371)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB9FE);
    WriteRegisterWord(RegisterType::SP, 0xCE7A);
    WriteRegisterByte(RegisterType::A, 0xD5);
    WriteRegisterByte(RegisterType::B, 0x4A);
    WriteRegisterByte(RegisterType::C, 0x06);
    WriteRegisterByte(RegisterType::D, 0xD6);
    WriteRegisterByte(RegisterType::E, 0xBF);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x09);
    WriteRegisterByte(RegisterType::L, 0xE6);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB9FE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD5);
    CheckRegisterByte(RegisterType::B, 0xD6);
    CheckRegisterByte(RegisterType::C, 0x06);
    CheckRegisterByte(RegisterType::D, 0xD6);
    CheckRegisterByte(RegisterType::E, 0xBF);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x09);
    CheckRegisterByte(RegisterType::L, 0xE6);
    WriteRegisterWord(RegisterType::PC, 0xB9FF);
    WriteRegisterWord(RegisterType::SP, 0xCE7A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB9FE, 0x42);
}

void test_42_0372()
{
    if (skip_test_42_0372)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDA68);
    WriteRegisterWord(RegisterType::SP, 0x0205);
    WriteRegisterByte(RegisterType::A, 0xB1);
    WriteRegisterByte(RegisterType::B, 0xAD);
    WriteRegisterByte(RegisterType::C, 0xCD);
    WriteRegisterByte(RegisterType::D, 0x2F);
    WriteRegisterByte(RegisterType::E, 0xA6);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xC0);
    WriteRegisterByte(RegisterType::L, 0x86);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xDA68, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB1);
    CheckRegisterByte(RegisterType::B, 0x2F);
    CheckRegisterByte(RegisterType::C, 0xCD);
    CheckRegisterByte(RegisterType::D, 0x2F);
    CheckRegisterByte(RegisterType::E, 0xA6);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xC0);
    CheckRegisterByte(RegisterType::L, 0x86);
    WriteRegisterWord(RegisterType::PC, 0xDA69);
    WriteRegisterWord(RegisterType::SP, 0x0205);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xDA68, 0x42);
}

void test_42_0373()
{
    if (skip_test_42_0373)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA47E);
    WriteRegisterWord(RegisterType::SP, 0x8E6E);
    WriteRegisterByte(RegisterType::A, 0x0C);
    WriteRegisterByte(RegisterType::B, 0xAF);
    WriteRegisterByte(RegisterType::C, 0x7F);
    WriteRegisterByte(RegisterType::D, 0x94);
    WriteRegisterByte(RegisterType::E, 0x13);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x08);
    WriteRegisterByte(RegisterType::L, 0x87);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA47E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0C);
    CheckRegisterByte(RegisterType::B, 0x94);
    CheckRegisterByte(RegisterType::C, 0x7F);
    CheckRegisterByte(RegisterType::D, 0x94);
    CheckRegisterByte(RegisterType::E, 0x13);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x08);
    CheckRegisterByte(RegisterType::L, 0x87);
    WriteRegisterWord(RegisterType::PC, 0xA47F);
    WriteRegisterWord(RegisterType::SP, 0x8E6E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA47E, 0x42);
}

void test_42_0374()
{
    if (skip_test_42_0374)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1C81);
    WriteRegisterWord(RegisterType::SP, 0x1398);
    WriteRegisterByte(RegisterType::A, 0x6B);
    WriteRegisterByte(RegisterType::B, 0x0B);
    WriteRegisterByte(RegisterType::C, 0xD5);
    WriteRegisterByte(RegisterType::D, 0x4C);
    WriteRegisterByte(RegisterType::E, 0x14);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x39);
    WriteRegisterByte(RegisterType::L, 0x9F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1C81, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6B);
    CheckRegisterByte(RegisterType::B, 0x4C);
    CheckRegisterByte(RegisterType::C, 0xD5);
    CheckRegisterByte(RegisterType::D, 0x4C);
    CheckRegisterByte(RegisterType::E, 0x14);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x39);
    CheckRegisterByte(RegisterType::L, 0x9F);
    WriteRegisterWord(RegisterType::PC, 0x1C82);
    WriteRegisterWord(RegisterType::SP, 0x1398);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1C81, 0x42);
}

void test_42_0375()
{
    if (skip_test_42_0375)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBF0A);
    WriteRegisterWord(RegisterType::SP, 0xFC49);
    WriteRegisterByte(RegisterType::A, 0xCF);
    WriteRegisterByte(RegisterType::B, 0xB7);
    WriteRegisterByte(RegisterType::C, 0xB8);
    WriteRegisterByte(RegisterType::D, 0x24);
    WriteRegisterByte(RegisterType::E, 0xC6);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x25);
    WriteRegisterByte(RegisterType::L, 0xEB);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xBF0A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCF);
    CheckRegisterByte(RegisterType::B, 0x24);
    CheckRegisterByte(RegisterType::C, 0xB8);
    CheckRegisterByte(RegisterType::D, 0x24);
    CheckRegisterByte(RegisterType::E, 0xC6);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x25);
    CheckRegisterByte(RegisterType::L, 0xEB);
    WriteRegisterWord(RegisterType::PC, 0xBF0B);
    WriteRegisterWord(RegisterType::SP, 0xFC49);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBF0A, 0x42);
}

void test_42_0376()
{
    if (skip_test_42_0376)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8635);
    WriteRegisterWord(RegisterType::SP, 0xBDD6);
    WriteRegisterByte(RegisterType::A, 0x8A);
    WriteRegisterByte(RegisterType::B, 0xCE);
    WriteRegisterByte(RegisterType::C, 0xCF);
    WriteRegisterByte(RegisterType::D, 0x80);
    WriteRegisterByte(RegisterType::E, 0x1D);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xE1);
    WriteRegisterByte(RegisterType::L, 0x6C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8635, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8A);
    CheckRegisterByte(RegisterType::B, 0x80);
    CheckRegisterByte(RegisterType::C, 0xCF);
    CheckRegisterByte(RegisterType::D, 0x80);
    CheckRegisterByte(RegisterType::E, 0x1D);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xE1);
    CheckRegisterByte(RegisterType::L, 0x6C);
    WriteRegisterWord(RegisterType::PC, 0x8636);
    WriteRegisterWord(RegisterType::SP, 0xBDD6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8635, 0x42);
}

void test_42_0377()
{
    if (skip_test_42_0377)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x95D6);
    WriteRegisterWord(RegisterType::SP, 0x37A1);
    WriteRegisterByte(RegisterType::A, 0x75);
    WriteRegisterByte(RegisterType::B, 0xAC);
    WriteRegisterByte(RegisterType::C, 0x5C);
    WriteRegisterByte(RegisterType::D, 0xE1);
    WriteRegisterByte(RegisterType::E, 0xB2);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xF7);
    WriteRegisterByte(RegisterType::L, 0xC2);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x95D6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x75);
    CheckRegisterByte(RegisterType::B, 0xE1);
    CheckRegisterByte(RegisterType::C, 0x5C);
    CheckRegisterByte(RegisterType::D, 0xE1);
    CheckRegisterByte(RegisterType::E, 0xB2);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xF7);
    CheckRegisterByte(RegisterType::L, 0xC2);
    WriteRegisterWord(RegisterType::PC, 0x95D7);
    WriteRegisterWord(RegisterType::SP, 0x37A1);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x95D6, 0x42);
}

void test_42_0378()
{
    if (skip_test_42_0378)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA929);
    WriteRegisterWord(RegisterType::SP, 0x286A);
    WriteRegisterByte(RegisterType::A, 0x1C);
    WriteRegisterByte(RegisterType::B, 0x33);
    WriteRegisterByte(RegisterType::C, 0xC1);
    WriteRegisterByte(RegisterType::D, 0x2D);
    WriteRegisterByte(RegisterType::E, 0x0D);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x2A);
    WriteRegisterByte(RegisterType::L, 0x87);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA929, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1C);
    CheckRegisterByte(RegisterType::B, 0x2D);
    CheckRegisterByte(RegisterType::C, 0xC1);
    CheckRegisterByte(RegisterType::D, 0x2D);
    CheckRegisterByte(RegisterType::E, 0x0D);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x2A);
    CheckRegisterByte(RegisterType::L, 0x87);
    WriteRegisterWord(RegisterType::PC, 0xA92A);
    WriteRegisterWord(RegisterType::SP, 0x286A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xA929, 0x42);
}

void test_42_0379()
{
    if (skip_test_42_0379)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9436);
    WriteRegisterWord(RegisterType::SP, 0x7B8D);
    WriteRegisterByte(RegisterType::A, 0x0C);
    WriteRegisterByte(RegisterType::B, 0x64);
    WriteRegisterByte(RegisterType::C, 0x00);
    WriteRegisterByte(RegisterType::D, 0xDA);
    WriteRegisterByte(RegisterType::E, 0x93);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x1C);
    WriteRegisterByte(RegisterType::L, 0x67);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9436, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0C);
    CheckRegisterByte(RegisterType::B, 0xDA);
    CheckRegisterByte(RegisterType::C, 0x00);
    CheckRegisterByte(RegisterType::D, 0xDA);
    CheckRegisterByte(RegisterType::E, 0x93);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x1C);
    CheckRegisterByte(RegisterType::L, 0x67);
    WriteRegisterWord(RegisterType::PC, 0x9437);
    WriteRegisterWord(RegisterType::SP, 0x7B8D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x9436, 0x42);
}

void test_42_037A()
{
    if (skip_test_42_037A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x92D7);
    WriteRegisterWord(RegisterType::SP, 0x4F3A);
    WriteRegisterByte(RegisterType::A, 0x1C);
    WriteRegisterByte(RegisterType::B, 0x17);
    WriteRegisterByte(RegisterType::C, 0x71);
    WriteRegisterByte(RegisterType::D, 0x90);
    WriteRegisterByte(RegisterType::E, 0xE4);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x23);
    WriteRegisterByte(RegisterType::L, 0xFF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x92D7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1C);
    CheckRegisterByte(RegisterType::B, 0x90);
    CheckRegisterByte(RegisterType::C, 0x71);
    CheckRegisterByte(RegisterType::D, 0x90);
    CheckRegisterByte(RegisterType::E, 0xE4);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x23);
    CheckRegisterByte(RegisterType::L, 0xFF);
    WriteRegisterWord(RegisterType::PC, 0x92D8);
    WriteRegisterWord(RegisterType::SP, 0x4F3A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x92D7, 0x42);
}

void test_42_037B()
{
    if (skip_test_42_037B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x68C0);
    WriteRegisterWord(RegisterType::SP, 0x1420);
    WriteRegisterByte(RegisterType::A, 0x8E);
    WriteRegisterByte(RegisterType::B, 0x75);
    WriteRegisterByte(RegisterType::C, 0x6A);
    WriteRegisterByte(RegisterType::D, 0x6A);
    WriteRegisterByte(RegisterType::E, 0x08);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xAC);
    WriteRegisterByte(RegisterType::L, 0x6B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x68C0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8E);
    CheckRegisterByte(RegisterType::B, 0x6A);
    CheckRegisterByte(RegisterType::C, 0x6A);
    CheckRegisterByte(RegisterType::D, 0x6A);
    CheckRegisterByte(RegisterType::E, 0x08);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xAC);
    CheckRegisterByte(RegisterType::L, 0x6B);
    WriteRegisterWord(RegisterType::PC, 0x68C1);
    WriteRegisterWord(RegisterType::SP, 0x1420);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x68C0, 0x42);
}

void test_42_037C()
{
    if (skip_test_42_037C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9872);
    WriteRegisterWord(RegisterType::SP, 0x371E);
    WriteRegisterByte(RegisterType::A, 0xAF);
    WriteRegisterByte(RegisterType::B, 0x25);
    WriteRegisterByte(RegisterType::C, 0x9A);
    WriteRegisterByte(RegisterType::D, 0x47);
    WriteRegisterByte(RegisterType::E, 0x1A);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xE9);
    WriteRegisterByte(RegisterType::L, 0x4E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9872, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAF);
    CheckRegisterByte(RegisterType::B, 0x47);
    CheckRegisterByte(RegisterType::C, 0x9A);
    CheckRegisterByte(RegisterType::D, 0x47);
    CheckRegisterByte(RegisterType::E, 0x1A);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xE9);
    CheckRegisterByte(RegisterType::L, 0x4E);
    WriteRegisterWord(RegisterType::PC, 0x9873);
    WriteRegisterWord(RegisterType::SP, 0x371E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9872, 0x42);
}

void test_42_037D()
{
    if (skip_test_42_037D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD27F);
    WriteRegisterWord(RegisterType::SP, 0xA195);
    WriteRegisterByte(RegisterType::A, 0xA2);
    WriteRegisterByte(RegisterType::B, 0x00);
    WriteRegisterByte(RegisterType::C, 0xB7);
    WriteRegisterByte(RegisterType::D, 0x18);
    WriteRegisterByte(RegisterType::E, 0xF7);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x9D);
    WriteRegisterByte(RegisterType::L, 0x7F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD27F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA2);
    CheckRegisterByte(RegisterType::B, 0x18);
    CheckRegisterByte(RegisterType::C, 0xB7);
    CheckRegisterByte(RegisterType::D, 0x18);
    CheckRegisterByte(RegisterType::E, 0xF7);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x9D);
    CheckRegisterByte(RegisterType::L, 0x7F);
    WriteRegisterWord(RegisterType::PC, 0xD280);
    WriteRegisterWord(RegisterType::SP, 0xA195);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD27F, 0x42);
}

void test_42_037E()
{
    if (skip_test_42_037E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9B1D);
    WriteRegisterWord(RegisterType::SP, 0x6AC9);
    WriteRegisterByte(RegisterType::A, 0xE6);
    WriteRegisterByte(RegisterType::B, 0x8B);
    WriteRegisterByte(RegisterType::C, 0xE0);
    WriteRegisterByte(RegisterType::D, 0xC2);
    WriteRegisterByte(RegisterType::E, 0x06);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x45);
    WriteRegisterByte(RegisterType::L, 0x0C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x9B1D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE6);
    CheckRegisterByte(RegisterType::B, 0xC2);
    CheckRegisterByte(RegisterType::C, 0xE0);
    CheckRegisterByte(RegisterType::D, 0xC2);
    CheckRegisterByte(RegisterType::E, 0x06);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x45);
    CheckRegisterByte(RegisterType::L, 0x0C);
    WriteRegisterWord(RegisterType::PC, 0x9B1E);
    WriteRegisterWord(RegisterType::SP, 0x6AC9);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x9B1D, 0x42);
}

void test_42_037F()
{
    if (skip_test_42_037F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x389E);
    WriteRegisterWord(RegisterType::SP, 0x2EAC);
    WriteRegisterByte(RegisterType::A, 0x04);
    WriteRegisterByte(RegisterType::B, 0x99);
    WriteRegisterByte(RegisterType::C, 0x64);
    WriteRegisterByte(RegisterType::D, 0x82);
    WriteRegisterByte(RegisterType::E, 0x0A);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x76);
    WriteRegisterByte(RegisterType::L, 0xBB);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x389E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x04);
    CheckRegisterByte(RegisterType::B, 0x82);
    CheckRegisterByte(RegisterType::C, 0x64);
    CheckRegisterByte(RegisterType::D, 0x82);
    CheckRegisterByte(RegisterType::E, 0x0A);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x76);
    CheckRegisterByte(RegisterType::L, 0xBB);
    WriteRegisterWord(RegisterType::PC, 0x389F);
    WriteRegisterWord(RegisterType::SP, 0x2EAC);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x389E, 0x42);
}

void test_42_0380()
{
    if (skip_test_42_0380)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x85C0);
    WriteRegisterWord(RegisterType::SP, 0xA41A);
    WriteRegisterByte(RegisterType::A, 0xB3);
    WriteRegisterByte(RegisterType::B, 0xE7);
    WriteRegisterByte(RegisterType::C, 0x9E);
    WriteRegisterByte(RegisterType::D, 0x2C);
    WriteRegisterByte(RegisterType::E, 0x7F);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x6C);
    WriteRegisterByte(RegisterType::L, 0x02);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x85C0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB3);
    CheckRegisterByte(RegisterType::B, 0x2C);
    CheckRegisterByte(RegisterType::C, 0x9E);
    CheckRegisterByte(RegisterType::D, 0x2C);
    CheckRegisterByte(RegisterType::E, 0x7F);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x6C);
    CheckRegisterByte(RegisterType::L, 0x02);
    WriteRegisterWord(RegisterType::PC, 0x85C1);
    WriteRegisterWord(RegisterType::SP, 0xA41A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x85C0, 0x42);
}

void test_42_0381()
{
    if (skip_test_42_0381)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x610B);
    WriteRegisterWord(RegisterType::SP, 0xFE04);
    WriteRegisterByte(RegisterType::A, 0x98);
    WriteRegisterByte(RegisterType::B, 0x60);
    WriteRegisterByte(RegisterType::C, 0xAB);
    WriteRegisterByte(RegisterType::D, 0xF0);
    WriteRegisterByte(RegisterType::E, 0xE1);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x4F);
    WriteRegisterByte(RegisterType::L, 0xC8);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x610B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x98);
    CheckRegisterByte(RegisterType::B, 0xF0);
    CheckRegisterByte(RegisterType::C, 0xAB);
    CheckRegisterByte(RegisterType::D, 0xF0);
    CheckRegisterByte(RegisterType::E, 0xE1);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x4F);
    CheckRegisterByte(RegisterType::L, 0xC8);
    WriteRegisterWord(RegisterType::PC, 0x610C);
    WriteRegisterWord(RegisterType::SP, 0xFE04);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x610B, 0x42);
}

void test_42_0382()
{
    if (skip_test_42_0382)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x46A9);
    WriteRegisterWord(RegisterType::SP, 0xF5EC);
    WriteRegisterByte(RegisterType::A, 0x2F);
    WriteRegisterByte(RegisterType::B, 0xE1);
    WriteRegisterByte(RegisterType::C, 0x44);
    WriteRegisterByte(RegisterType::D, 0x93);
    WriteRegisterByte(RegisterType::E, 0xAF);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xAD);
    WriteRegisterByte(RegisterType::L, 0x2F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x46A9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2F);
    CheckRegisterByte(RegisterType::B, 0x93);
    CheckRegisterByte(RegisterType::C, 0x44);
    CheckRegisterByte(RegisterType::D, 0x93);
    CheckRegisterByte(RegisterType::E, 0xAF);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xAD);
    CheckRegisterByte(RegisterType::L, 0x2F);
    WriteRegisterWord(RegisterType::PC, 0x46AA);
    WriteRegisterWord(RegisterType::SP, 0xF5EC);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x46A9, 0x42);
}

void test_42_0383()
{
    if (skip_test_42_0383)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0181);
    WriteRegisterWord(RegisterType::SP, 0xE59A);
    WriteRegisterByte(RegisterType::A, 0xA4);
    WriteRegisterByte(RegisterType::B, 0x9B);
    WriteRegisterByte(RegisterType::C, 0x8D);
    WriteRegisterByte(RegisterType::D, 0x92);
    WriteRegisterByte(RegisterType::E, 0x6F);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x66);
    WriteRegisterByte(RegisterType::L, 0x36);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0181, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA4);
    CheckRegisterByte(RegisterType::B, 0x92);
    CheckRegisterByte(RegisterType::C, 0x8D);
    CheckRegisterByte(RegisterType::D, 0x92);
    CheckRegisterByte(RegisterType::E, 0x6F);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x66);
    CheckRegisterByte(RegisterType::L, 0x36);
    WriteRegisterWord(RegisterType::PC, 0x0182);
    WriteRegisterWord(RegisterType::SP, 0xE59A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0181, 0x42);
}

void test_42_0384()
{
    if (skip_test_42_0384)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD958);
    WriteRegisterWord(RegisterType::SP, 0x9677);
    WriteRegisterByte(RegisterType::A, 0x40);
    WriteRegisterByte(RegisterType::B, 0xF4);
    WriteRegisterByte(RegisterType::C, 0xBF);
    WriteRegisterByte(RegisterType::D, 0x48);
    WriteRegisterByte(RegisterType::E, 0x05);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xFC);
    WriteRegisterByte(RegisterType::L, 0xAD);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xD958, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x40);
    CheckRegisterByte(RegisterType::B, 0x48);
    CheckRegisterByte(RegisterType::C, 0xBF);
    CheckRegisterByte(RegisterType::D, 0x48);
    CheckRegisterByte(RegisterType::E, 0x05);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xFC);
    CheckRegisterByte(RegisterType::L, 0xAD);
    WriteRegisterWord(RegisterType::PC, 0xD959);
    WriteRegisterWord(RegisterType::SP, 0x9677);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD958, 0x42);
}

void test_42_0385()
{
    if (skip_test_42_0385)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0FFF);
    WriteRegisterWord(RegisterType::SP, 0x489B);
    WriteRegisterByte(RegisterType::A, 0xCC);
    WriteRegisterByte(RegisterType::B, 0xD6);
    WriteRegisterByte(RegisterType::C, 0x1A);
    WriteRegisterByte(RegisterType::D, 0xE7);
    WriteRegisterByte(RegisterType::E, 0xE7);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x17);
    WriteRegisterByte(RegisterType::L, 0x55);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0FFF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xCC);
    CheckRegisterByte(RegisterType::B, 0xE7);
    CheckRegisterByte(RegisterType::C, 0x1A);
    CheckRegisterByte(RegisterType::D, 0xE7);
    CheckRegisterByte(RegisterType::E, 0xE7);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x17);
    CheckRegisterByte(RegisterType::L, 0x55);
    WriteRegisterWord(RegisterType::PC, 0x1000);
    WriteRegisterWord(RegisterType::SP, 0x489B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0FFF, 0x42);
}

void test_42_0386()
{
    if (skip_test_42_0386)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6B8F);
    WriteRegisterWord(RegisterType::SP, 0x48DE);
    WriteRegisterByte(RegisterType::A, 0xD8);
    WriteRegisterByte(RegisterType::B, 0xD0);
    WriteRegisterByte(RegisterType::C, 0x9C);
    WriteRegisterByte(RegisterType::D, 0x90);
    WriteRegisterByte(RegisterType::E, 0xED);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xF4);
    WriteRegisterByte(RegisterType::L, 0xA5);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6B8F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD8);
    CheckRegisterByte(RegisterType::B, 0x90);
    CheckRegisterByte(RegisterType::C, 0x9C);
    CheckRegisterByte(RegisterType::D, 0x90);
    CheckRegisterByte(RegisterType::E, 0xED);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xF4);
    CheckRegisterByte(RegisterType::L, 0xA5);
    WriteRegisterWord(RegisterType::PC, 0x6B90);
    WriteRegisterWord(RegisterType::SP, 0x48DE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6B8F, 0x42);
}

void test_42_0387()
{
    if (skip_test_42_0387)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x40A3);
    WriteRegisterWord(RegisterType::SP, 0xC385);
    WriteRegisterByte(RegisterType::A, 0x14);
    WriteRegisterByte(RegisterType::B, 0x0C);
    WriteRegisterByte(RegisterType::C, 0xFA);
    WriteRegisterByte(RegisterType::D, 0xCF);
    WriteRegisterByte(RegisterType::E, 0x41);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x1C);
    WriteRegisterByte(RegisterType::L, 0x18);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x40A3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x14);
    CheckRegisterByte(RegisterType::B, 0xCF);
    CheckRegisterByte(RegisterType::C, 0xFA);
    CheckRegisterByte(RegisterType::D, 0xCF);
    CheckRegisterByte(RegisterType::E, 0x41);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x1C);
    CheckRegisterByte(RegisterType::L, 0x18);
    WriteRegisterWord(RegisterType::PC, 0x40A4);
    WriteRegisterWord(RegisterType::SP, 0xC385);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x40A3, 0x42);
}

void test_42_0388()
{
    if (skip_test_42_0388)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x293A);
    WriteRegisterWord(RegisterType::SP, 0x9C5C);
    WriteRegisterByte(RegisterType::A, 0xB1);
    WriteRegisterByte(RegisterType::B, 0xB9);
    WriteRegisterByte(RegisterType::C, 0x08);
    WriteRegisterByte(RegisterType::D, 0x6A);
    WriteRegisterByte(RegisterType::E, 0xE2);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x0C);
    WriteRegisterByte(RegisterType::L, 0xE1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x293A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB1);
    CheckRegisterByte(RegisterType::B, 0x6A);
    CheckRegisterByte(RegisterType::C, 0x08);
    CheckRegisterByte(RegisterType::D, 0x6A);
    CheckRegisterByte(RegisterType::E, 0xE2);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x0C);
    CheckRegisterByte(RegisterType::L, 0xE1);
    WriteRegisterWord(RegisterType::PC, 0x293B);
    WriteRegisterWord(RegisterType::SP, 0x9C5C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x293A, 0x42);
}

void test_42_0389()
{
    if (skip_test_42_0389)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x378D);
    WriteRegisterWord(RegisterType::SP, 0x5877);
    WriteRegisterByte(RegisterType::A, 0x2F);
    WriteRegisterByte(RegisterType::B, 0x82);
    WriteRegisterByte(RegisterType::C, 0xEA);
    WriteRegisterByte(RegisterType::D, 0x66);
    WriteRegisterByte(RegisterType::E, 0x8D);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x04);
    WriteRegisterByte(RegisterType::L, 0xC6);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x378D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x2F);
    CheckRegisterByte(RegisterType::B, 0x66);
    CheckRegisterByte(RegisterType::C, 0xEA);
    CheckRegisterByte(RegisterType::D, 0x66);
    CheckRegisterByte(RegisterType::E, 0x8D);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x04);
    CheckRegisterByte(RegisterType::L, 0xC6);
    WriteRegisterWord(RegisterType::PC, 0x378E);
    WriteRegisterWord(RegisterType::SP, 0x5877);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x378D, 0x42);
}

void test_42_038A()
{
    if (skip_test_42_038A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3E05);
    WriteRegisterWord(RegisterType::SP, 0xDEF7);
    WriteRegisterByte(RegisterType::A, 0xDC);
    WriteRegisterByte(RegisterType::B, 0x77);
    WriteRegisterByte(RegisterType::C, 0xEE);
    WriteRegisterByte(RegisterType::D, 0x88);
    WriteRegisterByte(RegisterType::E, 0x65);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xF3);
    WriteRegisterByte(RegisterType::L, 0x73);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3E05, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDC);
    CheckRegisterByte(RegisterType::B, 0x88);
    CheckRegisterByte(RegisterType::C, 0xEE);
    CheckRegisterByte(RegisterType::D, 0x88);
    CheckRegisterByte(RegisterType::E, 0x65);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xF3);
    CheckRegisterByte(RegisterType::L, 0x73);
    WriteRegisterWord(RegisterType::PC, 0x3E06);
    WriteRegisterWord(RegisterType::SP, 0xDEF7);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3E05, 0x42);
}

void test_42_038B()
{
    if (skip_test_42_038B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6A4B);
    WriteRegisterWord(RegisterType::SP, 0xF2DB);
    WriteRegisterByte(RegisterType::A, 0x9F);
    WriteRegisterByte(RegisterType::B, 0x79);
    WriteRegisterByte(RegisterType::C, 0xA4);
    WriteRegisterByte(RegisterType::D, 0x93);
    WriteRegisterByte(RegisterType::E, 0xF2);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x3A);
    WriteRegisterByte(RegisterType::L, 0xD4);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6A4B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9F);
    CheckRegisterByte(RegisterType::B, 0x93);
    CheckRegisterByte(RegisterType::C, 0xA4);
    CheckRegisterByte(RegisterType::D, 0x93);
    CheckRegisterByte(RegisterType::E, 0xF2);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x3A);
    CheckRegisterByte(RegisterType::L, 0xD4);
    WriteRegisterWord(RegisterType::PC, 0x6A4C);
    WriteRegisterWord(RegisterType::SP, 0xF2DB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6A4B, 0x42);
}

void test_42_038C()
{
    if (skip_test_42_038C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x123A);
    WriteRegisterWord(RegisterType::SP, 0xF6EB);
    WriteRegisterByte(RegisterType::A, 0x14);
    WriteRegisterByte(RegisterType::B, 0x69);
    WriteRegisterByte(RegisterType::C, 0x5F);
    WriteRegisterByte(RegisterType::D, 0x5E);
    WriteRegisterByte(RegisterType::E, 0x49);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x5D);
    WriteRegisterByte(RegisterType::L, 0x76);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x123A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x14);
    CheckRegisterByte(RegisterType::B, 0x5E);
    CheckRegisterByte(RegisterType::C, 0x5F);
    CheckRegisterByte(RegisterType::D, 0x5E);
    CheckRegisterByte(RegisterType::E, 0x49);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x5D);
    CheckRegisterByte(RegisterType::L, 0x76);
    WriteRegisterWord(RegisterType::PC, 0x123B);
    WriteRegisterWord(RegisterType::SP, 0xF6EB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x123A, 0x42);
}

void test_42_038D()
{
    if (skip_test_42_038D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC8E1);
    WriteRegisterWord(RegisterType::SP, 0x8DFE);
    WriteRegisterByte(RegisterType::A, 0x9E);
    WriteRegisterByte(RegisterType::B, 0xD1);
    WriteRegisterByte(RegisterType::C, 0x1A);
    WriteRegisterByte(RegisterType::D, 0x7D);
    WriteRegisterByte(RegisterType::E, 0x94);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x95);
    WriteRegisterByte(RegisterType::L, 0xDC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC8E1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9E);
    CheckRegisterByte(RegisterType::B, 0x7D);
    CheckRegisterByte(RegisterType::C, 0x1A);
    CheckRegisterByte(RegisterType::D, 0x7D);
    CheckRegisterByte(RegisterType::E, 0x94);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x95);
    CheckRegisterByte(RegisterType::L, 0xDC);
    WriteRegisterWord(RegisterType::PC, 0xC8E2);
    WriteRegisterWord(RegisterType::SP, 0x8DFE);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xC8E1, 0x42);
}

void test_42_038E()
{
    if (skip_test_42_038E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x36A1);
    WriteRegisterWord(RegisterType::SP, 0x05D6);
    WriteRegisterByte(RegisterType::A, 0x04);
    WriteRegisterByte(RegisterType::B, 0x76);
    WriteRegisterByte(RegisterType::C, 0x5D);
    WriteRegisterByte(RegisterType::D, 0x16);
    WriteRegisterByte(RegisterType::E, 0x2A);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xFE);
    WriteRegisterByte(RegisterType::L, 0x8D);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x36A1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x04);
    CheckRegisterByte(RegisterType::B, 0x16);
    CheckRegisterByte(RegisterType::C, 0x5D);
    CheckRegisterByte(RegisterType::D, 0x16);
    CheckRegisterByte(RegisterType::E, 0x2A);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xFE);
    CheckRegisterByte(RegisterType::L, 0x8D);
    WriteRegisterWord(RegisterType::PC, 0x36A2);
    WriteRegisterWord(RegisterType::SP, 0x05D6);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x36A1, 0x42);
}

void test_42_038F()
{
    if (skip_test_42_038F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8FE7);
    WriteRegisterWord(RegisterType::SP, 0x5B7D);
    WriteRegisterByte(RegisterType::A, 0x22);
    WriteRegisterByte(RegisterType::B, 0x95);
    WriteRegisterByte(RegisterType::C, 0x04);
    WriteRegisterByte(RegisterType::D, 0x2C);
    WriteRegisterByte(RegisterType::E, 0x2E);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xBC);
    WriteRegisterByte(RegisterType::L, 0xED);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8FE7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x22);
    CheckRegisterByte(RegisterType::B, 0x2C);
    CheckRegisterByte(RegisterType::C, 0x04);
    CheckRegisterByte(RegisterType::D, 0x2C);
    CheckRegisterByte(RegisterType::E, 0x2E);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xBC);
    CheckRegisterByte(RegisterType::L, 0xED);
    WriteRegisterWord(RegisterType::PC, 0x8FE8);
    WriteRegisterWord(RegisterType::SP, 0x5B7D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8FE7, 0x42);
}

void test_42_0390()
{
    if (skip_test_42_0390)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2138);
    WriteRegisterWord(RegisterType::SP, 0xD377);
    WriteRegisterByte(RegisterType::A, 0x64);
    WriteRegisterByte(RegisterType::B, 0x48);
    WriteRegisterByte(RegisterType::C, 0x5F);
    WriteRegisterByte(RegisterType::D, 0x93);
    WriteRegisterByte(RegisterType::E, 0x0B);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x4F);
    WriteRegisterByte(RegisterType::L, 0x68);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x2138, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x64);
    CheckRegisterByte(RegisterType::B, 0x93);
    CheckRegisterByte(RegisterType::C, 0x5F);
    CheckRegisterByte(RegisterType::D, 0x93);
    CheckRegisterByte(RegisterType::E, 0x0B);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x4F);
    CheckRegisterByte(RegisterType::L, 0x68);
    WriteRegisterWord(RegisterType::PC, 0x2139);
    WriteRegisterWord(RegisterType::SP, 0xD377);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2138, 0x42);
}

void test_42_0391()
{
    if (skip_test_42_0391)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0BA9);
    WriteRegisterWord(RegisterType::SP, 0xE713);
    WriteRegisterByte(RegisterType::A, 0x0F);
    WriteRegisterByte(RegisterType::B, 0xC1);
    WriteRegisterByte(RegisterType::C, 0xDB);
    WriteRegisterByte(RegisterType::D, 0xA4);
    WriteRegisterByte(RegisterType::E, 0xB6);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x3F);
    WriteRegisterByte(RegisterType::L, 0xC5);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0BA9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0F);
    CheckRegisterByte(RegisterType::B, 0xA4);
    CheckRegisterByte(RegisterType::C, 0xDB);
    CheckRegisterByte(RegisterType::D, 0xA4);
    CheckRegisterByte(RegisterType::E, 0xB6);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x3F);
    CheckRegisterByte(RegisterType::L, 0xC5);
    WriteRegisterWord(RegisterType::PC, 0x0BAA);
    WriteRegisterWord(RegisterType::SP, 0xE713);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0BA9, 0x42);
}

void test_42_0392()
{
    if (skip_test_42_0392)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x28A5);
    WriteRegisterWord(RegisterType::SP, 0x1F70);
    WriteRegisterByte(RegisterType::A, 0x9D);
    WriteRegisterByte(RegisterType::B, 0xE9);
    WriteRegisterByte(RegisterType::C, 0xED);
    WriteRegisterByte(RegisterType::D, 0x11);
    WriteRegisterByte(RegisterType::E, 0x46);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x72);
    WriteRegisterByte(RegisterType::L, 0x27);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x28A5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x9D);
    CheckRegisterByte(RegisterType::B, 0x11);
    CheckRegisterByte(RegisterType::C, 0xED);
    CheckRegisterByte(RegisterType::D, 0x11);
    CheckRegisterByte(RegisterType::E, 0x46);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x72);
    CheckRegisterByte(RegisterType::L, 0x27);
    WriteRegisterWord(RegisterType::PC, 0x28A6);
    WriteRegisterWord(RegisterType::SP, 0x1F70);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x28A5, 0x42);
}

void test_42_0393()
{
    if (skip_test_42_0393)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA5CB);
    WriteRegisterWord(RegisterType::SP, 0x981B);
    WriteRegisterByte(RegisterType::A, 0xAE);
    WriteRegisterByte(RegisterType::B, 0x5F);
    WriteRegisterByte(RegisterType::C, 0x3A);
    WriteRegisterByte(RegisterType::D, 0xAD);
    WriteRegisterByte(RegisterType::E, 0x07);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xAD);
    WriteRegisterByte(RegisterType::L, 0xCB);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA5CB, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAE);
    CheckRegisterByte(RegisterType::B, 0xAD);
    CheckRegisterByte(RegisterType::C, 0x3A);
    CheckRegisterByte(RegisterType::D, 0xAD);
    CheckRegisterByte(RegisterType::E, 0x07);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xAD);
    CheckRegisterByte(RegisterType::L, 0xCB);
    WriteRegisterWord(RegisterType::PC, 0xA5CC);
    WriteRegisterWord(RegisterType::SP, 0x981B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA5CB, 0x42);
}

void test_42_0394()
{
    if (skip_test_42_0394)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAF3F);
    WriteRegisterWord(RegisterType::SP, 0xD39E);
    WriteRegisterByte(RegisterType::A, 0x58);
    WriteRegisterByte(RegisterType::B, 0x56);
    WriteRegisterByte(RegisterType::C, 0xEB);
    WriteRegisterByte(RegisterType::D, 0x79);
    WriteRegisterByte(RegisterType::E, 0x83);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0xD4);
    WriteRegisterByte(RegisterType::L, 0x86);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xAF3F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x58);
    CheckRegisterByte(RegisterType::B, 0x79);
    CheckRegisterByte(RegisterType::C, 0xEB);
    CheckRegisterByte(RegisterType::D, 0x79);
    CheckRegisterByte(RegisterType::E, 0x83);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0xD4);
    CheckRegisterByte(RegisterType::L, 0x86);
    WriteRegisterWord(RegisterType::PC, 0xAF40);
    WriteRegisterWord(RegisterType::SP, 0xD39E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xAF3F, 0x42);
}

void test_42_0395()
{
    if (skip_test_42_0395)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5BBA);
    WriteRegisterWord(RegisterType::SP, 0x195F);
    WriteRegisterByte(RegisterType::A, 0x0C);
    WriteRegisterByte(RegisterType::B, 0x95);
    WriteRegisterByte(RegisterType::C, 0x6F);
    WriteRegisterByte(RegisterType::D, 0x0C);
    WriteRegisterByte(RegisterType::E, 0xE6);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xE6);
    WriteRegisterByte(RegisterType::L, 0x47);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5BBA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0C);
    CheckRegisterByte(RegisterType::B, 0x0C);
    CheckRegisterByte(RegisterType::C, 0x6F);
    CheckRegisterByte(RegisterType::D, 0x0C);
    CheckRegisterByte(RegisterType::E, 0xE6);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xE6);
    CheckRegisterByte(RegisterType::L, 0x47);
    WriteRegisterWord(RegisterType::PC, 0x5BBB);
    WriteRegisterWord(RegisterType::SP, 0x195F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5BBA, 0x42);
}

void test_42_0396()
{
    if (skip_test_42_0396)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5BBE);
    WriteRegisterWord(RegisterType::SP, 0xFF87);
    WriteRegisterByte(RegisterType::A, 0xF4);
    WriteRegisterByte(RegisterType::B, 0x42);
    WriteRegisterByte(RegisterType::C, 0x21);
    WriteRegisterByte(RegisterType::D, 0xE0);
    WriteRegisterByte(RegisterType::E, 0x70);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x28);
    WriteRegisterByte(RegisterType::L, 0x62);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5BBE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF4);
    CheckRegisterByte(RegisterType::B, 0xE0);
    CheckRegisterByte(RegisterType::C, 0x21);
    CheckRegisterByte(RegisterType::D, 0xE0);
    CheckRegisterByte(RegisterType::E, 0x70);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x28);
    CheckRegisterByte(RegisterType::L, 0x62);
    WriteRegisterWord(RegisterType::PC, 0x5BBF);
    WriteRegisterWord(RegisterType::SP, 0xFF87);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5BBE, 0x42);
}

void test_42_0397()
{
    if (skip_test_42_0397)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x40A3);
    WriteRegisterWord(RegisterType::SP, 0xEDC3);
    WriteRegisterByte(RegisterType::A, 0x93);
    WriteRegisterByte(RegisterType::B, 0x78);
    WriteRegisterByte(RegisterType::C, 0xC0);
    WriteRegisterByte(RegisterType::D, 0x1E);
    WriteRegisterByte(RegisterType::E, 0xE5);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x4C);
    WriteRegisterByte(RegisterType::L, 0x8F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x40A3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x93);
    CheckRegisterByte(RegisterType::B, 0x1E);
    CheckRegisterByte(RegisterType::C, 0xC0);
    CheckRegisterByte(RegisterType::D, 0x1E);
    CheckRegisterByte(RegisterType::E, 0xE5);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x4C);
    CheckRegisterByte(RegisterType::L, 0x8F);
    WriteRegisterWord(RegisterType::PC, 0x40A4);
    WriteRegisterWord(RegisterType::SP, 0xEDC3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x40A3, 0x42);
}

void test_42_0398()
{
    if (skip_test_42_0398)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x40F8);
    WriteRegisterWord(RegisterType::SP, 0x14F8);
    WriteRegisterByte(RegisterType::A, 0x39);
    WriteRegisterByte(RegisterType::B, 0xBF);
    WriteRegisterByte(RegisterType::C, 0x16);
    WriteRegisterByte(RegisterType::D, 0x3E);
    WriteRegisterByte(RegisterType::E, 0x05);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x20);
    WriteRegisterByte(RegisterType::L, 0x03);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x40F8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x39);
    CheckRegisterByte(RegisterType::B, 0x3E);
    CheckRegisterByte(RegisterType::C, 0x16);
    CheckRegisterByte(RegisterType::D, 0x3E);
    CheckRegisterByte(RegisterType::E, 0x05);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x20);
    CheckRegisterByte(RegisterType::L, 0x03);
    WriteRegisterWord(RegisterType::PC, 0x40F9);
    WriteRegisterWord(RegisterType::SP, 0x14F8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x40F8, 0x42);
}

void test_42_0399()
{
    if (skip_test_42_0399)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBCAF);
    WriteRegisterWord(RegisterType::SP, 0x0299);
    WriteRegisterByte(RegisterType::A, 0xDA);
    WriteRegisterByte(RegisterType::B, 0x03);
    WriteRegisterByte(RegisterType::C, 0x91);
    WriteRegisterByte(RegisterType::D, 0x27);
    WriteRegisterByte(RegisterType::E, 0x9B);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xB5);
    WriteRegisterByte(RegisterType::L, 0xF5);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBCAF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDA);
    CheckRegisterByte(RegisterType::B, 0x27);
    CheckRegisterByte(RegisterType::C, 0x91);
    CheckRegisterByte(RegisterType::D, 0x27);
    CheckRegisterByte(RegisterType::E, 0x9B);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xB5);
    CheckRegisterByte(RegisterType::L, 0xF5);
    WriteRegisterWord(RegisterType::PC, 0xBCB0);
    WriteRegisterWord(RegisterType::SP, 0x0299);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBCAF, 0x42);
}

void test_42_039A()
{
    if (skip_test_42_039A)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD978);
    WriteRegisterWord(RegisterType::SP, 0x476C);
    WriteRegisterByte(RegisterType::A, 0x0C);
    WriteRegisterByte(RegisterType::B, 0x7D);
    WriteRegisterByte(RegisterType::C, 0xD1);
    WriteRegisterByte(RegisterType::D, 0x01);
    WriteRegisterByte(RegisterType::E, 0x29);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x7F);
    WriteRegisterByte(RegisterType::L, 0x70);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xD978, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x0C);
    CheckRegisterByte(RegisterType::B, 0x01);
    CheckRegisterByte(RegisterType::C, 0xD1);
    CheckRegisterByte(RegisterType::D, 0x01);
    CheckRegisterByte(RegisterType::E, 0x29);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x7F);
    CheckRegisterByte(RegisterType::L, 0x70);
    WriteRegisterWord(RegisterType::PC, 0xD979);
    WriteRegisterWord(RegisterType::SP, 0x476C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD978, 0x42);
}

void test_42_039B()
{
    if (skip_test_42_039B)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB6EF);
    WriteRegisterWord(RegisterType::SP, 0x67FF);
    WriteRegisterByte(RegisterType::A, 0x56);
    WriteRegisterByte(RegisterType::B, 0x58);
    WriteRegisterByte(RegisterType::C, 0xF8);
    WriteRegisterByte(RegisterType::D, 0xAA);
    WriteRegisterByte(RegisterType::E, 0x49);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0xEE);
    WriteRegisterByte(RegisterType::L, 0x69);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB6EF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x56);
    CheckRegisterByte(RegisterType::B, 0xAA);
    CheckRegisterByte(RegisterType::C, 0xF8);
    CheckRegisterByte(RegisterType::D, 0xAA);
    CheckRegisterByte(RegisterType::E, 0x49);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0xEE);
    CheckRegisterByte(RegisterType::L, 0x69);
    WriteRegisterWord(RegisterType::PC, 0xB6F0);
    WriteRegisterWord(RegisterType::SP, 0x67FF);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xB6EF, 0x42);
}

void test_42_039C()
{
    if (skip_test_42_039C)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x80B3);
    WriteRegisterWord(RegisterType::SP, 0x7FC6);
    WriteRegisterByte(RegisterType::A, 0xF7);
    WriteRegisterByte(RegisterType::B, 0x10);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0x54);
    WriteRegisterByte(RegisterType::E, 0x9F);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xF0);
    WriteRegisterByte(RegisterType::L, 0x54);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x80B3, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF7);
    CheckRegisterByte(RegisterType::B, 0x54);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0x54);
    CheckRegisterByte(RegisterType::E, 0x9F);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xF0);
    CheckRegisterByte(RegisterType::L, 0x54);
    WriteRegisterWord(RegisterType::PC, 0x80B4);
    WriteRegisterWord(RegisterType::SP, 0x7FC6);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x80B3, 0x42);
}

void test_42_039D()
{
    if (skip_test_42_039D)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD7E7);
    WriteRegisterWord(RegisterType::SP, 0x3A08);
    WriteRegisterByte(RegisterType::A, 0x1D);
    WriteRegisterByte(RegisterType::B, 0x01);
    WriteRegisterByte(RegisterType::C, 0x5F);
    WriteRegisterByte(RegisterType::D, 0x3C);
    WriteRegisterByte(RegisterType::E, 0x4E);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x53);
    WriteRegisterByte(RegisterType::L, 0xB6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xD7E7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1D);
    CheckRegisterByte(RegisterType::B, 0x3C);
    CheckRegisterByte(RegisterType::C, 0x5F);
    CheckRegisterByte(RegisterType::D, 0x3C);
    CheckRegisterByte(RegisterType::E, 0x4E);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x53);
    CheckRegisterByte(RegisterType::L, 0xB6);
    WriteRegisterWord(RegisterType::PC, 0xD7E8);
    WriteRegisterWord(RegisterType::SP, 0x3A08);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD7E7, 0x42);
}

void test_42_039E()
{
    if (skip_test_42_039E)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x04BE);
    WriteRegisterWord(RegisterType::SP, 0x1F4E);
    WriteRegisterByte(RegisterType::A, 0xBB);
    WriteRegisterByte(RegisterType::B, 0xA4);
    WriteRegisterByte(RegisterType::C, 0xE3);
    WriteRegisterByte(RegisterType::D, 0xAE);
    WriteRegisterByte(RegisterType::E, 0xF9);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x41);
    WriteRegisterByte(RegisterType::L, 0x9C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x04BE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBB);
    CheckRegisterByte(RegisterType::B, 0xAE);
    CheckRegisterByte(RegisterType::C, 0xE3);
    CheckRegisterByte(RegisterType::D, 0xAE);
    CheckRegisterByte(RegisterType::E, 0xF9);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x41);
    CheckRegisterByte(RegisterType::L, 0x9C);
    WriteRegisterWord(RegisterType::PC, 0x04BF);
    WriteRegisterWord(RegisterType::SP, 0x1F4E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x04BE, 0x42);
}

void test_42_039F()
{
    if (skip_test_42_039F)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xDD77);
    WriteRegisterWord(RegisterType::SP, 0x57BE);
    WriteRegisterByte(RegisterType::A, 0x66);
    WriteRegisterByte(RegisterType::B, 0xEB);
    WriteRegisterByte(RegisterType::C, 0x85);
    WriteRegisterByte(RegisterType::D, 0xBF);
    WriteRegisterByte(RegisterType::E, 0x38);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x48);
    WriteRegisterByte(RegisterType::L, 0x40);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xDD77, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x66);
    CheckRegisterByte(RegisterType::B, 0xBF);
    CheckRegisterByte(RegisterType::C, 0x85);
    CheckRegisterByte(RegisterType::D, 0xBF);
    CheckRegisterByte(RegisterType::E, 0x38);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x48);
    CheckRegisterByte(RegisterType::L, 0x40);
    WriteRegisterWord(RegisterType::PC, 0xDD78);
    WriteRegisterWord(RegisterType::SP, 0x57BE);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xDD77, 0x42);
}

void test_42_03A0()
{
    if (skip_test_42_03A0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x672B);
    WriteRegisterWord(RegisterType::SP, 0x5D27);
    WriteRegisterByte(RegisterType::A, 0x8D);
    WriteRegisterByte(RegisterType::B, 0x29);
    WriteRegisterByte(RegisterType::C, 0xEB);
    WriteRegisterByte(RegisterType::D, 0x25);
    WriteRegisterByte(RegisterType::E, 0x6E);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xF5);
    WriteRegisterByte(RegisterType::L, 0xBA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x672B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8D);
    CheckRegisterByte(RegisterType::B, 0x25);
    CheckRegisterByte(RegisterType::C, 0xEB);
    CheckRegisterByte(RegisterType::D, 0x25);
    CheckRegisterByte(RegisterType::E, 0x6E);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xF5);
    CheckRegisterByte(RegisterType::L, 0xBA);
    WriteRegisterWord(RegisterType::PC, 0x672C);
    WriteRegisterWord(RegisterType::SP, 0x5D27);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x672B, 0x42);
}

void test_42_03A1()
{
    if (skip_test_42_03A1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3144);
    WriteRegisterWord(RegisterType::SP, 0xCD4B);
    WriteRegisterByte(RegisterType::A, 0x7F);
    WriteRegisterByte(RegisterType::B, 0x73);
    WriteRegisterByte(RegisterType::C, 0x5E);
    WriteRegisterByte(RegisterType::D, 0xD6);
    WriteRegisterByte(RegisterType::E, 0x41);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xD6);
    WriteRegisterByte(RegisterType::L, 0xDF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3144, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7F);
    CheckRegisterByte(RegisterType::B, 0xD6);
    CheckRegisterByte(RegisterType::C, 0x5E);
    CheckRegisterByte(RegisterType::D, 0xD6);
    CheckRegisterByte(RegisterType::E, 0x41);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xD6);
    CheckRegisterByte(RegisterType::L, 0xDF);
    WriteRegisterWord(RegisterType::PC, 0x3145);
    WriteRegisterWord(RegisterType::SP, 0xCD4B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x3144, 0x42);
}

void test_42_03A2()
{
    if (skip_test_42_03A2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAFBE);
    WriteRegisterWord(RegisterType::SP, 0xBD64);
    WriteRegisterByte(RegisterType::A, 0x29);
    WriteRegisterByte(RegisterType::B, 0xED);
    WriteRegisterByte(RegisterType::C, 0x6B);
    WriteRegisterByte(RegisterType::D, 0x4D);
    WriteRegisterByte(RegisterType::E, 0x1A);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x95);
    WriteRegisterByte(RegisterType::L, 0x82);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xAFBE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x29);
    CheckRegisterByte(RegisterType::B, 0x4D);
    CheckRegisterByte(RegisterType::C, 0x6B);
    CheckRegisterByte(RegisterType::D, 0x4D);
    CheckRegisterByte(RegisterType::E, 0x1A);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x95);
    CheckRegisterByte(RegisterType::L, 0x82);
    WriteRegisterWord(RegisterType::PC, 0xAFBF);
    WriteRegisterWord(RegisterType::SP, 0xBD64);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAFBE, 0x42);
}

void test_42_03A3()
{
    if (skip_test_42_03A3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD5B1);
    WriteRegisterWord(RegisterType::SP, 0x9C20);
    WriteRegisterByte(RegisterType::A, 0xAF);
    WriteRegisterByte(RegisterType::B, 0x93);
    WriteRegisterByte(RegisterType::C, 0xC8);
    WriteRegisterByte(RegisterType::D, 0x06);
    WriteRegisterByte(RegisterType::E, 0xB5);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xD8);
    WriteRegisterByte(RegisterType::L, 0x6C);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xD5B1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAF);
    CheckRegisterByte(RegisterType::B, 0x06);
    CheckRegisterByte(RegisterType::C, 0xC8);
    CheckRegisterByte(RegisterType::D, 0x06);
    CheckRegisterByte(RegisterType::E, 0xB5);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xD8);
    CheckRegisterByte(RegisterType::L, 0x6C);
    WriteRegisterWord(RegisterType::PC, 0xD5B2);
    WriteRegisterWord(RegisterType::SP, 0x9C20);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD5B1, 0x42);
}

void test_42_03A4()
{
    if (skip_test_42_03A4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5FDC);
    WriteRegisterWord(RegisterType::SP, 0x37A9);
    WriteRegisterByte(RegisterType::A, 0xBF);
    WriteRegisterByte(RegisterType::B, 0x81);
    WriteRegisterByte(RegisterType::C, 0x67);
    WriteRegisterByte(RegisterType::D, 0x2A);
    WriteRegisterByte(RegisterType::E, 0xF0);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x22);
    WriteRegisterByte(RegisterType::L, 0x98);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5FDC, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBF);
    CheckRegisterByte(RegisterType::B, 0x2A);
    CheckRegisterByte(RegisterType::C, 0x67);
    CheckRegisterByte(RegisterType::D, 0x2A);
    CheckRegisterByte(RegisterType::E, 0xF0);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x22);
    CheckRegisterByte(RegisterType::L, 0x98);
    WriteRegisterWord(RegisterType::PC, 0x5FDD);
    WriteRegisterWord(RegisterType::SP, 0x37A9);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5FDC, 0x42);
}

void test_42_03A5()
{
    if (skip_test_42_03A5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x22B8);
    WriteRegisterWord(RegisterType::SP, 0x8EA9);
    WriteRegisterByte(RegisterType::A, 0x57);
    WriteRegisterByte(RegisterType::B, 0x2E);
    WriteRegisterByte(RegisterType::C, 0x35);
    WriteRegisterByte(RegisterType::D, 0x25);
    WriteRegisterByte(RegisterType::E, 0xA0);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xAC);
    WriteRegisterByte(RegisterType::L, 0x6B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x22B8, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x57);
    CheckRegisterByte(RegisterType::B, 0x25);
    CheckRegisterByte(RegisterType::C, 0x35);
    CheckRegisterByte(RegisterType::D, 0x25);
    CheckRegisterByte(RegisterType::E, 0xA0);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xAC);
    CheckRegisterByte(RegisterType::L, 0x6B);
    WriteRegisterWord(RegisterType::PC, 0x22B9);
    WriteRegisterWord(RegisterType::SP, 0x8EA9);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x22B8, 0x42);
}

void test_42_03A6()
{
    if (skip_test_42_03A6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6BB7);
    WriteRegisterWord(RegisterType::SP, 0x5505);
    WriteRegisterByte(RegisterType::A, 0x31);
    WriteRegisterByte(RegisterType::B, 0x5C);
    WriteRegisterByte(RegisterType::C, 0xC0);
    WriteRegisterByte(RegisterType::D, 0xFA);
    WriteRegisterByte(RegisterType::E, 0xB8);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xB6);
    WriteRegisterByte(RegisterType::L, 0xBC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6BB7, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x31);
    CheckRegisterByte(RegisterType::B, 0xFA);
    CheckRegisterByte(RegisterType::C, 0xC0);
    CheckRegisterByte(RegisterType::D, 0xFA);
    CheckRegisterByte(RegisterType::E, 0xB8);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xB6);
    CheckRegisterByte(RegisterType::L, 0xBC);
    WriteRegisterWord(RegisterType::PC, 0x6BB8);
    WriteRegisterWord(RegisterType::SP, 0x5505);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6BB7, 0x42);
}

void test_42_03A7()
{
    if (skip_test_42_03A7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7594);
    WriteRegisterWord(RegisterType::SP, 0xEE40);
    WriteRegisterByte(RegisterType::A, 0x8A);
    WriteRegisterByte(RegisterType::B, 0x0C);
    WriteRegisterByte(RegisterType::C, 0x0B);
    WriteRegisterByte(RegisterType::D, 0x03);
    WriteRegisterByte(RegisterType::E, 0x2E);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x7A);
    WriteRegisterByte(RegisterType::L, 0xB6);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7594, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8A);
    CheckRegisterByte(RegisterType::B, 0x03);
    CheckRegisterByte(RegisterType::C, 0x0B);
    CheckRegisterByte(RegisterType::D, 0x03);
    CheckRegisterByte(RegisterType::E, 0x2E);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x7A);
    CheckRegisterByte(RegisterType::L, 0xB6);
    WriteRegisterWord(RegisterType::PC, 0x7595);
    WriteRegisterWord(RegisterType::SP, 0xEE40);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7594, 0x42);
}

void test_42_03A8()
{
    if (skip_test_42_03A8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7CD1);
    WriteRegisterWord(RegisterType::SP, 0x71D2);
    WriteRegisterByte(RegisterType::A, 0xAB);
    WriteRegisterByte(RegisterType::B, 0x09);
    WriteRegisterByte(RegisterType::C, 0xAC);
    WriteRegisterByte(RegisterType::D, 0x20);
    WriteRegisterByte(RegisterType::E, 0x57);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x4A);
    WriteRegisterByte(RegisterType::L, 0x14);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7CD1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAB);
    CheckRegisterByte(RegisterType::B, 0x20);
    CheckRegisterByte(RegisterType::C, 0xAC);
    CheckRegisterByte(RegisterType::D, 0x20);
    CheckRegisterByte(RegisterType::E, 0x57);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x4A);
    CheckRegisterByte(RegisterType::L, 0x14);
    WriteRegisterWord(RegisterType::PC, 0x7CD2);
    WriteRegisterWord(RegisterType::SP, 0x71D2);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7CD1, 0x42);
}

void test_42_03A9()
{
    if (skip_test_42_03A9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x776F);
    WriteRegisterWord(RegisterType::SP, 0x4377);
    WriteRegisterByte(RegisterType::A, 0xDE);
    WriteRegisterByte(RegisterType::B, 0x35);
    WriteRegisterByte(RegisterType::C, 0x46);
    WriteRegisterByte(RegisterType::D, 0xD1);
    WriteRegisterByte(RegisterType::E, 0x70);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0xEC);
    WriteRegisterByte(RegisterType::L, 0x4C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x776F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDE);
    CheckRegisterByte(RegisterType::B, 0xD1);
    CheckRegisterByte(RegisterType::C, 0x46);
    CheckRegisterByte(RegisterType::D, 0xD1);
    CheckRegisterByte(RegisterType::E, 0x70);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0xEC);
    CheckRegisterByte(RegisterType::L, 0x4C);
    WriteRegisterWord(RegisterType::PC, 0x7770);
    WriteRegisterWord(RegisterType::SP, 0x4377);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x776F, 0x42);
}

void test_42_03AA()
{
    if (skip_test_42_03AA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF6B2);
    WriteRegisterWord(RegisterType::SP, 0x781B);
    WriteRegisterByte(RegisterType::A, 0xDC);
    WriteRegisterByte(RegisterType::B, 0x7B);
    WriteRegisterByte(RegisterType::C, 0x0E);
    WriteRegisterByte(RegisterType::D, 0xDE);
    WriteRegisterByte(RegisterType::E, 0x24);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x0E);
    WriteRegisterByte(RegisterType::L, 0x77);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF6B2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDC);
    CheckRegisterByte(RegisterType::B, 0xDE);
    CheckRegisterByte(RegisterType::C, 0x0E);
    CheckRegisterByte(RegisterType::D, 0xDE);
    CheckRegisterByte(RegisterType::E, 0x24);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x0E);
    CheckRegisterByte(RegisterType::L, 0x77);
    WriteRegisterWord(RegisterType::PC, 0xF6B3);
    WriteRegisterWord(RegisterType::SP, 0x781B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF6B2, 0x42);
}

void test_42_03AB()
{
    if (skip_test_42_03AB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8A2F);
    WriteRegisterWord(RegisterType::SP, 0x8E7C);
    WriteRegisterByte(RegisterType::A, 0x3E);
    WriteRegisterByte(RegisterType::B, 0x38);
    WriteRegisterByte(RegisterType::C, 0x87);
    WriteRegisterByte(RegisterType::D, 0x5D);
    WriteRegisterByte(RegisterType::E, 0x89);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0x2B);
    WriteRegisterByte(RegisterType::L, 0xAC);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8A2F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3E);
    CheckRegisterByte(RegisterType::B, 0x5D);
    CheckRegisterByte(RegisterType::C, 0x87);
    CheckRegisterByte(RegisterType::D, 0x5D);
    CheckRegisterByte(RegisterType::E, 0x89);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0x2B);
    CheckRegisterByte(RegisterType::L, 0xAC);
    WriteRegisterWord(RegisterType::PC, 0x8A30);
    WriteRegisterWord(RegisterType::SP, 0x8E7C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8A2F, 0x42);
}

void test_42_03AC()
{
    if (skip_test_42_03AC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6E16);
    WriteRegisterWord(RegisterType::SP, 0x069E);
    WriteRegisterByte(RegisterType::A, 0x5C);
    WriteRegisterByte(RegisterType::B, 0xFA);
    WriteRegisterByte(RegisterType::C, 0x96);
    WriteRegisterByte(RegisterType::D, 0xFF);
    WriteRegisterByte(RegisterType::E, 0x10);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x42);
    WriteRegisterByte(RegisterType::L, 0xE4);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x6E16, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5C);
    CheckRegisterByte(RegisterType::B, 0xFF);
    CheckRegisterByte(RegisterType::C, 0x96);
    CheckRegisterByte(RegisterType::D, 0xFF);
    CheckRegisterByte(RegisterType::E, 0x10);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x42);
    CheckRegisterByte(RegisterType::L, 0xE4);
    WriteRegisterWord(RegisterType::PC, 0x6E17);
    WriteRegisterWord(RegisterType::SP, 0x069E);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x6E16, 0x42);
}

void test_42_03AD()
{
    if (skip_test_42_03AD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3F76);
    WriteRegisterWord(RegisterType::SP, 0xE113);
    WriteRegisterByte(RegisterType::A, 0x13);
    WriteRegisterByte(RegisterType::B, 0x58);
    WriteRegisterByte(RegisterType::C, 0x15);
    WriteRegisterByte(RegisterType::D, 0x61);
    WriteRegisterByte(RegisterType::E, 0xD2);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0xFA);
    WriteRegisterByte(RegisterType::L, 0x7B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x3F76, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x13);
    CheckRegisterByte(RegisterType::B, 0x61);
    CheckRegisterByte(RegisterType::C, 0x15);
    CheckRegisterByte(RegisterType::D, 0x61);
    CheckRegisterByte(RegisterType::E, 0xD2);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0xFA);
    CheckRegisterByte(RegisterType::L, 0x7B);
    WriteRegisterWord(RegisterType::PC, 0x3F77);
    WriteRegisterWord(RegisterType::SP, 0xE113);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3F76, 0x42);
}

void test_42_03AE()
{
    if (skip_test_42_03AE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA852);
    WriteRegisterWord(RegisterType::SP, 0x937B);
    WriteRegisterByte(RegisterType::A, 0x19);
    WriteRegisterByte(RegisterType::B, 0x92);
    WriteRegisterByte(RegisterType::C, 0x47);
    WriteRegisterByte(RegisterType::D, 0x7D);
    WriteRegisterByte(RegisterType::E, 0x8F);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0xBC);
    WriteRegisterByte(RegisterType::L, 0x46);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA852, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x19);
    CheckRegisterByte(RegisterType::B, 0x7D);
    CheckRegisterByte(RegisterType::C, 0x47);
    CheckRegisterByte(RegisterType::D, 0x7D);
    CheckRegisterByte(RegisterType::E, 0x8F);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0xBC);
    CheckRegisterByte(RegisterType::L, 0x46);
    WriteRegisterWord(RegisterType::PC, 0xA853);
    WriteRegisterWord(RegisterType::SP, 0x937B);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA852, 0x42);
}

void test_42_03AF()
{
    if (skip_test_42_03AF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xB01F);
    WriteRegisterWord(RegisterType::SP, 0x2C8F);
    WriteRegisterByte(RegisterType::A, 0x91);
    WriteRegisterByte(RegisterType::B, 0xC8);
    WriteRegisterByte(RegisterType::C, 0xEF);
    WriteRegisterByte(RegisterType::D, 0xF6);
    WriteRegisterByte(RegisterType::E, 0xAC);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x39);
    WriteRegisterByte(RegisterType::L, 0xF8);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xB01F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x91);
    CheckRegisterByte(RegisterType::B, 0xF6);
    CheckRegisterByte(RegisterType::C, 0xEF);
    CheckRegisterByte(RegisterType::D, 0xF6);
    CheckRegisterByte(RegisterType::E, 0xAC);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x39);
    CheckRegisterByte(RegisterType::L, 0xF8);
    WriteRegisterWord(RegisterType::PC, 0xB020);
    WriteRegisterWord(RegisterType::SP, 0x2C8F);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xB01F, 0x42);
}

void test_42_03B0()
{
    if (skip_test_42_03B0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8E7D);
    WriteRegisterWord(RegisterType::SP, 0x91CB);
    WriteRegisterByte(RegisterType::A, 0xAD);
    WriteRegisterByte(RegisterType::B, 0x89);
    WriteRegisterByte(RegisterType::C, 0x38);
    WriteRegisterByte(RegisterType::D, 0xAB);
    WriteRegisterByte(RegisterType::E, 0x7E);
    WriteRegisterFlag(0xC0);
    WriteRegisterByte(RegisterType::H, 0x60);
    WriteRegisterByte(RegisterType::L, 0x29);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x8E7D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xAD);
    CheckRegisterByte(RegisterType::B, 0xAB);
    CheckRegisterByte(RegisterType::C, 0x38);
    CheckRegisterByte(RegisterType::D, 0xAB);
    CheckRegisterByte(RegisterType::E, 0x7E);
    CheckRegisterFlag(0xC0);
    CheckRegisterByte(RegisterType::H, 0x60);
    CheckRegisterByte(RegisterType::L, 0x29);
    WriteRegisterWord(RegisterType::PC, 0x8E7E);
    WriteRegisterWord(RegisterType::SP, 0x91CB);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x8E7D, 0x42);
}

void test_42_03B1()
{
    if (skip_test_42_03B1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4173);
    WriteRegisterWord(RegisterType::SP, 0xD389);
    WriteRegisterByte(RegisterType::A, 0x7E);
    WriteRegisterByte(RegisterType::B, 0x0C);
    WriteRegisterByte(RegisterType::C, 0xA8);
    WriteRegisterByte(RegisterType::D, 0xF6);
    WriteRegisterByte(RegisterType::E, 0x27);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xC3);
    WriteRegisterByte(RegisterType::L, 0x59);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x4173, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7E);
    CheckRegisterByte(RegisterType::B, 0xF6);
    CheckRegisterByte(RegisterType::C, 0xA8);
    CheckRegisterByte(RegisterType::D, 0xF6);
    CheckRegisterByte(RegisterType::E, 0x27);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xC3);
    CheckRegisterByte(RegisterType::L, 0x59);
    WriteRegisterWord(RegisterType::PC, 0x4174);
    WriteRegisterWord(RegisterType::SP, 0xD389);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4173, 0x42);
}

void test_42_03B2()
{
    if (skip_test_42_03B2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2B5F);
    WriteRegisterWord(RegisterType::SP, 0x1385);
    WriteRegisterByte(RegisterType::A, 0xE2);
    WriteRegisterByte(RegisterType::B, 0x47);
    WriteRegisterByte(RegisterType::C, 0xAC);
    WriteRegisterByte(RegisterType::D, 0x8B);
    WriteRegisterByte(RegisterType::E, 0xD3);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xBA);
    WriteRegisterByte(RegisterType::L, 0xB2);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x2B5F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE2);
    CheckRegisterByte(RegisterType::B, 0x8B);
    CheckRegisterByte(RegisterType::C, 0xAC);
    CheckRegisterByte(RegisterType::D, 0x8B);
    CheckRegisterByte(RegisterType::E, 0xD3);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xBA);
    CheckRegisterByte(RegisterType::L, 0xB2);
    WriteRegisterWord(RegisterType::PC, 0x2B60);
    WriteRegisterWord(RegisterType::SP, 0x1385);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2B5F, 0x42);
}

void test_42_03B3()
{
    if (skip_test_42_03B3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0C0A);
    WriteRegisterWord(RegisterType::SP, 0x0281);
    WriteRegisterByte(RegisterType::A, 0x8E);
    WriteRegisterByte(RegisterType::B, 0xCB);
    WriteRegisterByte(RegisterType::C, 0x72);
    WriteRegisterByte(RegisterType::D, 0xC6);
    WriteRegisterByte(RegisterType::E, 0xF5);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xFE);
    WriteRegisterByte(RegisterType::L, 0x0C);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x0C0A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8E);
    CheckRegisterByte(RegisterType::B, 0xC6);
    CheckRegisterByte(RegisterType::C, 0x72);
    CheckRegisterByte(RegisterType::D, 0xC6);
    CheckRegisterByte(RegisterType::E, 0xF5);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xFE);
    CheckRegisterByte(RegisterType::L, 0x0C);
    WriteRegisterWord(RegisterType::PC, 0x0C0B);
    WriteRegisterWord(RegisterType::SP, 0x0281);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x0C0A, 0x42);
}

void test_42_03B4()
{
    if (skip_test_42_03B4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x55DA);
    WriteRegisterWord(RegisterType::SP, 0x9CA6);
    WriteRegisterByte(RegisterType::A, 0xB4);
    WriteRegisterByte(RegisterType::B, 0xBA);
    WriteRegisterByte(RegisterType::C, 0x92);
    WriteRegisterByte(RegisterType::D, 0x09);
    WriteRegisterByte(RegisterType::E, 0x4D);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x86);
    WriteRegisterByte(RegisterType::L, 0x30);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x55DA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB4);
    CheckRegisterByte(RegisterType::B, 0x09);
    CheckRegisterByte(RegisterType::C, 0x92);
    CheckRegisterByte(RegisterType::D, 0x09);
    CheckRegisterByte(RegisterType::E, 0x4D);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x86);
    CheckRegisterByte(RegisterType::L, 0x30);
    WriteRegisterWord(RegisterType::PC, 0x55DB);
    WriteRegisterWord(RegisterType::SP, 0x9CA6);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x55DA, 0x42);
}

void test_42_03B5()
{
    if (skip_test_42_03B5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF61A);
    WriteRegisterWord(RegisterType::SP, 0xEE14);
    WriteRegisterByte(RegisterType::A, 0xE5);
    WriteRegisterByte(RegisterType::B, 0x05);
    WriteRegisterByte(RegisterType::C, 0x45);
    WriteRegisterByte(RegisterType::D, 0xB6);
    WriteRegisterByte(RegisterType::E, 0x19);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0xCA);
    WriteRegisterByte(RegisterType::L, 0xD9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xF61A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xE5);
    CheckRegisterByte(RegisterType::B, 0xB6);
    CheckRegisterByte(RegisterType::C, 0x45);
    CheckRegisterByte(RegisterType::D, 0xB6);
    CheckRegisterByte(RegisterType::E, 0x19);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0xCA);
    CheckRegisterByte(RegisterType::L, 0xD9);
    WriteRegisterWord(RegisterType::PC, 0xF61B);
    WriteRegisterWord(RegisterType::SP, 0xEE14);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xF61A, 0x42);
}

void test_42_03B6()
{
    if (skip_test_42_03B6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4972);
    WriteRegisterWord(RegisterType::SP, 0x4179);
    WriteRegisterByte(RegisterType::A, 0x65);
    WriteRegisterByte(RegisterType::B, 0x4A);
    WriteRegisterByte(RegisterType::C, 0x9B);
    WriteRegisterByte(RegisterType::D, 0xA8);
    WriteRegisterByte(RegisterType::E, 0x7E);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x86);
    WriteRegisterByte(RegisterType::L, 0xB9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4972, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x65);
    CheckRegisterByte(RegisterType::B, 0xA8);
    CheckRegisterByte(RegisterType::C, 0x9B);
    CheckRegisterByte(RegisterType::D, 0xA8);
    CheckRegisterByte(RegisterType::E, 0x7E);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x86);
    CheckRegisterByte(RegisterType::L, 0xB9);
    WriteRegisterWord(RegisterType::PC, 0x4973);
    WriteRegisterWord(RegisterType::SP, 0x4179);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x4972, 0x42);
}

void test_42_03B7()
{
    if (skip_test_42_03B7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4F81);
    WriteRegisterWord(RegisterType::SP, 0x9489);
    WriteRegisterByte(RegisterType::A, 0x4C);
    WriteRegisterByte(RegisterType::B, 0x78);
    WriteRegisterByte(RegisterType::C, 0x16);
    WriteRegisterByte(RegisterType::D, 0x86);
    WriteRegisterByte(RegisterType::E, 0xC4);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x96);
    WriteRegisterByte(RegisterType::L, 0x9B);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x4F81, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4C);
    CheckRegisterByte(RegisterType::B, 0x86);
    CheckRegisterByte(RegisterType::C, 0x16);
    CheckRegisterByte(RegisterType::D, 0x86);
    CheckRegisterByte(RegisterType::E, 0xC4);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x96);
    CheckRegisterByte(RegisterType::L, 0x9B);
    WriteRegisterWord(RegisterType::PC, 0x4F82);
    WriteRegisterWord(RegisterType::SP, 0x9489);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4F81, 0x42);
}

void test_42_03B8()
{
    if (skip_test_42_03B8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA732);
    WriteRegisterWord(RegisterType::SP, 0x9648);
    WriteRegisterByte(RegisterType::A, 0x5D);
    WriteRegisterByte(RegisterType::B, 0x11);
    WriteRegisterByte(RegisterType::C, 0x70);
    WriteRegisterByte(RegisterType::D, 0x3D);
    WriteRegisterByte(RegisterType::E, 0xF7);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x9F);
    WriteRegisterByte(RegisterType::L, 0xE9);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xA732, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5D);
    CheckRegisterByte(RegisterType::B, 0x3D);
    CheckRegisterByte(RegisterType::C, 0x70);
    CheckRegisterByte(RegisterType::D, 0x3D);
    CheckRegisterByte(RegisterType::E, 0xF7);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x9F);
    CheckRegisterByte(RegisterType::L, 0xE9);
    WriteRegisterWord(RegisterType::PC, 0xA733);
    WriteRegisterWord(RegisterType::SP, 0x9648);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA732, 0x42);
}

void test_42_03B9()
{
    if (skip_test_42_03B9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x8E60);
    WriteRegisterWord(RegisterType::SP, 0xFD40);
    WriteRegisterByte(RegisterType::A, 0xF0);
    WriteRegisterByte(RegisterType::B, 0x16);
    WriteRegisterByte(RegisterType::C, 0x65);
    WriteRegisterByte(RegisterType::D, 0x19);
    WriteRegisterByte(RegisterType::E, 0x3D);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0x2E);
    WriteRegisterByte(RegisterType::L, 0xAF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x8E60, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF0);
    CheckRegisterByte(RegisterType::B, 0x19);
    CheckRegisterByte(RegisterType::C, 0x65);
    CheckRegisterByte(RegisterType::D, 0x19);
    CheckRegisterByte(RegisterType::E, 0x3D);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0x2E);
    CheckRegisterByte(RegisterType::L, 0xAF);
    WriteRegisterWord(RegisterType::PC, 0x8E61);
    WriteRegisterWord(RegisterType::SP, 0xFD40);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x8E60, 0x42);
}

void test_42_03BA()
{
    if (skip_test_42_03BA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCCCA);
    WriteRegisterWord(RegisterType::SP, 0x9D33);
    WriteRegisterByte(RegisterType::A, 0xFE);
    WriteRegisterByte(RegisterType::B, 0xB4);
    WriteRegisterByte(RegisterType::C, 0x08);
    WriteRegisterByte(RegisterType::D, 0xC4);
    WriteRegisterByte(RegisterType::E, 0x32);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0xB8);
    WriteRegisterByte(RegisterType::L, 0xAA);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCCCA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFE);
    CheckRegisterByte(RegisterType::B, 0xC4);
    CheckRegisterByte(RegisterType::C, 0x08);
    CheckRegisterByte(RegisterType::D, 0xC4);
    CheckRegisterByte(RegisterType::E, 0x32);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0xB8);
    CheckRegisterByte(RegisterType::L, 0xAA);
    WriteRegisterWord(RegisterType::PC, 0xCCCB);
    WriteRegisterWord(RegisterType::SP, 0x9D33);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xCCCA, 0x42);
}

void test_42_03BB()
{
    if (skip_test_42_03BB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7B96);
    WriteRegisterWord(RegisterType::SP, 0x4185);
    WriteRegisterByte(RegisterType::A, 0x59);
    WriteRegisterByte(RegisterType::B, 0x0A);
    WriteRegisterByte(RegisterType::C, 0x51);
    WriteRegisterByte(RegisterType::D, 0x99);
    WriteRegisterByte(RegisterType::E, 0x45);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x77);
    WriteRegisterByte(RegisterType::L, 0x33);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x7B96, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x59);
    CheckRegisterByte(RegisterType::B, 0x99);
    CheckRegisterByte(RegisterType::C, 0x51);
    CheckRegisterByte(RegisterType::D, 0x99);
    CheckRegisterByte(RegisterType::E, 0x45);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x77);
    CheckRegisterByte(RegisterType::L, 0x33);
    WriteRegisterWord(RegisterType::PC, 0x7B97);
    WriteRegisterWord(RegisterType::SP, 0x4185);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7B96, 0x42);
}

void test_42_03BC()
{
    if (skip_test_42_03BC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x4AA9);
    WriteRegisterWord(RegisterType::SP, 0x38DF);
    WriteRegisterByte(RegisterType::A, 0xA0);
    WriteRegisterByte(RegisterType::B, 0xEF);
    WriteRegisterByte(RegisterType::C, 0x66);
    WriteRegisterByte(RegisterType::D, 0xF4);
    WriteRegisterByte(RegisterType::E, 0xF0);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x7D);
    WriteRegisterByte(RegisterType::L, 0xDD);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x4AA9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA0);
    CheckRegisterByte(RegisterType::B, 0xF4);
    CheckRegisterByte(RegisterType::C, 0x66);
    CheckRegisterByte(RegisterType::D, 0xF4);
    CheckRegisterByte(RegisterType::E, 0xF0);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x7D);
    CheckRegisterByte(RegisterType::L, 0xDD);
    WriteRegisterWord(RegisterType::PC, 0x4AAA);
    WriteRegisterWord(RegisterType::SP, 0x38DF);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x4AA9, 0x42);
}

void test_42_03BD()
{
    if (skip_test_42_03BD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBBAA);
    WriteRegisterWord(RegisterType::SP, 0x9BCD);
    WriteRegisterByte(RegisterType::A, 0xB6);
    WriteRegisterByte(RegisterType::B, 0xFB);
    WriteRegisterByte(RegisterType::C, 0x70);
    WriteRegisterByte(RegisterType::D, 0x74);
    WriteRegisterByte(RegisterType::E, 0x8B);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xDC);
    WriteRegisterByte(RegisterType::L, 0x61);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xBBAA, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB6);
    CheckRegisterByte(RegisterType::B, 0x74);
    CheckRegisterByte(RegisterType::C, 0x70);
    CheckRegisterByte(RegisterType::D, 0x74);
    CheckRegisterByte(RegisterType::E, 0x8B);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xDC);
    CheckRegisterByte(RegisterType::L, 0x61);
    WriteRegisterWord(RegisterType::PC, 0xBBAB);
    WriteRegisterWord(RegisterType::SP, 0x9BCD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xBBAA, 0x42);
}

void test_42_03BE()
{
    if (skip_test_42_03BE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5C99);
    WriteRegisterWord(RegisterType::SP, 0x5308);
    WriteRegisterByte(RegisterType::A, 0x5C);
    WriteRegisterByte(RegisterType::B, 0x18);
    WriteRegisterByte(RegisterType::C, 0xA4);
    WriteRegisterByte(RegisterType::D, 0xDE);
    WriteRegisterByte(RegisterType::E, 0x27);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x46);
    WriteRegisterByte(RegisterType::L, 0xCE);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x5C99, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x5C);
    CheckRegisterByte(RegisterType::B, 0xDE);
    CheckRegisterByte(RegisterType::C, 0xA4);
    CheckRegisterByte(RegisterType::D, 0xDE);
    CheckRegisterByte(RegisterType::E, 0x27);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x46);
    CheckRegisterByte(RegisterType::L, 0xCE);
    WriteRegisterWord(RegisterType::PC, 0x5C9A);
    WriteRegisterWord(RegisterType::SP, 0x5308);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5C99, 0x42);
}

void test_42_03BF()
{
    if (skip_test_42_03BF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCBF1);
    WriteRegisterWord(RegisterType::SP, 0xF3BA);
    WriteRegisterByte(RegisterType::A, 0xFB);
    WriteRegisterByte(RegisterType::B, 0xD1);
    WriteRegisterByte(RegisterType::C, 0x6D);
    WriteRegisterByte(RegisterType::D, 0x9F);
    WriteRegisterByte(RegisterType::E, 0xDA);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0x63);
    WriteRegisterByte(RegisterType::L, 0x33);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCBF1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFB);
    CheckRegisterByte(RegisterType::B, 0x9F);
    CheckRegisterByte(RegisterType::C, 0x6D);
    CheckRegisterByte(RegisterType::D, 0x9F);
    CheckRegisterByte(RegisterType::E, 0xDA);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0x63);
    CheckRegisterByte(RegisterType::L, 0x33);
    WriteRegisterWord(RegisterType::PC, 0xCBF2);
    WriteRegisterWord(RegisterType::SP, 0xF3BA);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xCBF1, 0x42);
}

void test_42_03C0()
{
    if (skip_test_42_03C0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x09E9);
    WriteRegisterWord(RegisterType::SP, 0xB78C);
    WriteRegisterByte(RegisterType::A, 0x31);
    WriteRegisterByte(RegisterType::B, 0xB5);
    WriteRegisterByte(RegisterType::C, 0x82);
    WriteRegisterByte(RegisterType::D, 0x1D);
    WriteRegisterByte(RegisterType::E, 0xCA);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x65);
    WriteRegisterByte(RegisterType::L, 0x15);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x09E9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x31);
    CheckRegisterByte(RegisterType::B, 0x1D);
    CheckRegisterByte(RegisterType::C, 0x82);
    CheckRegisterByte(RegisterType::D, 0x1D);
    CheckRegisterByte(RegisterType::E, 0xCA);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x65);
    CheckRegisterByte(RegisterType::L, 0x15);
    WriteRegisterWord(RegisterType::PC, 0x09EA);
    WriteRegisterWord(RegisterType::SP, 0xB78C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x09E9, 0x42);
}

void test_42_03C1()
{
    if (skip_test_42_03C1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xCC57);
    WriteRegisterWord(RegisterType::SP, 0xE03E);
    WriteRegisterByte(RegisterType::A, 0xF6);
    WriteRegisterByte(RegisterType::B, 0x58);
    WriteRegisterByte(RegisterType::C, 0x56);
    WriteRegisterByte(RegisterType::D, 0xE6);
    WriteRegisterByte(RegisterType::E, 0x9F);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xF7);
    WriteRegisterByte(RegisterType::L, 0x17);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xCC57, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF6);
    CheckRegisterByte(RegisterType::B, 0xE6);
    CheckRegisterByte(RegisterType::C, 0x56);
    CheckRegisterByte(RegisterType::D, 0xE6);
    CheckRegisterByte(RegisterType::E, 0x9F);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xF7);
    CheckRegisterByte(RegisterType::L, 0x17);
    WriteRegisterWord(RegisterType::PC, 0xCC58);
    WriteRegisterWord(RegisterType::SP, 0xE03E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xCC57, 0x42);
}

void test_42_03C2()
{
    if (skip_test_42_03C2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7B58);
    WriteRegisterWord(RegisterType::SP, 0xCF5E);
    WriteRegisterByte(RegisterType::A, 0xA5);
    WriteRegisterByte(RegisterType::B, 0x77);
    WriteRegisterByte(RegisterType::C, 0xAD);
    WriteRegisterByte(RegisterType::D, 0xA3);
    WriteRegisterByte(RegisterType::E, 0x7E);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xBB);
    WriteRegisterByte(RegisterType::L, 0xA4);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7B58, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA5);
    CheckRegisterByte(RegisterType::B, 0xA3);
    CheckRegisterByte(RegisterType::C, 0xAD);
    CheckRegisterByte(RegisterType::D, 0xA3);
    CheckRegisterByte(RegisterType::E, 0x7E);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xBB);
    CheckRegisterByte(RegisterType::L, 0xA4);
    WriteRegisterWord(RegisterType::PC, 0x7B59);
    WriteRegisterWord(RegisterType::SP, 0xCF5E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x7B58, 0x42);
}

void test_42_03C3()
{
    if (skip_test_42_03C3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x7F41);
    WriteRegisterWord(RegisterType::SP, 0xA852);
    WriteRegisterByte(RegisterType::A, 0xDC);
    WriteRegisterByte(RegisterType::B, 0x82);
    WriteRegisterByte(RegisterType::C, 0xF9);
    WriteRegisterByte(RegisterType::D, 0x15);
    WriteRegisterByte(RegisterType::E, 0x1B);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x8E);
    WriteRegisterByte(RegisterType::L, 0x37);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x7F41, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDC);
    CheckRegisterByte(RegisterType::B, 0x15);
    CheckRegisterByte(RegisterType::C, 0xF9);
    CheckRegisterByte(RegisterType::D, 0x15);
    CheckRegisterByte(RegisterType::E, 0x1B);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x8E);
    CheckRegisterByte(RegisterType::L, 0x37);
    WriteRegisterWord(RegisterType::PC, 0x7F42);
    WriteRegisterWord(RegisterType::SP, 0xA852);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x7F41, 0x42);
}

void test_42_03C4()
{
    if (skip_test_42_03C4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x3C1C);
    WriteRegisterWord(RegisterType::SP, 0x7AF3);
    WriteRegisterByte(RegisterType::A, 0x7E);
    WriteRegisterByte(RegisterType::B, 0x9E);
    WriteRegisterByte(RegisterType::C, 0x24);
    WriteRegisterByte(RegisterType::D, 0x11);
    WriteRegisterByte(RegisterType::E, 0xDA);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x6C);
    WriteRegisterByte(RegisterType::L, 0x4E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x3C1C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x7E);
    CheckRegisterByte(RegisterType::B, 0x11);
    CheckRegisterByte(RegisterType::C, 0x24);
    CheckRegisterByte(RegisterType::D, 0x11);
    CheckRegisterByte(RegisterType::E, 0xDA);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x6C);
    CheckRegisterByte(RegisterType::L, 0x4E);
    WriteRegisterWord(RegisterType::PC, 0x3C1D);
    WriteRegisterWord(RegisterType::SP, 0x7AF3);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x3C1C, 0x42);
}

void test_42_03C5()
{
    if (skip_test_42_03C5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEA2C);
    WriteRegisterWord(RegisterType::SP, 0x7684);
    WriteRegisterByte(RegisterType::A, 0x8F);
    WriteRegisterByte(RegisterType::B, 0x5E);
    WriteRegisterByte(RegisterType::C, 0x80);
    WriteRegisterByte(RegisterType::D, 0xA2);
    WriteRegisterByte(RegisterType::E, 0x3E);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xEF);
    WriteRegisterByte(RegisterType::L, 0xC7);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xEA2C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x8F);
    CheckRegisterByte(RegisterType::B, 0xA2);
    CheckRegisterByte(RegisterType::C, 0x80);
    CheckRegisterByte(RegisterType::D, 0xA2);
    CheckRegisterByte(RegisterType::E, 0x3E);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xEF);
    CheckRegisterByte(RegisterType::L, 0xC7);
    WriteRegisterWord(RegisterType::PC, 0xEA2D);
    WriteRegisterWord(RegisterType::SP, 0x7684);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xEA2C, 0x42);
}

void test_42_03C6()
{
    if (skip_test_42_03C6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xA2E2);
    WriteRegisterWord(RegisterType::SP, 0x4EA3);
    WriteRegisterByte(RegisterType::A, 0x12);
    WriteRegisterByte(RegisterType::B, 0x1D);
    WriteRegisterByte(RegisterType::C, 0x21);
    WriteRegisterByte(RegisterType::D, 0xD0);
    WriteRegisterByte(RegisterType::E, 0x92);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0xB2);
    WriteRegisterByte(RegisterType::L, 0x49);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xA2E2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x12);
    CheckRegisterByte(RegisterType::B, 0xD0);
    CheckRegisterByte(RegisterType::C, 0x21);
    CheckRegisterByte(RegisterType::D, 0xD0);
    CheckRegisterByte(RegisterType::E, 0x92);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0xB2);
    CheckRegisterByte(RegisterType::L, 0x49);
    WriteRegisterWord(RegisterType::PC, 0xA2E3);
    WriteRegisterWord(RegisterType::SP, 0x4EA3);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xA2E2, 0x42);
}

void test_42_03C7()
{
    if (skip_test_42_03C7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAA3D);
    WriteRegisterWord(RegisterType::SP, 0xEA74);
    WriteRegisterByte(RegisterType::A, 0x35);
    WriteRegisterByte(RegisterType::B, 0x84);
    WriteRegisterByte(RegisterType::C, 0xEF);
    WriteRegisterByte(RegisterType::D, 0x8D);
    WriteRegisterByte(RegisterType::E, 0x30);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x2A);
    WriteRegisterByte(RegisterType::L, 0xA1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xAA3D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x35);
    CheckRegisterByte(RegisterType::B, 0x8D);
    CheckRegisterByte(RegisterType::C, 0xEF);
    CheckRegisterByte(RegisterType::D, 0x8D);
    CheckRegisterByte(RegisterType::E, 0x30);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x2A);
    CheckRegisterByte(RegisterType::L, 0xA1);
    WriteRegisterWord(RegisterType::PC, 0xAA3E);
    WriteRegisterWord(RegisterType::SP, 0xEA74);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xAA3D, 0x42);
}

void test_42_03C8()
{
    if (skip_test_42_03C8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1534);
    WriteRegisterWord(RegisterType::SP, 0xB24E);
    WriteRegisterByte(RegisterType::A, 0x26);
    WriteRegisterByte(RegisterType::B, 0xD9);
    WriteRegisterByte(RegisterType::C, 0x91);
    WriteRegisterByte(RegisterType::D, 0xCE);
    WriteRegisterByte(RegisterType::E, 0x14);
    WriteRegisterFlag(0x70);
    WriteRegisterByte(RegisterType::H, 0x1C);
    WriteRegisterByte(RegisterType::L, 0x45);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1534, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x26);
    CheckRegisterByte(RegisterType::B, 0xCE);
    CheckRegisterByte(RegisterType::C, 0x91);
    CheckRegisterByte(RegisterType::D, 0xCE);
    CheckRegisterByte(RegisterType::E, 0x14);
    CheckRegisterFlag(0x70);
    CheckRegisterByte(RegisterType::H, 0x1C);
    CheckRegisterByte(RegisterType::L, 0x45);
    WriteRegisterWord(RegisterType::PC, 0x1535);
    WriteRegisterWord(RegisterType::SP, 0xB24E);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1534, 0x42);
}

void test_42_03C9()
{
    if (skip_test_42_03C9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFB27);
    WriteRegisterWord(RegisterType::SP, 0xC357);
    WriteRegisterByte(RegisterType::A, 0xBC);
    WriteRegisterByte(RegisterType::B, 0x39);
    WriteRegisterByte(RegisterType::C, 0x89);
    WriteRegisterByte(RegisterType::D, 0x01);
    WriteRegisterByte(RegisterType::E, 0x56);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0x69);
    WriteRegisterByte(RegisterType::L, 0xF5);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xFB27, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBC);
    CheckRegisterByte(RegisterType::B, 0x01);
    CheckRegisterByte(RegisterType::C, 0x89);
    CheckRegisterByte(RegisterType::D, 0x01);
    CheckRegisterByte(RegisterType::E, 0x56);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0x69);
    CheckRegisterByte(RegisterType::L, 0xF5);
    WriteRegisterWord(RegisterType::PC, 0xFB28);
    WriteRegisterWord(RegisterType::SP, 0xC357);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFB27, 0x42);
}

void test_42_03CA()
{
    if (skip_test_42_03CA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x9491);
    WriteRegisterWord(RegisterType::SP, 0x0D46);
    WriteRegisterByte(RegisterType::A, 0x72);
    WriteRegisterByte(RegisterType::B, 0xF6);
    WriteRegisterByte(RegisterType::C, 0xC4);
    WriteRegisterByte(RegisterType::D, 0xFD);
    WriteRegisterByte(RegisterType::E, 0x7A);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x52);
    WriteRegisterByte(RegisterType::L, 0xB4);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x9491, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x72);
    CheckRegisterByte(RegisterType::B, 0xFD);
    CheckRegisterByte(RegisterType::C, 0xC4);
    CheckRegisterByte(RegisterType::D, 0xFD);
    CheckRegisterByte(RegisterType::E, 0x7A);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x52);
    CheckRegisterByte(RegisterType::L, 0xB4);
    WriteRegisterWord(RegisterType::PC, 0x9492);
    WriteRegisterWord(RegisterType::SP, 0x0D46);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x9491, 0x42);
}

void test_42_03CB()
{
    if (skip_test_42_03CB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x94F5);
    WriteRegisterWord(RegisterType::SP, 0xF507);
    WriteRegisterByte(RegisterType::A, 0x00);
    WriteRegisterByte(RegisterType::B, 0x85);
    WriteRegisterByte(RegisterType::C, 0x5E);
    WriteRegisterByte(RegisterType::D, 0x2E);
    WriteRegisterByte(RegisterType::E, 0x19);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x69);
    WriteRegisterByte(RegisterType::L, 0xBF);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x94F5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x00);
    CheckRegisterByte(RegisterType::B, 0x2E);
    CheckRegisterByte(RegisterType::C, 0x5E);
    CheckRegisterByte(RegisterType::D, 0x2E);
    CheckRegisterByte(RegisterType::E, 0x19);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x69);
    CheckRegisterByte(RegisterType::L, 0xBF);
    WriteRegisterWord(RegisterType::PC, 0x94F6);
    WriteRegisterWord(RegisterType::SP, 0xF507);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x94F5, 0x42);
}

void test_42_03CC()
{
    if (skip_test_42_03CC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAEA4);
    WriteRegisterWord(RegisterType::SP, 0x80FA);
    WriteRegisterByte(RegisterType::A, 0x09);
    WriteRegisterByte(RegisterType::B, 0x12);
    WriteRegisterByte(RegisterType::C, 0xAC);
    WriteRegisterByte(RegisterType::D, 0x57);
    WriteRegisterByte(RegisterType::E, 0xC6);
    WriteRegisterFlag(0xF0);
    WriteRegisterByte(RegisterType::H, 0x60);
    WriteRegisterByte(RegisterType::L, 0x10);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xAEA4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x09);
    CheckRegisterByte(RegisterType::B, 0x57);
    CheckRegisterByte(RegisterType::C, 0xAC);
    CheckRegisterByte(RegisterType::D, 0x57);
    CheckRegisterByte(RegisterType::E, 0xC6);
    CheckRegisterFlag(0xF0);
    CheckRegisterByte(RegisterType::H, 0x60);
    CheckRegisterByte(RegisterType::L, 0x10);
    WriteRegisterWord(RegisterType::PC, 0xAEA5);
    WriteRegisterWord(RegisterType::SP, 0x80FA);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xAEA4, 0x42);
}

void test_42_03CD()
{
    if (skip_test_42_03CD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD940);
    WriteRegisterWord(RegisterType::SP, 0xACA2);
    WriteRegisterByte(RegisterType::A, 0xA9);
    WriteRegisterByte(RegisterType::B, 0x7A);
    WriteRegisterByte(RegisterType::C, 0xE9);
    WriteRegisterByte(RegisterType::D, 0x30);
    WriteRegisterByte(RegisterType::E, 0xCC);
    WriteRegisterFlag(0x00);
    WriteRegisterByte(RegisterType::H, 0xA6);
    WriteRegisterByte(RegisterType::L, 0x1F);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xD940, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA9);
    CheckRegisterByte(RegisterType::B, 0x30);
    CheckRegisterByte(RegisterType::C, 0xE9);
    CheckRegisterByte(RegisterType::D, 0x30);
    CheckRegisterByte(RegisterType::E, 0xCC);
    CheckRegisterFlag(0x00);
    CheckRegisterByte(RegisterType::H, 0xA6);
    CheckRegisterByte(RegisterType::L, 0x1F);
    WriteRegisterWord(RegisterType::PC, 0xD941);
    WriteRegisterWord(RegisterType::SP, 0xACA2);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xD940, 0x42);
}

void test_42_03CE()
{
    if (skip_test_42_03CE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xAA09);
    WriteRegisterWord(RegisterType::SP, 0x6530);
    WriteRegisterByte(RegisterType::A, 0x67);
    WriteRegisterByte(RegisterType::B, 0xFC);
    WriteRegisterByte(RegisterType::C, 0xEF);
    WriteRegisterByte(RegisterType::D, 0xEF);
    WriteRegisterByte(RegisterType::E, 0xD1);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x99);
    WriteRegisterByte(RegisterType::L, 0x96);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xAA09, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x67);
    CheckRegisterByte(RegisterType::B, 0xEF);
    CheckRegisterByte(RegisterType::C, 0xEF);
    CheckRegisterByte(RegisterType::D, 0xEF);
    CheckRegisterByte(RegisterType::E, 0xD1);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x99);
    CheckRegisterByte(RegisterType::L, 0x96);
    WriteRegisterWord(RegisterType::PC, 0xAA0A);
    WriteRegisterWord(RegisterType::SP, 0x6530);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xAA09, 0x42);
}

void test_42_03CF()
{
    if (skip_test_42_03CF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x23C9);
    WriteRegisterWord(RegisterType::SP, 0xD520);
    WriteRegisterByte(RegisterType::A, 0x60);
    WriteRegisterByte(RegisterType::B, 0xBE);
    WriteRegisterByte(RegisterType::C, 0xB7);
    WriteRegisterByte(RegisterType::D, 0xF6);
    WriteRegisterByte(RegisterType::E, 0x28);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0xB4);
    WriteRegisterByte(RegisterType::L, 0xF4);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x23C9, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x60);
    CheckRegisterByte(RegisterType::B, 0xF6);
    CheckRegisterByte(RegisterType::C, 0xB7);
    CheckRegisterByte(RegisterType::D, 0xF6);
    CheckRegisterByte(RegisterType::E, 0x28);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0xB4);
    CheckRegisterByte(RegisterType::L, 0xF4);
    WriteRegisterWord(RegisterType::PC, 0x23CA);
    WriteRegisterWord(RegisterType::SP, 0xD520);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x23C9, 0x42);
}

void test_42_03D0()
{
    if (skip_test_42_03D0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE281);
    WriteRegisterWord(RegisterType::SP, 0x69C2);
    WriteRegisterByte(RegisterType::A, 0xF0);
    WriteRegisterByte(RegisterType::B, 0x0D);
    WriteRegisterByte(RegisterType::C, 0x97);
    WriteRegisterByte(RegisterType::D, 0x1E);
    WriteRegisterByte(RegisterType::E, 0x03);
    WriteRegisterFlag(0x30);
    WriteRegisterByte(RegisterType::H, 0xEB);
    WriteRegisterByte(RegisterType::L, 0x83);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xE281, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF0);
    CheckRegisterByte(RegisterType::B, 0x1E);
    CheckRegisterByte(RegisterType::C, 0x97);
    CheckRegisterByte(RegisterType::D, 0x1E);
    CheckRegisterByte(RegisterType::E, 0x03);
    CheckRegisterFlag(0x30);
    CheckRegisterByte(RegisterType::H, 0xEB);
    CheckRegisterByte(RegisterType::L, 0x83);
    WriteRegisterWord(RegisterType::PC, 0xE282);
    WriteRegisterWord(RegisterType::SP, 0x69C2);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xE281, 0x42);
}

void test_42_03D1()
{
    if (skip_test_42_03D1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1A3E);
    WriteRegisterWord(RegisterType::SP, 0xFE0B);
    WriteRegisterByte(RegisterType::A, 0xD0);
    WriteRegisterByte(RegisterType::B, 0xB8);
    WriteRegisterByte(RegisterType::C, 0x3E);
    WriteRegisterByte(RegisterType::D, 0x2A);
    WriteRegisterByte(RegisterType::E, 0x5F);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x40);
    WriteRegisterByte(RegisterType::L, 0x86);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x1A3E, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xD0);
    CheckRegisterByte(RegisterType::B, 0x2A);
    CheckRegisterByte(RegisterType::C, 0x3E);
    CheckRegisterByte(RegisterType::D, 0x2A);
    CheckRegisterByte(RegisterType::E, 0x5F);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x40);
    CheckRegisterByte(RegisterType::L, 0x86);
    WriteRegisterWord(RegisterType::PC, 0x1A3F);
    WriteRegisterWord(RegisterType::SP, 0xFE0B);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x1A3E, 0x42);
}

void test_42_03D2()
{
    if (skip_test_42_03D2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x6F7F);
    WriteRegisterWord(RegisterType::SP, 0x3650);
    WriteRegisterByte(RegisterType::A, 0xB8);
    WriteRegisterByte(RegisterType::B, 0x5F);
    WriteRegisterByte(RegisterType::C, 0xEC);
    WriteRegisterByte(RegisterType::D, 0xD7);
    WriteRegisterByte(RegisterType::E, 0x27);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x7C);
    WriteRegisterByte(RegisterType::L, 0xE3);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x6F7F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB8);
    CheckRegisterByte(RegisterType::B, 0xD7);
    CheckRegisterByte(RegisterType::C, 0xEC);
    CheckRegisterByte(RegisterType::D, 0xD7);
    CheckRegisterByte(RegisterType::E, 0x27);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x7C);
    CheckRegisterByte(RegisterType::L, 0xE3);
    WriteRegisterWord(RegisterType::PC, 0x6F80);
    WriteRegisterWord(RegisterType::SP, 0x3650);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x6F7F, 0x42);
}

void test_42_03D3()
{
    if (skip_test_42_03D3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xD454);
    WriteRegisterWord(RegisterType::SP, 0x455A);
    WriteRegisterByte(RegisterType::A, 0x09);
    WriteRegisterByte(RegisterType::B, 0xAC);
    WriteRegisterByte(RegisterType::C, 0xF5);
    WriteRegisterByte(RegisterType::D, 0x6C);
    WriteRegisterByte(RegisterType::E, 0x38);
    WriteRegisterFlag(0x10);
    WriteRegisterByte(RegisterType::H, 0x8E);
    WriteRegisterByte(RegisterType::L, 0x9F);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xD454, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x09);
    CheckRegisterByte(RegisterType::B, 0x6C);
    CheckRegisterByte(RegisterType::C, 0xF5);
    CheckRegisterByte(RegisterType::D, 0x6C);
    CheckRegisterByte(RegisterType::E, 0x38);
    CheckRegisterFlag(0x10);
    CheckRegisterByte(RegisterType::H, 0x8E);
    CheckRegisterByte(RegisterType::L, 0x9F);
    WriteRegisterWord(RegisterType::PC, 0xD455);
    WriteRegisterWord(RegisterType::SP, 0x455A);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xD454, 0x42);
}

void test_42_03D4()
{
    if (skip_test_42_03D4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x265D);
    WriteRegisterWord(RegisterType::SP, 0x9EB4);
    WriteRegisterByte(RegisterType::A, 0x45);
    WriteRegisterByte(RegisterType::B, 0xA7);
    WriteRegisterByte(RegisterType::C, 0x65);
    WriteRegisterByte(RegisterType::D, 0xA8);
    WriteRegisterByte(RegisterType::E, 0xF7);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x70);
    WriteRegisterByte(RegisterType::L, 0xA6);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x265D, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x45);
    CheckRegisterByte(RegisterType::B, 0xA8);
    CheckRegisterByte(RegisterType::C, 0x65);
    CheckRegisterByte(RegisterType::D, 0xA8);
    CheckRegisterByte(RegisterType::E, 0xF7);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x70);
    CheckRegisterByte(RegisterType::L, 0xA6);
    WriteRegisterWord(RegisterType::PC, 0x265E);
    WriteRegisterWord(RegisterType::SP, 0x9EB4);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x265D, 0x42);
}

void test_42_03D5()
{
    if (skip_test_42_03D5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x179B);
    WriteRegisterWord(RegisterType::SP, 0xAC65);
    WriteRegisterByte(RegisterType::A, 0x22);
    WriteRegisterByte(RegisterType::B, 0x28);
    WriteRegisterByte(RegisterType::C, 0x17);
    WriteRegisterByte(RegisterType::D, 0xF5);
    WriteRegisterByte(RegisterType::E, 0xBB);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x4A);
    WriteRegisterByte(RegisterType::L, 0x36);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x179B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x22);
    CheckRegisterByte(RegisterType::B, 0xF5);
    CheckRegisterByte(RegisterType::C, 0x17);
    CheckRegisterByte(RegisterType::D, 0xF5);
    CheckRegisterByte(RegisterType::E, 0xBB);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x4A);
    CheckRegisterByte(RegisterType::L, 0x36);
    WriteRegisterWord(RegisterType::PC, 0x179C);
    WriteRegisterWord(RegisterType::SP, 0xAC65);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x179B, 0x42);
}

void test_42_03D6()
{
    if (skip_test_42_03D6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x44B1);
    WriteRegisterWord(RegisterType::SP, 0xFD26);
    WriteRegisterByte(RegisterType::A, 0x11);
    WriteRegisterByte(RegisterType::B, 0xE1);
    WriteRegisterByte(RegisterType::C, 0x72);
    WriteRegisterByte(RegisterType::D, 0x47);
    WriteRegisterByte(RegisterType::E, 0xF1);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0xA1);
    WriteRegisterByte(RegisterType::L, 0x61);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x44B1, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x11);
    CheckRegisterByte(RegisterType::B, 0x47);
    CheckRegisterByte(RegisterType::C, 0x72);
    CheckRegisterByte(RegisterType::D, 0x47);
    CheckRegisterByte(RegisterType::E, 0xF1);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0xA1);
    CheckRegisterByte(RegisterType::L, 0x61);
    WriteRegisterWord(RegisterType::PC, 0x44B2);
    WriteRegisterWord(RegisterType::SP, 0xFD26);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x44B1, 0x42);
}

void test_42_03D7()
{
    if (skip_test_42_03D7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xBE8C);
    WriteRegisterWord(RegisterType::SP, 0xE598);
    WriteRegisterByte(RegisterType::A, 0x85);
    WriteRegisterByte(RegisterType::B, 0xB1);
    WriteRegisterByte(RegisterType::C, 0xAD);
    WriteRegisterByte(RegisterType::D, 0x35);
    WriteRegisterByte(RegisterType::E, 0x56);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0xBB);
    WriteRegisterByte(RegisterType::L, 0x1E);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xBE8C, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x85);
    CheckRegisterByte(RegisterType::B, 0x35);
    CheckRegisterByte(RegisterType::C, 0xAD);
    CheckRegisterByte(RegisterType::D, 0x35);
    CheckRegisterByte(RegisterType::E, 0x56);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0xBB);
    CheckRegisterByte(RegisterType::L, 0x1E);
    WriteRegisterWord(RegisterType::PC, 0xBE8D);
    WriteRegisterWord(RegisterType::SP, 0xE598);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xBE8C, 0x42);
}

void test_42_03D8()
{
    if (skip_test_42_03D8)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x01B5);
    WriteRegisterWord(RegisterType::SP, 0x07C7);
    WriteRegisterByte(RegisterType::A, 0xBD);
    WriteRegisterByte(RegisterType::B, 0x59);
    WriteRegisterByte(RegisterType::C, 0xDE);
    WriteRegisterByte(RegisterType::D, 0x98);
    WriteRegisterByte(RegisterType::E, 0x0D);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x75);
    WriteRegisterByte(RegisterType::L, 0xBA);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x01B5, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xBD);
    CheckRegisterByte(RegisterType::B, 0x98);
    CheckRegisterByte(RegisterType::C, 0xDE);
    CheckRegisterByte(RegisterType::D, 0x98);
    CheckRegisterByte(RegisterType::E, 0x0D);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x75);
    CheckRegisterByte(RegisterType::L, 0xBA);
    WriteRegisterWord(RegisterType::PC, 0x01B6);
    WriteRegisterWord(RegisterType::SP, 0x07C7);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x01B5, 0x42);
}

void test_42_03D9()
{
    if (skip_test_42_03D9)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x44DE);
    WriteRegisterWord(RegisterType::SP, 0x912A);
    WriteRegisterByte(RegisterType::A, 0xF0);
    WriteRegisterByte(RegisterType::B, 0xDA);
    WriteRegisterByte(RegisterType::C, 0x52);
    WriteRegisterByte(RegisterType::D, 0x71);
    WriteRegisterByte(RegisterType::E, 0x82);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x9A);
    WriteRegisterByte(RegisterType::L, 0x41);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x44DE, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xF0);
    CheckRegisterByte(RegisterType::B, 0x71);
    CheckRegisterByte(RegisterType::C, 0x52);
    CheckRegisterByte(RegisterType::D, 0x71);
    CheckRegisterByte(RegisterType::E, 0x82);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x9A);
    CheckRegisterByte(RegisterType::L, 0x41);
    WriteRegisterWord(RegisterType::PC, 0x44DF);
    WriteRegisterWord(RegisterType::SP, 0x912A);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x44DE, 0x42);
}

void test_42_03DA()
{
    if (skip_test_42_03DA)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5B55);
    WriteRegisterWord(RegisterType::SP, 0xD135);
    WriteRegisterByte(RegisterType::A, 0xB7);
    WriteRegisterByte(RegisterType::B, 0x90);
    WriteRegisterByte(RegisterType::C, 0xF8);
    WriteRegisterByte(RegisterType::D, 0x1A);
    WriteRegisterByte(RegisterType::E, 0x66);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0x9D);
    WriteRegisterByte(RegisterType::L, 0x12);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5B55, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xB7);
    CheckRegisterByte(RegisterType::B, 0x1A);
    CheckRegisterByte(RegisterType::C, 0xF8);
    CheckRegisterByte(RegisterType::D, 0x1A);
    CheckRegisterByte(RegisterType::E, 0x66);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0x9D);
    CheckRegisterByte(RegisterType::L, 0x12);
    WriteRegisterWord(RegisterType::PC, 0x5B56);
    WriteRegisterWord(RegisterType::SP, 0xD135);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x5B55, 0x42);
}

void test_42_03DB()
{
    if (skip_test_42_03DB)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xFCB2);
    WriteRegisterWord(RegisterType::SP, 0x3387);
    WriteRegisterByte(RegisterType::A, 0x90);
    WriteRegisterByte(RegisterType::B, 0xD3);
    WriteRegisterByte(RegisterType::C, 0xD4);
    WriteRegisterByte(RegisterType::D, 0x6F);
    WriteRegisterByte(RegisterType::E, 0xF5);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x9B);
    WriteRegisterByte(RegisterType::L, 0xB1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xFCB2, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x90);
    CheckRegisterByte(RegisterType::B, 0x6F);
    CheckRegisterByte(RegisterType::C, 0xD4);
    CheckRegisterByte(RegisterType::D, 0x6F);
    CheckRegisterByte(RegisterType::E, 0xF5);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x9B);
    CheckRegisterByte(RegisterType::L, 0xB1);
    WriteRegisterWord(RegisterType::PC, 0xFCB3);
    WriteRegisterWord(RegisterType::SP, 0x3387);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xFCB2, 0x42);
}

void test_42_03DC()
{
    if (skip_test_42_03DC)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x67B6);
    WriteRegisterWord(RegisterType::SP, 0xA3D0);
    WriteRegisterByte(RegisterType::A, 0x6D);
    WriteRegisterByte(RegisterType::B, 0xFC);
    WriteRegisterByte(RegisterType::C, 0xFF);
    WriteRegisterByte(RegisterType::D, 0x61);
    WriteRegisterByte(RegisterType::E, 0x6B);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x4F);
    WriteRegisterByte(RegisterType::L, 0xA3);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x67B6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x6D);
    CheckRegisterByte(RegisterType::B, 0x61);
    CheckRegisterByte(RegisterType::C, 0xFF);
    CheckRegisterByte(RegisterType::D, 0x61);
    CheckRegisterByte(RegisterType::E, 0x6B);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x4F);
    CheckRegisterByte(RegisterType::L, 0xA3);
    WriteRegisterWord(RegisterType::PC, 0x67B7);
    WriteRegisterWord(RegisterType::SP, 0xA3D0);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x67B6, 0x42);
}

void test_42_03DD()
{
    if (skip_test_42_03DD)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0DF4);
    WriteRegisterWord(RegisterType::SP, 0xE49D);
    WriteRegisterByte(RegisterType::A, 0x14);
    WriteRegisterByte(RegisterType::B, 0xB9);
    WriteRegisterByte(RegisterType::C, 0xF0);
    WriteRegisterByte(RegisterType::D, 0x9B);
    WriteRegisterByte(RegisterType::E, 0x62);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x68);
    WriteRegisterByte(RegisterType::L, 0x23);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0DF4, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x14);
    CheckRegisterByte(RegisterType::B, 0x9B);
    CheckRegisterByte(RegisterType::C, 0xF0);
    CheckRegisterByte(RegisterType::D, 0x9B);
    CheckRegisterByte(RegisterType::E, 0x62);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x68);
    CheckRegisterByte(RegisterType::L, 0x23);
    WriteRegisterWord(RegisterType::PC, 0x0DF5);
    WriteRegisterWord(RegisterType::SP, 0xE49D);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0DF4, 0x42);
}

void test_42_03DE()
{
    if (skip_test_42_03DE)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xC880);
    WriteRegisterWord(RegisterType::SP, 0x0E61);
    WriteRegisterByte(RegisterType::A, 0x1A);
    WriteRegisterByte(RegisterType::B, 0xCF);
    WriteRegisterByte(RegisterType::C, 0x76);
    WriteRegisterByte(RegisterType::D, 0xA8);
    WriteRegisterByte(RegisterType::E, 0xF1);
    WriteRegisterFlag(0xD0);
    WriteRegisterByte(RegisterType::H, 0x3C);
    WriteRegisterByte(RegisterType::L, 0x62);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0xC880, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x1A);
    CheckRegisterByte(RegisterType::B, 0xA8);
    CheckRegisterByte(RegisterType::C, 0x76);
    CheckRegisterByte(RegisterType::D, 0xA8);
    CheckRegisterByte(RegisterType::E, 0xF1);
    CheckRegisterFlag(0xD0);
    CheckRegisterByte(RegisterType::H, 0x3C);
    CheckRegisterByte(RegisterType::L, 0x62);
    WriteRegisterWord(RegisterType::PC, 0xC881);
    WriteRegisterWord(RegisterType::SP, 0x0E61);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xC880, 0x42);
}

void test_42_03DF()
{
    if (skip_test_42_03DF)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x5E4B);
    WriteRegisterWord(RegisterType::SP, 0x0935);
    WriteRegisterByte(RegisterType::A, 0x47);
    WriteRegisterByte(RegisterType::B, 0x10);
    WriteRegisterByte(RegisterType::C, 0xF1);
    WriteRegisterByte(RegisterType::D, 0x66);
    WriteRegisterByte(RegisterType::E, 0x8A);
    WriteRegisterFlag(0x80);
    WriteRegisterByte(RegisterType::H, 0x83);
    WriteRegisterByte(RegisterType::L, 0x1E);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x5E4B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x47);
    CheckRegisterByte(RegisterType::B, 0x66);
    CheckRegisterByte(RegisterType::C, 0xF1);
    CheckRegisterByte(RegisterType::D, 0x66);
    CheckRegisterByte(RegisterType::E, 0x8A);
    CheckRegisterFlag(0x80);
    CheckRegisterByte(RegisterType::H, 0x83);
    CheckRegisterByte(RegisterType::L, 0x1E);
    WriteRegisterWord(RegisterType::PC, 0x5E4C);
    WriteRegisterWord(RegisterType::SP, 0x0935);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x5E4B, 0x42);
}

void test_42_03E0()
{
    if (skip_test_42_03E0)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x2ADF);
    WriteRegisterWord(RegisterType::SP, 0x77A8);
    WriteRegisterByte(RegisterType::A, 0xA3);
    WriteRegisterByte(RegisterType::B, 0xB1);
    WriteRegisterByte(RegisterType::C, 0x0A);
    WriteRegisterByte(RegisterType::D, 0x66);
    WriteRegisterByte(RegisterType::E, 0xB3);
    WriteRegisterFlag(0x90);
    WriteRegisterByte(RegisterType::H, 0x27);
    WriteRegisterByte(RegisterType::L, 0x40);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x2ADF, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xA3);
    CheckRegisterByte(RegisterType::B, 0x66);
    CheckRegisterByte(RegisterType::C, 0x0A);
    CheckRegisterByte(RegisterType::D, 0x66);
    CheckRegisterByte(RegisterType::E, 0xB3);
    CheckRegisterFlag(0x90);
    CheckRegisterByte(RegisterType::H, 0x27);
    CheckRegisterByte(RegisterType::L, 0x40);
    WriteRegisterWord(RegisterType::PC, 0x2AE0);
    WriteRegisterWord(RegisterType::SP, 0x77A8);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x2ADF, 0x42);
}

void test_42_03E1()
{
    if (skip_test_42_03E1)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xE12B);
    WriteRegisterWord(RegisterType::SP, 0x9126);
    WriteRegisterByte(RegisterType::A, 0xC1);
    WriteRegisterByte(RegisterType::B, 0x30);
    WriteRegisterByte(RegisterType::C, 0xAA);
    WriteRegisterByte(RegisterType::D, 0x2A);
    WriteRegisterByte(RegisterType::E, 0xA5);
    WriteRegisterFlag(0xA0);
    WriteRegisterByte(RegisterType::H, 0x08);
    WriteRegisterByte(RegisterType::L, 0x7A);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xE12B, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xC1);
    CheckRegisterByte(RegisterType::B, 0x2A);
    CheckRegisterByte(RegisterType::C, 0xAA);
    CheckRegisterByte(RegisterType::D, 0x2A);
    CheckRegisterByte(RegisterType::E, 0xA5);
    CheckRegisterFlag(0xA0);
    CheckRegisterByte(RegisterType::H, 0x08);
    CheckRegisterByte(RegisterType::L, 0x7A);
    WriteRegisterWord(RegisterType::PC, 0xE12C);
    WriteRegisterWord(RegisterType::SP, 0x9126);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xE12B, 0x42);
}

void test_42_03E2()
{
    if (skip_test_42_03E2)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x69C6);
    WriteRegisterWord(RegisterType::SP, 0x8A33);
    WriteRegisterByte(RegisterType::A, 0x3B);
    WriteRegisterByte(RegisterType::B, 0x50);
    WriteRegisterByte(RegisterType::C, 0xC3);
    WriteRegisterByte(RegisterType::D, 0x7C);
    WriteRegisterByte(RegisterType::E, 0x73);
    WriteRegisterFlag(0xB0);
    WriteRegisterByte(RegisterType::H, 0xB3);
    WriteRegisterByte(RegisterType::L, 0x18);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x69C6, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x3B);
    CheckRegisterByte(RegisterType::B, 0x7C);
    CheckRegisterByte(RegisterType::C, 0xC3);
    CheckRegisterByte(RegisterType::D, 0x7C);
    CheckRegisterByte(RegisterType::E, 0x73);
    CheckRegisterFlag(0xB0);
    CheckRegisterByte(RegisterType::H, 0xB3);
    CheckRegisterByte(RegisterType::L, 0x18);
    WriteRegisterWord(RegisterType::PC, 0x69C7);
    WriteRegisterWord(RegisterType::SP, 0x8A33);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0x69C6, 0x42);
}

void test_42_03E3()
{
    if (skip_test_42_03E3)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xEE89);
    WriteRegisterWord(RegisterType::SP, 0x1EDD);
    WriteRegisterByte(RegisterType::A, 0xDA);
    WriteRegisterByte(RegisterType::B, 0x02);
    WriteRegisterByte(RegisterType::C, 0x83);
    WriteRegisterByte(RegisterType::D, 0x17);
    WriteRegisterByte(RegisterType::E, 0xF2);
    WriteRegisterFlag(0x60);
    WriteRegisterByte(RegisterType::H, 0x29);
    WriteRegisterByte(RegisterType::L, 0xDF);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xEE89, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xDA);
    CheckRegisterByte(RegisterType::B, 0x17);
    CheckRegisterByte(RegisterType::C, 0x83);
    CheckRegisterByte(RegisterType::D, 0x17);
    CheckRegisterByte(RegisterType::E, 0xF2);
    CheckRegisterFlag(0x60);
    CheckRegisterByte(RegisterType::H, 0x29);
    CheckRegisterByte(RegisterType::L, 0xDF);
    WriteRegisterWord(RegisterType::PC, 0xEE8A);
    WriteRegisterWord(RegisterType::SP, 0x1EDD);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0xEE89, 0x42);
}

void test_42_03E4()
{
    if (skip_test_42_03E4)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x0BA0);
    WriteRegisterWord(RegisterType::SP, 0xD957);
    WriteRegisterByte(RegisterType::A, 0x30);
    WriteRegisterByte(RegisterType::B, 0x3A);
    WriteRegisterByte(RegisterType::C, 0x40);
    WriteRegisterByte(RegisterType::D, 0x44);
    WriteRegisterByte(RegisterType::E, 0x80);
    WriteRegisterFlag(0x40);
    WriteRegisterByte(RegisterType::H, 0x41);
    WriteRegisterByte(RegisterType::L, 0x4D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0x0BA0, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x30);
    CheckRegisterByte(RegisterType::B, 0x44);
    CheckRegisterByte(RegisterType::C, 0x40);
    CheckRegisterByte(RegisterType::D, 0x44);
    CheckRegisterByte(RegisterType::E, 0x80);
    CheckRegisterFlag(0x40);
    CheckRegisterByte(RegisterType::H, 0x41);
    CheckRegisterByte(RegisterType::L, 0x4D);
    WriteRegisterWord(RegisterType::PC, 0x0BA1);
    WriteRegisterWord(RegisterType::SP, 0xD957);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x0BA0, 0x42);
}

void test_42_03E5()
{
    if (skip_test_42_03E5)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0xF961);
    WriteRegisterWord(RegisterType::SP, 0x0FED);
    WriteRegisterByte(RegisterType::A, 0xFB);
    WriteRegisterByte(RegisterType::B, 0x83);
    WriteRegisterByte(RegisterType::C, 0xE4);
    WriteRegisterByte(RegisterType::D, 0x2E);
    WriteRegisterByte(RegisterType::E, 0xF8);
    WriteRegisterFlag(0x50);
    WriteRegisterByte(RegisterType::H, 0xD6);
    WriteRegisterByte(RegisterType::L, 0xB1);
    mmap.EnableIME();
    WriteRegisterByte(RegisterType::IE, 0x01);
    WriteMemory(0xF961, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0xFB);
    CheckRegisterByte(RegisterType::B, 0x2E);
    CheckRegisterByte(RegisterType::C, 0xE4);
    CheckRegisterByte(RegisterType::D, 0x2E);
    CheckRegisterByte(RegisterType::E, 0xF8);
    CheckRegisterFlag(0x50);
    CheckRegisterByte(RegisterType::H, 0xD6);
    CheckRegisterByte(RegisterType::L, 0xB1);
    WriteRegisterWord(RegisterType::PC, 0xF962);
    WriteRegisterWord(RegisterType::SP, 0x0FED);
    TEST_ASSERT(mmap.IMEEnabled());
    CheckMemory(0xF961, 0x42);
}

void test_42_03E6()
{
    if (skip_test_42_03E6)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x517F);
    WriteRegisterWord(RegisterType::SP, 0x5369);
    WriteRegisterByte(RegisterType::A, 0x43);
    WriteRegisterByte(RegisterType::B, 0x09);
    WriteRegisterByte(RegisterType::C, 0x8A);
    WriteRegisterByte(RegisterType::D, 0xF2);
    WriteRegisterByte(RegisterType::E, 0xDB);
    WriteRegisterFlag(0x20);
    WriteRegisterByte(RegisterType::H, 0x3C);
    WriteRegisterByte(RegisterType::L, 0xA1);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x517F, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x43);
    CheckRegisterByte(RegisterType::B, 0xF2);
    CheckRegisterByte(RegisterType::C, 0x8A);
    CheckRegisterByte(RegisterType::D, 0xF2);
    CheckRegisterByte(RegisterType::E, 0xDB);
    CheckRegisterFlag(0x20);
    CheckRegisterByte(RegisterType::H, 0x3C);
    CheckRegisterByte(RegisterType::L, 0xA1);
    WriteRegisterWord(RegisterType::PC, 0x5180);
    WriteRegisterWord(RegisterType::SP, 0x5369);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x517F, 0x42);
}

void test_42_03E7()
{
    if (skip_test_42_03E7)
    {
        TEST_SKIP("Skipping");
        return;
    }
    mmap.Reset();
    TEST_ASSERT(mmap.Initialize(MaxRomBankCount, MaxVramBankCount, MaxEramBankCount, MaxWramBankCount).IsSuccess());

    // Initial state

    WriteRegisterWord(RegisterType::PC, 0x1E0A);
    WriteRegisterWord(RegisterType::SP, 0x926C);
    WriteRegisterByte(RegisterType::A, 0x4D);
    WriteRegisterByte(RegisterType::B, 0x47);
    WriteRegisterByte(RegisterType::C, 0x66);
    WriteRegisterByte(RegisterType::D, 0x27);
    WriteRegisterByte(RegisterType::E, 0xED);
    WriteRegisterFlag(0xE0);
    WriteRegisterByte(RegisterType::H, 0xF6);
    WriteRegisterByte(RegisterType::L, 0x0D);
    mmap.DisableIME();
    WriteRegisterByte(RegisterType::IE, 0x00);
    WriteMemory(0x1E0A, 0x42);

    // Execute single step
    {
         auto resultByte = mmap.ReadByte(mmap.ReadPC());
         TEST_ASSERT(resultByte.IsSuccess());
         auto ticks = instruction::InstructionRegistryNoPrefix::Execute(static_cast<const Byte&>(resultByte), mmap);
         TEST_ASSERT(ticks == instruction::InstructionRegistryNoPrefix::Ticks[static_cast<const Byte&>(resultByte)]);
         TEST_ASSERT(ticks == 4);
    }

    // Final state
            
    CheckRegisterByte(RegisterType::A, 0x4D);
    CheckRegisterByte(RegisterType::B, 0x27);
    CheckRegisterByte(RegisterType::C, 0x66);
    CheckRegisterByte(RegisterType::D, 0x27);
    CheckRegisterByte(RegisterType::E, 0xED);
    CheckRegisterFlag(0xE0);
    CheckRegisterByte(RegisterType::H, 0xF6);
    CheckRegisterByte(RegisterType::L, 0x0D);
    WriteRegisterWord(RegisterType::PC, 0x1E0B);
    WriteRegisterWord(RegisterType::SP, 0x926C);
    TEST_ASSERT(!mmap.IMEEnabled());
    CheckMemory(0x1E0A, 0x42);
}
