<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="TCSR" description="SAI Transmit Control Register">
    <alias type="CMSIS" value="TCSR"/>
    <bit_field offset="0" width="1" name="FRDE" access="RW" reset_value="0" description="FIFO Request DMA Enable">
      <alias type="CMSIS" value="I2S_TCSR_FRDE(x)"/>
      <bit_field_value name="TCSR_FRDE_0b0" value="0b0" description="Disables the DMA request."/>
      <bit_field_value name="TCSR_FRDE_0b1" value="0b1" description="Enables the DMA request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="FWDE" access="RW" reset_value="0" description="FIFO Warning DMA Enable">
      <alias type="CMSIS" value="I2S_TCSR_FWDE(x)"/>
      <bit_field_value name="TCSR_FWDE_0b0" value="0b0" description="Disables the DMA request."/>
      <bit_field_value name="TCSR_FWDE_0b1" value="0b1" description="Enables the DMA request."/>
    </bit_field>
    <reserved_bit_field offset="2" width="3" reset_value="0"/>
    <reserved_bit_field offset="5" width="3" reset_value="0"/>
    <bit_field offset="8" width="1" name="FRIE" access="RW" reset_value="0" description="FIFO Request Interrupt Enable">
      <alias type="CMSIS" value="I2S_TCSR_FRIE(x)"/>
      <bit_field_value name="TCSR_FRIE_0b0" value="0b0" description="Disables the interrupt."/>
      <bit_field_value name="TCSR_FRIE_0b1" value="0b1" description="Enables the interrupt."/>
    </bit_field>
    <bit_field offset="9" width="1" name="FWIE" access="RW" reset_value="0" description="FIFO Warning Interrupt Enable">
      <alias type="CMSIS" value="I2S_TCSR_FWIE(x)"/>
      <bit_field_value name="TCSR_FWIE_0b0" value="0b0" description="Disables the interrupt."/>
      <bit_field_value name="TCSR_FWIE_0b1" value="0b1" description="Enables the interrupt."/>
    </bit_field>
    <bit_field offset="10" width="1" name="FEIE" access="RW" reset_value="0" description="FIFO Error Interrupt Enable">
      <alias type="CMSIS" value="I2S_TCSR_FEIE(x)"/>
      <bit_field_value name="TCSR_FEIE_0b0" value="0b0" description="Disables the interrupt."/>
      <bit_field_value name="TCSR_FEIE_0b1" value="0b1" description="Enables the interrupt."/>
    </bit_field>
    <bit_field offset="11" width="1" name="SEIE" access="RW" reset_value="0" description="Sync Error Interrupt Enable">
      <alias type="CMSIS" value="I2S_TCSR_SEIE(x)"/>
      <bit_field_value name="TCSR_SEIE_0b0" value="0b0" description="Disables interrupt."/>
      <bit_field_value name="TCSR_SEIE_0b1" value="0b1" description="Enables interrupt."/>
    </bit_field>
    <bit_field offset="12" width="1" name="WSIE" access="RW" reset_value="0" description="Word Start Interrupt Enable">
      <alias type="CMSIS" value="I2S_TCSR_WSIE(x)"/>
      <bit_field_value name="TCSR_WSIE_0b0" value="0b0" description="Disables interrupt."/>
      <bit_field_value name="TCSR_WSIE_0b1" value="0b1" description="Enables interrupt."/>
    </bit_field>
    <reserved_bit_field offset="13" width="3" reset_value="0"/>
    <bit_field offset="16" width="1" name="FRF" access="RO" reset_value="0" description="FIFO Request Flag">
      <alias type="CMSIS" value="I2S_TCSR_FRF(x)"/>
      <bit_field_value name="TCSR_FRF_0b0" value="0b0" description="Transmit FIFO watermark has not been reached."/>
      <bit_field_value name="TCSR_FRF_0b1" value="0b1" description="Transmit FIFO watermark has been reached."/>
    </bit_field>
    <bit_field offset="17" width="1" name="FWF" access="RO" reset_value="0" description="FIFO Warning Flag">
      <alias type="CMSIS" value="I2S_TCSR_FWF(x)"/>
      <bit_field_value name="TCSR_FWF_0b0" value="0b0" description="No enabled transmit FIFO is empty."/>
      <bit_field_value name="TCSR_FWF_0b1" value="0b1" description="Enabled transmit FIFO is empty."/>
    </bit_field>
    <bit_field offset="18" width="1" name="FEF" access="W1C" reset_value="0" description="FIFO Error Flag">
      <alias type="CMSIS" value="I2S_TCSR_FEF(x)"/>
      <bit_field_value name="TCSR_FEF_0b0" value="0b0" description="Transmit underrun not detected."/>
      <bit_field_value name="TCSR_FEF_0b1" value="0b1" description="Transmit underrun detected."/>
    </bit_field>
    <bit_field offset="19" width="1" name="SEF" access="W1C" reset_value="0" description="Sync Error Flag">
      <alias type="CMSIS" value="I2S_TCSR_SEF(x)"/>
      <bit_field_value name="TCSR_SEF_0b0" value="0b0" description="Sync error not detected."/>
      <bit_field_value name="TCSR_SEF_0b1" value="0b1" description="Frame sync error detected."/>
    </bit_field>
    <bit_field offset="20" width="1" name="WSF" access="W1C" reset_value="0" description="Word Start Flag">
      <alias type="CMSIS" value="I2S_TCSR_WSF(x)"/>
      <bit_field_value name="TCSR_WSF_0b0" value="0b0" description="Start of word not detected."/>
      <bit_field_value name="TCSR_WSF_0b1" value="0b1" description="Start of word detected."/>
    </bit_field>
    <reserved_bit_field offset="21" width="3" reset_value="0"/>
    <bit_field offset="24" width="1" name="SR" access="RW" reset_value="0" description="Software Reset">
      <alias type="CMSIS" value="I2S_TCSR_SR(x)"/>
      <bit_field_value name="TCSR_SR_0b0" value="0b0" description="No effect."/>
      <bit_field_value name="TCSR_SR_0b1" value="0b1" description="Software reset."/>
    </bit_field>
    <bit_field offset="25" width="1" name="FR" access="WORZ" reset_value="0" description="FIFO Reset">
      <alias type="CMSIS" value="I2S_TCSR_FR(x)"/>
      <bit_field_value name="TCSR_FR_0b0" value="0b0" description="No effect."/>
      <bit_field_value name="TCSR_FR_0b1" value="0b1" description="FIFO reset."/>
    </bit_field>
    <reserved_bit_field offset="26" width="2" reset_value="0"/>
    <bit_field offset="28" width="1" name="BCE" access="RW" reset_value="0" description="Bit Clock Enable">
      <alias type="CMSIS" value="I2S_TCSR_BCE(x)"/>
      <bit_field_value name="TCSR_BCE_0b0" value="0b0" description="Transmit bit clock is disabled."/>
      <bit_field_value name="TCSR_BCE_0b1" value="0b1" description="Transmit bit clock is enabled."/>
    </bit_field>
    <bit_field offset="29" width="1" name="DBGE" access="RW" reset_value="0" description="Debug Enable">
      <alias type="CMSIS" value="I2S_TCSR_DBGE(x)"/>
      <bit_field_value name="TCSR_DBGE_0b0" value="0b0" description="Transmitter is disabled in Debug mode, after completing the current frame."/>
      <bit_field_value name="TCSR_DBGE_0b1" value="0b1" description="Transmitter is enabled in Debug mode."/>
    </bit_field>
    <bit_field offset="30" width="1" name="STOPE" access="RW" reset_value="0" description="Stop Enable">
      <alias type="CMSIS" value="I2S_TCSR_STOPE(x)"/>
      <bit_field_value name="TCSR_STOPE_0b0" value="0b0" description="Transmitter disabled in Stop mode."/>
      <bit_field_value name="TCSR_STOPE_0b1" value="0b1" description="Transmitter enabled in Stop mode."/>
    </bit_field>
    <bit_field offset="31" width="1" name="TE" access="RW" reset_value="0" description="Transmitter Enable">
      <alias type="CMSIS" value="I2S_TCSR_TE(x)"/>
      <bit_field_value name="TCSR_TE_0b0" value="0b0" description="Transmitter is disabled."/>
      <bit_field_value name="TCSR_TE_0b1" value="0b1" description="Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame."/>
    </bit_field>
  </register>
  <register offset="0x4" width="32" name="TCR1" description="SAI Transmit Configuration 1 Register">
    <alias type="CMSIS" value="TCR1"/>
    <bit_field offset="0" width="3" name="TFW" access="RW" reset_value="0" description="Transmit FIFO Watermark">
      <alias type="CMSIS" value="I2S_TCR1_TFW(x)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="29" reset_value="0"/>
  </register>
  <register offset="0x8" width="32" name="TCR2" description="SAI Transmit Configuration 2 Register">
    <alias type="CMSIS" value="TCR2"/>
    <bit_field offset="0" width="8" name="DIV" access="RW" reset_value="0" description="Bit Clock Divide">
      <alias type="CMSIS" value="I2S_TCR2_DIV(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="16" reset_value="0"/>
    <bit_field offset="24" width="1" name="BCD" access="RW" reset_value="0" description="Bit Clock Direction">
      <alias type="CMSIS" value="I2S_TCR2_BCD(x)"/>
      <bit_field_value name="TCR2_BCD_0b0" value="0b0" description="Bit clock is generated externally in Slave mode."/>
      <bit_field_value name="TCR2_BCD_0b1" value="0b1" description="Bit clock is generated internally in Master mode."/>
    </bit_field>
    <bit_field offset="25" width="1" name="BCP" access="RW" reset_value="0" description="Bit Clock Polarity">
      <alias type="CMSIS" value="I2S_TCR2_BCP(x)"/>
      <bit_field_value name="TCR2_BCP_0b0" value="0b0" description="Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge."/>
      <bit_field_value name="TCR2_BCP_0b1" value="0b1" description="Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge."/>
    </bit_field>
    <bit_field offset="26" width="2" name="MSEL" access="RW" reset_value="0" description="MCLK Select">
      <alias type="CMSIS" value="I2S_TCR2_MSEL(x)"/>
      <bit_field_value name="TCR2_MSEL_0b00" value="0b00" description="Bus Clock selected."/>
      <bit_field_value name="TCR2_MSEL_0b01" value="0b01" description="Master Clock (MCLK) 1 option selected."/>
      <bit_field_value name="TCR2_MSEL_0b10" value="0b10" description="Master Clock (MCLK) 2 option selected."/>
      <bit_field_value name="TCR2_MSEL_0b11" value="0b11" description="Master Clock (MCLK) 3 option selected."/>
    </bit_field>
    <bit_field offset="28" width="1" name="BCI" access="RW" reset_value="0" description="Bit Clock Input">
      <alias type="CMSIS" value="I2S_TCR2_BCI(x)"/>
      <bit_field_value name="TCR2_BCI_0b0" value="0b0" description="No effect."/>
      <bit_field_value name="TCR2_BCI_0b1" value="0b1" description="Internal logic is clocked as if bit clock was externally generated."/>
    </bit_field>
    <bit_field offset="29" width="1" name="BCS" access="RW" reset_value="0" description="Bit Clock Swap">
      <alias type="CMSIS" value="I2S_TCR2_BCS(x)"/>
      <bit_field_value name="TCR2_BCS_0b0" value="0b0" description="Use the normal bit clock source."/>
      <bit_field_value name="TCR2_BCS_0b1" value="0b1" description="Swap the bit clock source."/>
    </bit_field>
    <bit_field offset="30" width="2" name="SYNC" access="RW" reset_value="0" description="Synchronous Mode">
      <alias type="CMSIS" value="I2S_TCR2_SYNC(x)"/>
      <bit_field_value name="TCR2_SYNC_0b00" value="0b00" description="Asynchronous mode."/>
      <bit_field_value name="TCR2_SYNC_0b01" value="0b01" description="Synchronous with receiver."/>
      <bit_field_value name="TCR2_SYNC_0b10" value="0b10" description="Synchronous with another SAI transmitter."/>
      <bit_field_value name="TCR2_SYNC_0b11" value="0b11" description="Synchronous with another SAI receiver."/>
    </bit_field>
  </register>
  <register offset="0xC" width="32" name="TCR3" description="SAI Transmit Configuration 3 Register">
    <alias type="CMSIS" value="TCR3"/>
    <bit_field offset="0" width="5" name="WDFL" access="RW" reset_value="0" description="Word Flag Configuration">
      <alias type="CMSIS" value="I2S_TCR3_WDFL(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="11" reset_value="0"/>
    <bit_field offset="16" width="2" name="TCE" access="RW" reset_value="0" description="Transmit Channel Enable">
      <alias type="CMSIS" value="I2S_TCR3_TCE(x)"/>
      <bit_field_value name="TCR3_TCE_0b00" value="0b00" description="Transmit data channel N is disabled."/>
      <bit_field_value name="TCR3_TCE_0b01" value="0b01" description="Transmit data channel N is enabled."/>
    </bit_field>
    <reserved_bit_field offset="18" width="6" reset_value="0"/>
    <bit_field offset="24" width="2" name="CFR" access="WORZ" reset_value="0" description="Channel FIFO Reset">
      <alias type="CMSIS" value="I2S_TCR3_CFR(x)"/>
      <bit_field_value name="TCR3_CFR_0b00" value="0b00" description="No effect."/>
      <bit_field_value name="TCR3_CFR_0b01" value="0b01" description="Transmit data channel N FIFO is reset."/>
    </bit_field>
    <reserved_bit_field offset="26" width="6" reset_value="0"/>
  </register>
  <register offset="0x10" width="32" name="TCR4" description="SAI Transmit Configuration 4 Register">
    <alias type="CMSIS" value="TCR4"/>
    <bit_field offset="0" width="1" name="FSD" access="RW" reset_value="0" description="Frame Sync Direction">
      <alias type="CMSIS" value="I2S_TCR4_FSD(x)"/>
      <bit_field_value name="TCR4_FSD_0b0" value="0b0" description="Frame sync is generated externally in Slave mode."/>
      <bit_field_value name="TCR4_FSD_0b1" value="0b1" description="Frame sync is generated internally in Master mode."/>
    </bit_field>
    <bit_field offset="1" width="1" name="FSP" access="RW" reset_value="0" description="Frame Sync Polarity">
      <alias type="CMSIS" value="I2S_TCR4_FSP(x)"/>
      <bit_field_value name="TCR4_FSP_0b0" value="0b0" description="Frame sync is active high."/>
      <bit_field_value name="TCR4_FSP_0b1" value="0b1" description="Frame sync is active low."/>
    </bit_field>
    <bit_field offset="2" width="1" name="ONDEM" access="RW" reset_value="0" description="On Demand Mode">
      <alias type="CMSIS" value="I2S_TCR4_ONDEM(x)"/>
      <bit_field_value name="TCR4_ONDEM_0b0" value="0b0" description="Internal frame sync is generated continuously."/>
      <bit_field_value name="TCR4_ONDEM_0b1" value="0b1" description="Internal frame sync is generated when the FIFO warning flag is clear."/>
    </bit_field>
    <bit_field offset="3" width="1" name="FSE" access="RW" reset_value="0" description="Frame Sync Early">
      <alias type="CMSIS" value="I2S_TCR4_FSE(x)"/>
      <bit_field_value name="TCR4_FSE_0b0" value="0b0" description="Frame sync asserts with the first bit of the frame."/>
      <bit_field_value name="TCR4_FSE_0b1" value="0b1" description="Frame sync asserts one bit before the first bit of the frame."/>
    </bit_field>
    <bit_field offset="4" width="1" name="MF" access="RW" reset_value="0" description="MSB First">
      <alias type="CMSIS" value="I2S_TCR4_MF(x)"/>
      <bit_field_value name="TCR4_MF_0b0" value="0b0" description="LSB is transmitted first."/>
      <bit_field_value name="TCR4_MF_0b1" value="0b1" description="MSB is transmitted first."/>
    </bit_field>
    <reserved_bit_field offset="5" width="3" reset_value="0"/>
    <bit_field offset="8" width="5" name="SYWD" access="RW" reset_value="0" description="Sync Width">
      <alias type="CMSIS" value="I2S_TCR4_SYWD(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="3" reset_value="0"/>
    <bit_field offset="16" width="5" name="FRSZ" access="RW" reset_value="0" description="Frame size">
      <alias type="CMSIS" value="I2S_TCR4_FRSZ(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="3" reset_value="0"/>
    <bit_field offset="24" width="2" name="FPACK" access="RW" reset_value="0" description="FIFO Packing Mode">
      <alias type="CMSIS" value="I2S_TCR4_FPACK(x)"/>
      <bit_field_value name="TCR4_FPACK_0b00" value="0b00" description="FIFO packing is disabled"/>
      <bit_field_value name="TCR4_FPACK_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCR4_FPACK_0b10" value="0b10" description="8-bit FIFO packing is enabled"/>
      <bit_field_value name="TCR4_FPACK_0b11" value="0b11" description="16-bit FIFO packing is enabled"/>
    </bit_field>
    <bit_field offset="26" width="2" name="FCOMB" access="RW" reset_value="0" description="FIFO Combine Mode">
      <alias type="CMSIS" value="I2S_TCR4_FCOMB(x)"/>
      <bit_field_value name="TCR4_FCOMB_0b00" value="0b00" description="FIFO combine mode disabled."/>
      <bit_field_value name="TCR4_FCOMB_0b01" value="0b01" description="FIFO combine mode enabled on FIFO reads (from transmit shift registers)."/>
      <bit_field_value name="TCR4_FCOMB_0b10" value="0b10" description="FIFO combine mode enabled on FIFO writes (by software)."/>
      <bit_field_value name="TCR4_FCOMB_0b11" value="0b11" description="FIFO combine mode enabled on FIFO reads (from transmit shift registers) and writes (by software)."/>
    </bit_field>
    <bit_field offset="28" width="1" name="FCONT" access="RW" reset_value="0" description="FIFO Continue on Error">
      <alias type="CMSIS" value="I2S_TCR4_FCONT(x)"/>
      <bit_field_value name="TCR4_FCONT_0b0" value="0b0" description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared."/>
      <bit_field_value name="TCR4_FCONT_0b1" value="0b1" description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared."/>
    </bit_field>
    <reserved_bit_field offset="29" width="3" reset_value="0"/>
  </register>
  <register offset="0x14" width="32" name="TCR5" description="SAI Transmit Configuration 5 Register">
    <alias type="CMSIS" value="TCR5"/>
    <reserved_bit_field offset="0" width="8" reset_value="0"/>
    <bit_field offset="8" width="5" name="FBT" access="RW" reset_value="0" description="First Bit Shifted">
      <alias type="CMSIS" value="I2S_TCR5_FBT(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="3" reset_value="0"/>
    <bit_field offset="16" width="5" name="W0W" access="RW" reset_value="0" description="Word 0 Width">
      <alias type="CMSIS" value="I2S_TCR5_W0W(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="3" reset_value="0"/>
    <bit_field offset="24" width="5" name="WNW" access="RW" reset_value="0" description="Word N Width">
      <alias type="CMSIS" value="I2S_TCR5_WNW(x)"/>
    </bit_field>
    <reserved_bit_field offset="29" width="3" reset_value="0"/>
  </register>
  <register offset="0x20" width="32" name="TDR0" description="SAI Transmit Data Register">
    <alias type="CMSIS" value="TDR[0]"/>
    <bit_field offset="0" width="32" name="TDR" access="WORZ" reset_value="0" description="Transmit Data Register">
      <alias type="CMSIS" value="I2S_TDR_TDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x24" width="32" name="TDR1" description="SAI Transmit Data Register">
    <alias type="CMSIS" value="TDR[1]"/>
    <bit_field offset="0" width="32" name="TDR" access="WORZ" reset_value="0" description="Transmit Data Register">
      <alias type="CMSIS" value="I2S_TDR_TDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x40" width="32" name="TFR0" description="SAI Transmit FIFO Register">
    <alias type="CMSIS" value="TFR[0]"/>
    <bit_field offset="0" width="4" name="RFP" access="RO" reset_value="0" description="Read FIFO Pointer">
      <alias type="CMSIS" value="I2S_TFR_RFP(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="12" reset_value="0"/>
    <bit_field offset="16" width="4" name="WFP" access="RO" reset_value="0" description="Write FIFO Pointer">
      <alias type="CMSIS" value="I2S_TFR_WFP(x)"/>
    </bit_field>
    <reserved_bit_field offset="20" width="11" reset_value="0"/>
    <bit_field offset="31" width="1" name="WCP" access="RO" reset_value="0" description="Write Channel Pointer">
      <alias type="CMSIS" value="I2S_TFR_WCP(x)"/>
      <bit_field_value name="TFR_WCP_0b0" value="0b0" description="No effect."/>
      <bit_field_value name="TFR_WCP_0b1" value="0b1" description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write."/>
    </bit_field>
  </register>
  <register offset="0x44" width="32" name="TFR1" description="SAI Transmit FIFO Register">
    <alias type="CMSIS" value="TFR[1]"/>
    <bit_field offset="0" width="4" name="RFP" access="RO" reset_value="0" description="Read FIFO Pointer">
      <alias type="CMSIS" value="I2S_TFR_RFP(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="12" reset_value="0"/>
    <bit_field offset="16" width="4" name="WFP" access="RO" reset_value="0" description="Write FIFO Pointer">
      <alias type="CMSIS" value="I2S_TFR_WFP(x)"/>
    </bit_field>
    <reserved_bit_field offset="20" width="11" reset_value="0"/>
    <bit_field offset="31" width="1" name="WCP" access="RO" reset_value="0" description="Write Channel Pointer">
      <alias type="CMSIS" value="I2S_TFR_WCP(x)"/>
      <bit_field_value name="TFR_WCP_0b0" value="0b0" description="No effect."/>
      <bit_field_value name="TFR_WCP_0b1" value="0b1" description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write."/>
    </bit_field>
  </register>
  <register offset="0x60" width="32" name="TMR" description="SAI Transmit Mask Register">
    <alias type="CMSIS" value="TMR"/>
    <bit_field_array offset="0" width="32" item_width="1" name="TWM" access="RW" reset_value="0" description="Transmit Word Mask">
      <alias type="CMSIS" value="I2S_TMR_TWM(x)"/>
      <bit_field_value name="TMR_TWM_0b00000000000000000000000000000000" value="0b0" description="Word N is enabled."/>
      <bit_field_value name="TMR_TWM_0b00000000000000000000000000000001" value="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked."/>
    </bit_field_array>
  </register>
  <register offset="0x80" width="32" name="RCSR" description="SAI Receive Control Register">
    <alias type="CMSIS" value="RCSR"/>
    <bit_field offset="0" width="1" name="FRDE" access="RW" reset_value="0" description="FIFO Request DMA Enable">
      <alias type="CMSIS" value="I2S_RCSR_FRDE(x)"/>
      <bit_field_value name="RCSR_FRDE_0b0" value="0b0" description="Disables the DMA request."/>
      <bit_field_value name="RCSR_FRDE_0b1" value="0b1" description="Enables the DMA request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="FWDE" access="RW" reset_value="0" description="FIFO Warning DMA Enable">
      <alias type="CMSIS" value="I2S_RCSR_FWDE(x)"/>
      <bit_field_value name="RCSR_FWDE_0b0" value="0b0" description="Disables the DMA request."/>
      <bit_field_value name="RCSR_FWDE_0b1" value="0b1" description="Enables the DMA request."/>
    </bit_field>
    <reserved_bit_field offset="2" width="3" reset_value="0"/>
    <reserved_bit_field offset="5" width="3" reset_value="0"/>
    <bit_field offset="8" width="1" name="FRIE" access="RW" reset_value="0" description="FIFO Request Interrupt Enable">
      <alias type="CMSIS" value="I2S_RCSR_FRIE(x)"/>
      <bit_field_value name="RCSR_FRIE_0b0" value="0b0" description="Disables the interrupt."/>
      <bit_field_value name="RCSR_FRIE_0b1" value="0b1" description="Enables the interrupt."/>
    </bit_field>
    <bit_field offset="9" width="1" name="FWIE" access="RW" reset_value="0" description="FIFO Warning Interrupt Enable">
      <alias type="CMSIS" value="I2S_RCSR_FWIE(x)"/>
      <bit_field_value name="RCSR_FWIE_0b0" value="0b0" description="Disables the interrupt."/>
      <bit_field_value name="RCSR_FWIE_0b1" value="0b1" description="Enables the interrupt."/>
    </bit_field>
    <bit_field offset="10" width="1" name="FEIE" access="RW" reset_value="0" description="FIFO Error Interrupt Enable">
      <alias type="CMSIS" value="I2S_RCSR_FEIE(x)"/>
      <bit_field_value name="RCSR_FEIE_0b0" value="0b0" description="Disables the interrupt."/>
      <bit_field_value name="RCSR_FEIE_0b1" value="0b1" description="Enables the interrupt."/>
    </bit_field>
    <bit_field offset="11" width="1" name="SEIE" access="RW" reset_value="0" description="Sync Error Interrupt Enable">
      <alias type="CMSIS" value="I2S_RCSR_SEIE(x)"/>
      <bit_field_value name="RCSR_SEIE_0b0" value="0b0" description="Disables interrupt."/>
      <bit_field_value name="RCSR_SEIE_0b1" value="0b1" description="Enables interrupt."/>
    </bit_field>
    <bit_field offset="12" width="1" name="WSIE" access="RW" reset_value="0" description="Word Start Interrupt Enable">
      <alias type="CMSIS" value="I2S_RCSR_WSIE(x)"/>
      <bit_field_value name="RCSR_WSIE_0b0" value="0b0" description="Disables interrupt."/>
      <bit_field_value name="RCSR_WSIE_0b1" value="0b1" description="Enables interrupt."/>
    </bit_field>
    <reserved_bit_field offset="13" width="3" reset_value="0"/>
    <bit_field offset="16" width="1" name="FRF" access="RO" reset_value="0" description="FIFO Request Flag">
      <alias type="CMSIS" value="I2S_RCSR_FRF(x)"/>
      <bit_field_value name="RCSR_FRF_0b0" value="0b0" description="Receive FIFO watermark not reached."/>
      <bit_field_value name="RCSR_FRF_0b1" value="0b1" description="Receive FIFO watermark has been reached."/>
    </bit_field>
    <bit_field offset="17" width="1" name="FWF" access="RO" reset_value="0" description="FIFO Warning Flag">
      <alias type="CMSIS" value="I2S_RCSR_FWF(x)"/>
      <bit_field_value name="RCSR_FWF_0b0" value="0b0" description="No enabled receive FIFO is full."/>
      <bit_field_value name="RCSR_FWF_0b1" value="0b1" description="Enabled receive FIFO is full."/>
    </bit_field>
    <bit_field offset="18" width="1" name="FEF" access="W1C" reset_value="0" description="FIFO Error Flag">
      <alias type="CMSIS" value="I2S_RCSR_FEF(x)"/>
      <bit_field_value name="RCSR_FEF_0b0" value="0b0" description="Receive overflow not detected."/>
      <bit_field_value name="RCSR_FEF_0b1" value="0b1" description="Receive overflow detected."/>
    </bit_field>
    <bit_field offset="19" width="1" name="SEF" access="W1C" reset_value="0" description="Sync Error Flag">
      <alias type="CMSIS" value="I2S_RCSR_SEF(x)"/>
      <bit_field_value name="RCSR_SEF_0b0" value="0b0" description="Sync error not detected."/>
      <bit_field_value name="RCSR_SEF_0b1" value="0b1" description="Frame sync error detected."/>
    </bit_field>
    <bit_field offset="20" width="1" name="WSF" access="W1C" reset_value="0" description="Word Start Flag">
      <alias type="CMSIS" value="I2S_RCSR_WSF(x)"/>
      <bit_field_value name="RCSR_WSF_0b0" value="0b0" description="Start of word not detected."/>
      <bit_field_value name="RCSR_WSF_0b1" value="0b1" description="Start of word detected."/>
    </bit_field>
    <reserved_bit_field offset="21" width="3" reset_value="0"/>
    <bit_field offset="24" width="1" name="SR" access="RW" reset_value="0" description="Software Reset">
      <alias type="CMSIS" value="I2S_RCSR_SR(x)"/>
      <bit_field_value name="RCSR_SR_0b0" value="0b0" description="No effect."/>
      <bit_field_value name="RCSR_SR_0b1" value="0b1" description="Software reset."/>
    </bit_field>
    <bit_field offset="25" width="1" name="FR" access="WORZ" reset_value="0" description="FIFO Reset">
      <alias type="CMSIS" value="I2S_RCSR_FR(x)"/>
      <bit_field_value name="RCSR_FR_0b0" value="0b0" description="No effect."/>
      <bit_field_value name="RCSR_FR_0b1" value="0b1" description="FIFO reset."/>
    </bit_field>
    <reserved_bit_field offset="26" width="2" reset_value="0"/>
    <bit_field offset="28" width="1" name="BCE" access="RW" reset_value="0" description="Bit Clock Enable">
      <alias type="CMSIS" value="I2S_RCSR_BCE(x)"/>
      <bit_field_value name="RCSR_BCE_0b0" value="0b0" description="Receive bit clock is disabled."/>
      <bit_field_value name="RCSR_BCE_0b1" value="0b1" description="Receive bit clock is enabled."/>
    </bit_field>
    <bit_field offset="29" width="1" name="DBGE" access="RW" reset_value="0" description="Debug Enable">
      <alias type="CMSIS" value="I2S_RCSR_DBGE(x)"/>
      <bit_field_value name="RCSR_DBGE_0b0" value="0b0" description="Receiver is disabled in Debug mode, after completing the current frame."/>
      <bit_field_value name="RCSR_DBGE_0b1" value="0b1" description="Receiver is enabled in Debug mode."/>
    </bit_field>
    <bit_field offset="30" width="1" name="STOPE" access="RW" reset_value="0" description="Stop Enable">
      <alias type="CMSIS" value="I2S_RCSR_STOPE(x)"/>
      <bit_field_value name="RCSR_STOPE_0b0" value="0b0" description="Receiver disabled in Stop mode."/>
      <bit_field_value name="RCSR_STOPE_0b1" value="0b1" description="Receiver enabled in Stop mode."/>
    </bit_field>
    <bit_field offset="31" width="1" name="RE" access="RW" reset_value="0" description="Receiver Enable">
      <alias type="CMSIS" value="I2S_RCSR_RE(x)"/>
      <bit_field_value name="RCSR_RE_0b0" value="0b0" description="Receiver is disabled."/>
      <bit_field_value name="RCSR_RE_0b1" value="0b1" description="Receiver is enabled, or receiver has been disabled and has not yet reached end of frame."/>
    </bit_field>
  </register>
  <register offset="0x84" width="32" name="RCR1" description="SAI Receive Configuration 1 Register">
    <alias type="CMSIS" value="RCR1"/>
    <bit_field offset="0" width="3" name="RFW" access="RW" reset_value="0" description="Receive FIFO Watermark">
      <alias type="CMSIS" value="I2S_RCR1_RFW(x)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="29" reset_value="0"/>
  </register>
  <register offset="0x88" width="32" name="RCR2" description="SAI Receive Configuration 2 Register">
    <alias type="CMSIS" value="RCR2"/>
    <bit_field offset="0" width="8" name="DIV" access="RW" reset_value="0" description="Bit Clock Divide">
      <alias type="CMSIS" value="I2S_RCR2_DIV(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="16" reset_value="0"/>
    <bit_field offset="24" width="1" name="BCD" access="RW" reset_value="0" description="Bit Clock Direction">
      <alias type="CMSIS" value="I2S_RCR2_BCD(x)"/>
      <bit_field_value name="RCR2_BCD_0b0" value="0b0" description="Bit clock is generated externally in Slave mode."/>
      <bit_field_value name="RCR2_BCD_0b1" value="0b1" description="Bit clock is generated internally in Master mode."/>
    </bit_field>
    <bit_field offset="25" width="1" name="BCP" access="RW" reset_value="0" description="Bit Clock Polarity">
      <alias type="CMSIS" value="I2S_RCR2_BCP(x)"/>
      <bit_field_value name="RCR2_BCP_0b0" value="0b0" description="Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge."/>
      <bit_field_value name="RCR2_BCP_0b1" value="0b1" description="Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge."/>
    </bit_field>
    <bit_field offset="26" width="2" name="MSEL" access="RW" reset_value="0" description="MCLK Select">
      <alias type="CMSIS" value="I2S_RCR2_MSEL(x)"/>
      <bit_field_value name="RCR2_MSEL_0b00" value="0b00" description="Bus Clock selected."/>
      <bit_field_value name="RCR2_MSEL_0b01" value="0b01" description="Master Clock (MCLK) 1 option selected."/>
      <bit_field_value name="RCR2_MSEL_0b10" value="0b10" description="Master Clock (MCLK) 2 option selected."/>
      <bit_field_value name="RCR2_MSEL_0b11" value="0b11" description="Master Clock (MCLK) 3 option selected."/>
    </bit_field>
    <bit_field offset="28" width="1" name="BCI" access="RW" reset_value="0" description="Bit Clock Input">
      <alias type="CMSIS" value="I2S_RCR2_BCI(x)"/>
      <bit_field_value name="RCR2_BCI_0b0" value="0b0" description="No effect."/>
      <bit_field_value name="RCR2_BCI_0b1" value="0b1" description="Internal logic is clocked as if bit clock was externally generated."/>
    </bit_field>
    <bit_field offset="29" width="1" name="BCS" access="RW" reset_value="0" description="Bit Clock Swap">
      <alias type="CMSIS" value="I2S_RCR2_BCS(x)"/>
      <bit_field_value name="RCR2_BCS_0b0" value="0b0" description="Use the normal bit clock source."/>
      <bit_field_value name="RCR2_BCS_0b1" value="0b1" description="Swap the bit clock source."/>
    </bit_field>
    <bit_field offset="30" width="2" name="SYNC" access="RW" reset_value="0" description="Synchronous Mode">
      <alias type="CMSIS" value="I2S_RCR2_SYNC(x)"/>
      <bit_field_value name="RCR2_SYNC_0b00" value="0b00" description="Asynchronous mode."/>
      <bit_field_value name="RCR2_SYNC_0b01" value="0b01" description="Synchronous with transmitter."/>
      <bit_field_value name="RCR2_SYNC_0b10" value="0b10" description="Synchronous with another SAI receiver."/>
      <bit_field_value name="RCR2_SYNC_0b11" value="0b11" description="Synchronous with another SAI transmitter."/>
    </bit_field>
  </register>
  <register offset="0x8C" width="32" name="RCR3" description="SAI Receive Configuration 3 Register">
    <alias type="CMSIS" value="RCR3"/>
    <bit_field offset="0" width="5" name="WDFL" access="RW" reset_value="0" description="Word Flag Configuration">
      <alias type="CMSIS" value="I2S_RCR3_WDFL(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="11" reset_value="0"/>
    <bit_field offset="16" width="2" name="RCE" access="RW" reset_value="0" description="Receive Channel Enable">
      <alias type="CMSIS" value="I2S_RCR3_RCE(x)"/>
      <bit_field_value name="RCR3_RCE_0b00" value="0b00" description="Receive data channel N is disabled."/>
      <bit_field_value name="RCR3_RCE_0b01" value="0b01" description="Receive data channel N is enabled."/>
    </bit_field>
    <reserved_bit_field offset="18" width="6" reset_value="0"/>
    <bit_field offset="24" width="2" name="CFR" access="WORZ" reset_value="0" description="Channel FIFO Reset">
      <alias type="CMSIS" value="I2S_RCR3_CFR(x)"/>
      <bit_field_value name="RCR3_CFR_0b00" value="0b00" description="No effect."/>
      <bit_field_value name="RCR3_CFR_0b01" value="0b01" description="Receive data channel N FIFO is reset."/>
    </bit_field>
    <reserved_bit_field offset="26" width="6" reset_value="0"/>
  </register>
  <register offset="0x90" width="32" name="RCR4" description="SAI Receive Configuration 4 Register">
    <alias type="CMSIS" value="RCR4"/>
    <bit_field offset="0" width="1" name="FSD" access="RW" reset_value="0" description="Frame Sync Direction">
      <alias type="CMSIS" value="I2S_RCR4_FSD(x)"/>
      <bit_field_value name="RCR4_FSD_0b0" value="0b0" description="Frame Sync is generated externally in Slave mode."/>
      <bit_field_value name="RCR4_FSD_0b1" value="0b1" description="Frame Sync is generated internally in Master mode."/>
    </bit_field>
    <bit_field offset="1" width="1" name="FSP" access="RW" reset_value="0" description="Frame Sync Polarity">
      <alias type="CMSIS" value="I2S_RCR4_FSP(x)"/>
      <bit_field_value name="RCR4_FSP_0b0" value="0b0" description="Frame sync is active high."/>
      <bit_field_value name="RCR4_FSP_0b1" value="0b1" description="Frame sync is active low."/>
    </bit_field>
    <bit_field offset="2" width="1" name="ONDEM" access="RW" reset_value="0" description="On Demand Mode">
      <alias type="CMSIS" value="I2S_RCR4_ONDEM(x)"/>
      <bit_field_value name="RCR4_ONDEM_0b0" value="0b0" description="Internal frame sync is generated continuously."/>
      <bit_field_value name="RCR4_ONDEM_0b1" value="0b1" description="Internal frame sync is generated when the FIFO warning flag is clear."/>
    </bit_field>
    <bit_field offset="3" width="1" name="FSE" access="RW" reset_value="0" description="Frame Sync Early">
      <alias type="CMSIS" value="I2S_RCR4_FSE(x)"/>
      <bit_field_value name="RCR4_FSE_0b0" value="0b0" description="Frame sync asserts with the first bit of the frame."/>
      <bit_field_value name="RCR4_FSE_0b1" value="0b1" description="Frame sync asserts one bit before the first bit of the frame."/>
    </bit_field>
    <bit_field offset="4" width="1" name="MF" access="RW" reset_value="0" description="MSB First">
      <alias type="CMSIS" value="I2S_RCR4_MF(x)"/>
      <bit_field_value name="RCR4_MF_0b0" value="0b0" description="LSB is received first."/>
      <bit_field_value name="RCR4_MF_0b1" value="0b1" description="MSB is received first."/>
    </bit_field>
    <reserved_bit_field offset="5" width="3" reset_value="0"/>
    <bit_field offset="8" width="5" name="SYWD" access="RW" reset_value="0" description="Sync Width">
      <alias type="CMSIS" value="I2S_RCR4_SYWD(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="3" reset_value="0"/>
    <bit_field offset="16" width="5" name="FRSZ" access="RW" reset_value="0" description="Frame Size">
      <alias type="CMSIS" value="I2S_RCR4_FRSZ(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="3" reset_value="0"/>
    <bit_field offset="24" width="2" name="FPACK" access="RW" reset_value="0" description="FIFO Packing Mode">
      <alias type="CMSIS" value="I2S_RCR4_FPACK(x)"/>
      <bit_field_value name="RCR4_FPACK_0b00" value="0b00" description="FIFO packing is disabled"/>
      <bit_field_value name="RCR4_FPACK_0b01" value="0b01" description="Reserved."/>
      <bit_field_value name="RCR4_FPACK_0b10" value="0b10" description="8-bit FIFO packing is enabled"/>
      <bit_field_value name="RCR4_FPACK_0b11" value="0b11" description="16-bit FIFO packing is enabled"/>
    </bit_field>
    <bit_field offset="26" width="2" name="FCOMB" access="RW" reset_value="0" description="FIFO Combine Mode">
      <alias type="CMSIS" value="I2S_RCR4_FCOMB(x)"/>
      <bit_field_value name="RCR4_FCOMB_0b00" value="0b00" description="FIFO combine mode disabled."/>
      <bit_field_value name="RCR4_FCOMB_0b01" value="0b01" description="FIFO combine mode enabled on FIFO writes (from receive shift registers)."/>
      <bit_field_value name="RCR4_FCOMB_0b10" value="0b10" description="FIFO combine mode enabled on FIFO reads (by software)."/>
      <bit_field_value name="RCR4_FCOMB_0b11" value="0b11" description="FIFO combine mode enabled on FIFO writes (from receive shift registers) and reads (by software)."/>
    </bit_field>
    <bit_field offset="28" width="1" name="FCONT" access="RW" reset_value="0" description="FIFO Continue on Error">
      <alias type="CMSIS" value="I2S_RCR4_FCONT(x)"/>
      <bit_field_value name="RCR4_FCONT_0b0" value="0b0" description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared."/>
      <bit_field_value name="RCR4_FCONT_0b1" value="0b1" description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared."/>
    </bit_field>
    <reserved_bit_field offset="29" width="3" reset_value="0"/>
  </register>
  <register offset="0x94" width="32" name="RCR5" description="SAI Receive Configuration 5 Register">
    <alias type="CMSIS" value="RCR5"/>
    <reserved_bit_field offset="0" width="8" reset_value="0"/>
    <bit_field offset="8" width="5" name="FBT" access="RW" reset_value="0" description="First Bit Shifted">
      <alias type="CMSIS" value="I2S_RCR5_FBT(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="3" reset_value="0"/>
    <bit_field offset="16" width="5" name="W0W" access="RW" reset_value="0" description="Word 0 Width">
      <alias type="CMSIS" value="I2S_RCR5_W0W(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="3" reset_value="0"/>
    <bit_field offset="24" width="5" name="WNW" access="RW" reset_value="0" description="Word N Width">
      <alias type="CMSIS" value="I2S_RCR5_WNW(x)"/>
    </bit_field>
    <reserved_bit_field offset="29" width="3" reset_value="0"/>
  </register>
  <register offset="0xA0" width="32" name="RDR0" description="SAI Receive Data Register">
    <alias type="CMSIS" value="RDR[0]"/>
    <bit_field offset="0" width="32" name="RDR" access="RO" reset_value="0" description="Receive Data Register">
      <alias type="CMSIS" value="I2S_RDR_RDR(x)"/>
    </bit_field>
  </register>
  <register offset="0xA4" width="32" name="RDR1" description="SAI Receive Data Register">
    <alias type="CMSIS" value="RDR[1]"/>
    <bit_field offset="0" width="32" name="RDR" access="RO" reset_value="0" description="Receive Data Register">
      <alias type="CMSIS" value="I2S_RDR_RDR(x)"/>
    </bit_field>
  </register>
  <register offset="0xC0" width="32" name="RFR0" description="SAI Receive FIFO Register">
    <alias type="CMSIS" value="RFR[0]"/>
    <bit_field offset="0" width="4" name="RFP" access="RO" reset_value="0" description="Read FIFO Pointer">
      <alias type="CMSIS" value="I2S_RFR_RFP(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="11" reset_value="0"/>
    <bit_field offset="15" width="1" name="RCP" access="RO" reset_value="0" description="Receive Channel Pointer">
      <alias type="CMSIS" value="I2S_RFR_RCP(x)"/>
      <bit_field_value name="RFR_RCP_0b0" value="0b0" description="No effect."/>
      <bit_field_value name="RFR_RCP_0b1" value="0b1" description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read."/>
    </bit_field>
    <bit_field offset="16" width="4" name="WFP" access="RO" reset_value="0" description="Write FIFO Pointer">
      <alias type="CMSIS" value="I2S_RFR_WFP(x)"/>
    </bit_field>
    <reserved_bit_field offset="20" width="12" reset_value="0"/>
  </register>
  <register offset="0xC4" width="32" name="RFR1" description="SAI Receive FIFO Register">
    <alias type="CMSIS" value="RFR[1]"/>
    <bit_field offset="0" width="4" name="RFP" access="RO" reset_value="0" description="Read FIFO Pointer">
      <alias type="CMSIS" value="I2S_RFR_RFP(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="11" reset_value="0"/>
    <bit_field offset="15" width="1" name="RCP" access="RO" reset_value="0" description="Receive Channel Pointer">
      <alias type="CMSIS" value="I2S_RFR_RCP(x)"/>
      <bit_field_value name="RFR_RCP_0b0" value="0b0" description="No effect."/>
      <bit_field_value name="RFR_RCP_0b1" value="0b1" description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read."/>
    </bit_field>
    <bit_field offset="16" width="4" name="WFP" access="RO" reset_value="0" description="Write FIFO Pointer">
      <alias type="CMSIS" value="I2S_RFR_WFP(x)"/>
    </bit_field>
    <reserved_bit_field offset="20" width="12" reset_value="0"/>
  </register>
  <register offset="0xE0" width="32" name="RMR" description="SAI Receive Mask Register">
    <alias type="CMSIS" value="RMR"/>
    <bit_field_array offset="0" width="32" item_width="1" name="RWM" access="RW" reset_value="0" description="Receive Word Mask">
      <alias type="CMSIS" value="I2S_RMR_RWM(x)"/>
      <bit_field_value name="RMR_RWM_0b00000000000000000000000000000000" value="0b0" description="Word N is enabled."/>
      <bit_field_value name="RMR_RWM_0b00000000000000000000000000000001" value="0b1" description="Word N is masked."/>
    </bit_field_array>
  </register>
  <register offset="0x100" width="32" name="MCR" description="SAI MCLK Control Register">
    <alias type="CMSIS" value="MCR"/>
    <reserved_bit_field offset="0" width="24" reset_value="0"/>
    <bit_field offset="24" width="2" name="MICS" access="RW" reset_value="0" description="MCLK Input Clock Select">
      <alias type="CMSIS" value="I2S_MCR_MICS(x)"/>
      <bit_field_value name="MCR_MICS_0b00" value="0b00" description="MCLK divider input clock 0 is selected."/>
      <bit_field_value name="MCR_MICS_0b01" value="0b01" description="MCLK divider input clock 1 is selected."/>
      <bit_field_value name="MCR_MICS_0b10" value="0b10" description="MCLK divider input clock 2 is selected."/>
      <bit_field_value name="MCR_MICS_0b11" value="0b11" description="MCLK divider input clock 3 is selected."/>
    </bit_field>
    <reserved_bit_field offset="26" width="4" reset_value="0"/>
    <bit_field offset="30" width="1" name="MOE" access="RW" reset_value="0" description="MCLK Output Enable">
      <alias type="CMSIS" value="I2S_MCR_MOE(x)"/>
      <bit_field_value name="MCR_MOE_0b0" value="0b0" description="MCLK signal pin is configured as an input that bypasses the MCLK divider."/>
      <bit_field_value name="MCR_MOE_0b1" value="0b1" description="MCLK signal pin is configured as an output from the MCLK divider and the MCLK divider is enabled."/>
    </bit_field>
    <bit_field offset="31" width="1" name="DUF" access="RO" reset_value="0" description="Divider Update Flag">
      <alias type="CMSIS" value="I2S_MCR_DUF(x)"/>
      <bit_field_value name="MCR_DUF_0b0" value="0b0" description="MCLK divider ratio is not being updated currently."/>
      <bit_field_value name="MCR_DUF_0b1" value="0b1" description="MCLK divider ratio is updating on-the-fly. Further updates to the MCLK divider ratio are blocked while this flag remains set."/>
    </bit_field>
  </register>
  <register offset="0x104" width="32" name="MDR" description="SAI MCLK Divide Register">
    <alias type="CMSIS" value="MDR"/>
    <bit_field offset="0" width="12" name="DIVIDE" access="RW" reset_value="0" description="MCLK Divide">
      <alias type="CMSIS" value="I2S_MDR_DIVIDE(x)"/>
    </bit_field>
    <bit_field offset="12" width="8" name="FRACT" access="RW" reset_value="0" description="MCLK Fraction">
      <alias type="CMSIS" value="I2S_MDR_FRACT(x)"/>
    </bit_field>
    <reserved_bit_field offset="20" width="12" reset_value="0"/>
  </register>
</regs:peripheral>