// Seed: 1998172668
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_5 = (1);
endmodule
module module_1 #(
    parameter id_0 = 32'd4,
    parameter id_1 = 32'd33
) (
    input supply0 _id_0,
    input wor _id_1,
    input supply0 id_2,
    output tri0 id_3
);
  wire id_5;
  assign id_3 = -1'h0;
  logic [1 : id_1  <<  id_0] id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
  wire id_7;
  wire id_8;
endmodule
