INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:35:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.404ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.260ns period=6.520ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.260ns period=6.520ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.520ns  (clk rise@6.520ns - clk rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 2.007ns (30.556%)  route 4.561ns (69.444%))
  Logic Levels:           16  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.003 - 6.520 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2007, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X36Y150        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y150        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=20, routed)          0.443     1.167    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X37Y150        LUT4 (Prop_lut4_I0_O)        0.043     1.210 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.210    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.467 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.467    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.612 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[3]
                         net (fo=5, routed)           0.196     1.808    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_4
    SLICE_X38Y150        LUT3 (Prop_lut3_I1_O)        0.120     1.928 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.528     2.457    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_0
    SLICE_X39Y155        LUT6 (Prop_lut6_I1_O)        0.043     2.500 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2/O
                         net (fo=4, routed)           0.478     2.977    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2_n_0
    SLICE_X23Y155        LUT5 (Prop_lut5_I2_O)        0.043     3.020 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=8, routed)           0.328     3.348    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]
    SLICE_X23Y154        LUT4 (Prop_lut4_I0_O)        0.043     3.391 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=7, routed)           0.170     3.561    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X23Y153        LUT6 (Prop_lut6_I0_O)        0.043     3.604 r  lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3/O
                         net (fo=59, routed)          0.564     4.168    lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3_n_0
    SLICE_X36Y151        LUT6 (Prop_lut6_I2_O)        0.043     4.211 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_3/O
                         net (fo=1, routed)           0.468     4.679    addf0/operator/ltOp_carry__2_0[1]
    SLICE_X36Y154        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.921 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.921    addf0/operator/ltOp_carry__1_n_0
    SLICE_X36Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.970 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.970    addf0/operator/ltOp_carry__2_n_0
    SLICE_X36Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.097 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.197     5.294    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X37Y157        LUT6 (Prop_lut6_I5_O)        0.130     5.424 r  lsq1/handshake_lsq_lsq1_core/i__carry__0_i_3/O
                         net (fo=1, routed)           0.323     5.746    addf0/operator/p_1_in[4]
    SLICE_X36Y158        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.300     6.046 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.327     6.373    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[3]
    SLICE_X37Y158        LUT5 (Prop_lut5_I2_O)        0.120     6.493 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.180     6.673    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X37Y159        LUT3 (Prop_lut3_I1_O)        0.043     6.716 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.360     7.076    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X39Y161        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.520     6.520 r  
                                                      0.000     6.520 r  clk (IN)
                         net (fo=2007, unset)         0.483     7.003    addf0/operator/RightShifterComponent/clk
    SLICE_X39Y161        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     7.003    
                         clock uncertainty           -0.035     6.967    
    SLICE_X39Y161        FDRE (Setup_fdre_C_R)       -0.295     6.672    addf0/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          6.672    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                 -0.404    




