# **Digital Design Diploma Program**

## ****Topics Covered****

-Classical Digital Design flow â€“ Truth tables/K-maps/Boolean Algebra/ Logic Equivalence.

-History of HDLs & Intro to Verilog/Verilog Constructs [Modern Digital Design flow]

-Combinational Logic basics & Verilog Essentials to model Combinational Logic circuits

-Most Important Combinational Logic circuits & how to design them in Verilog

-Verification using Verilog & testbench generation

-Sequential circuits basics & Verilog essentials to model sequential circuits

-Most important sequential circuits & how to design them in Verilog

-Finite State Machine (FSM) basics/types & how to design them in Verilog

-Memories basics/types & Verilog essentials to model memories

-Most Important memory types & how to design them in Verilog

-Verilog synthesis constructs

-Tcl commands to automate QuestaSim simulation flow

-Static Linting Checks & Clock Domain Crossing (CDC) techniques

-FPGA design flow & architecture basics

-Vivado design flow using Basys 3 FPGA Board

-Timing and physical design constraints

-Integrate IP cores into design flow using IP Catalog

-Tcl commands to automate Vivado design flow

-FPGA-based Prototyping & Partitioning Challenges

**Course Projects** 

**(DSP48A1 for Spartan 6 FPGA) & (SPI Slave With A Single Port RAM)**_
