{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 80 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 290 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 210 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 310 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 190 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 230 -defaultsOSRD
preplace port IMUInterrupt_AI_0 -pg 1 -y 560 -defaultsOSRD
preplace port SyncOutClock_CO_0 -pg 1 -y 390 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 170 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 250 -defaultsOSRD
preplace port SyncInSignal2_AI_0 -pg 1 -y 640 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 540 -defaultsOSRD
preplace port SyncInClock_AI_0 -pg 1 -y 580 -defaultsOSRD
preplace port SyncInSignal1_AI_0 -pg 1 -y 620 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 700 -defaultsOSRD
preplace port IMUFSync_SO_0 -pg 1 -y 370 -defaultsOSRD
preplace port IMUClock_CZO_0 -pg 1 -y 330 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 1320 -defaultsOSRD
preplace port IMUData_DZIO_0 -pg 1 -y 350 -defaultsOSRD
preplace port SyncOutSignal_SO_0 -pg 1 -y 410 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 270 -defaultsOSRD
preplace port SyncInSignal_AI_0 -pg 1 -y 600 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 1340 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 20 -defaultsOSRD
preplace portBus led_0 -pg 1 -y 1090 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 1300 -defaultsOSRD
preplace portBus extIn_V_0 -pg 1 -y 1420 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 8 -y 1090 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 1360 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 6 -y 500 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -y 1380 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 1190 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 7 -y 1140 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 1160 -defaultsOSRD
preplace inst EVRawStreamToXYTSStr_0 -pg 1 -lvl 2 -y 750 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -y 800 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1530 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 1230 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -y 1440 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 7 -y 300 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -y 840 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 1240 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 5 -y 1510 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 8 -y 540 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 5 -y 1630 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 3 -y 430 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 230 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 1 -y 710 -defaultsOSRD
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 N
preplace netloc eventStreamToConstEn_0_frameStream 1 3 1 1430
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 6 2 2830J 70 3350
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 7 2 NJ 210 NJ
preplace netloc util_vector_logic_0_Res 1 2 2 N 730 1360
preplace netloc processing_system7_0_FIXED_IO 1 6 3 2850J 90 NJ 90 3710J
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 N
preplace netloc axi_smc_M00_AXI 1 5 1 2240
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 850
preplace netloc EVRawStreamToXYTSStr_0_xStreamOut_V_V 1 2 2 830 720 N
preplace netloc hCnt_V 1 3 1 1390
preplace netloc fifo_generator_0_empty 1 2 6 930 230 NJ 230 NJ 230 2300J 570 NJ 570 3380J
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 7 2 NJ 290 NJ
preplace netloc fifo_generator_0_almost_full 1 6 2 2900 510 3350J
preplace netloc skipFlgOutput_V 1 3 1 1330
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 1890 1270 2250J
preplace netloc count_V_ap_vld 1 3 1 1480
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 1 390
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 7 2 NJ 310 NJ
preplace netloc LEDShifter_0_led 1 8 1 NJ
preplace netloc v_tc_0_vtiming_out 1 5 1 2300
preplace netloc count_V 1 3 1 1420
preplace netloc vgaEn_V 1 3 1 1410
preplace netloc SyncInSignal_AI_0_1 1 0 7 NJ 600 NJ 600 870J 660 1350J 570 NJ 570 2280J 610 2870J
preplace netloc vCnt_V 1 3 1 1450
preplace netloc testAERDVSSM_0_SyncOutSignal_SO 1 7 2 3350J 360 3700J
preplace netloc processing_system7_0_DDR 1 6 3 NJ 80 NJ 80 NJ
preplace netloc extIn_V_0_1 1 0 4 NJ 1420 NJ 1420 NJ 1420 1330
preplace netloc ap_idle 1 1 1 N
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 7 2 NJ 170 NJ
preplace netloc SyncInSignal1_AI_0_1 1 0 7 NJ 620 NJ 620 840J 670 1460J 630 NJ 630 2280J 620 2810J
preplace netloc regX_V 1 3 1 1440
preplace netloc testAERDVSSM_0_IMUClock_CZO 1 7 2 NJ 330 NJ
preplace netloc ap_ready 1 1 1 N
preplace netloc fifo_generator_0_dout 1 2 6 NJ 710 1490 620 NJ 620 2260J 630 2910J 580 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 N
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 7 1 3370
preplace netloc ap_done 1 1 1 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 1630 NJ 1630 NJ 1630 1440 1690 NJ 1690 NJ 1690 2790
preplace netloc xlslice_1_Dout 1 7 1 3370J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 380 610 910 960 1390 1050 1900J
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 2 870 1120 NJ
preplace netloc EVRawStreamToXYTSStr_0_eventFIFOIn_V_read 1 2 6 880J 690 1400J 590 NJ 590 2250J 580 2820J 590 3350
preplace netloc xlslice_0_Dout 1 6 2 2880 560 3360J
preplace netloc IMUInterrupt_AI_0_1 1 0 7 NJ 560 NJ 560 890J 640 1360J 600 NJ 600 2260J 590 2800J
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 7 2 NJ 190 NJ
preplace netloc SyncInClock_AI_0_1 1 0 7 NJ 580 NJ 580 880J 650 1370J 610 NJ 610 2270J 600 2860J
preplace netloc EVRawStreamToXYTSStr_0_yStreamOut_V_V 1 2 2 860 700 N
preplace netloc SyncInSignal2_AI_0_1 1 0 7 20J 630 NJ 630 820J 680 1470J 640 NJ 640 NJ 640 2890J
preplace netloc processing_system7_0_SPI0_MOSI_O 1 6 1 2840
preplace netloc regY_V 1 3 1 1380
preplace netloc Net 1 7 2 NJ 350 NJ
preplace netloc Net1 1 5 1 2320
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 20 1340 400 590 900 740 1350 1060 1910 1060 2290 650 2850 620 NJ
preplace netloc processing_system7_0_FCLK_CLK1 1 3 5 1440 1340 1890 1280 2230 1150 2830 1080 NJ
preplace netloc Net2 1 5 1 2310
preplace netloc fifo_generator_0_full 1 6 2 2910 520 3360J
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO 1 7 1 3380
preplace netloc processing_system7_0_SPI0_SCLK_O 1 6 1 2870
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 3 NJ 1300 NJ 1300 NJ
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 7 2 NJ 250 NJ
preplace netloc testAERDVSSM_0_SyncOutClock_CO 1 7 2 3380J 380 3690J
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 4 2 1900 1290 2240J
preplace netloc processing_system7_0_SPI0_SS1_O 1 6 1 2830
preplace netloc DVSAERData_AI_0_1 1 0 7 20J 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 2860J
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 7 2 NJ 270 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 1910 1570 NJ 1570 2780
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 3 NJ 1320 NJ 1320 NJ
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 3 NJ 1340 NJ 1340 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 410 20 NJ 20 NJ 20 NJ 20 NJ 20 2790
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 7 2 NJ 230 NJ
preplace netloc const_VCC_dout 1 1 6 370 380 820 220 NJ 220 NJ 220 2230J 440 2780
preplace netloc DVSAERReq_ABI_0_1 1 0 7 NJ 540 NJ 540 920J 630 1340J 580 NJ 580 2230J 560 2840J
preplace netloc axi_gpio_0_gpio_io_o 1 3 4 1340J 1040 NJ 1040 2310 1140 NJ
preplace netloc testAERDVSSM_0_IMUFSync_SO 1 7 2 NJ 370 NJ
levelinfo -pg 1 0 200 620 1140 1720 2090 2550 3130 3540 3730 -top 0 -bot 1700
",
}
{
   da_axi4_cnt: "13",
   da_clkrst_cnt: "3",
}
