+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[12]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[10]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[15]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[51]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[41]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[12]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[14]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[13]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[18]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[26]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[8]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[39]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[22]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[43]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[26]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[52]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[20]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[20]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[45]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[12]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[11]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[55]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[56]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[20]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[20]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[15]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[57]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[13]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[50]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[26]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[13]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[11]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[4]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[16]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[14]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[19]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[17]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[58]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[19]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[21]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[34]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[47]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[59]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[18]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[35]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[19]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[15]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[1]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[29]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[16]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[32]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[36]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[1]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[28]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[10]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[63]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[30]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[4]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[28]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[44]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[52]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[16]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[23]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[19]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[32]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[14]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[18]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[58]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[60]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[0]/D|
|                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_tx_64b_bridge/phy_txdata_32b_reg_reg[11]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[53]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[11]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[55]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[42]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[13]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[1]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[8]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[31]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[27]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[1]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[4]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[63]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[7]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[27]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[6]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[58]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[52]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[3]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[41]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[17]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[37]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[51]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[61]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[6]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[32]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[23]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[54]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[9]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod2/sync_rst_0.slow_bits_r_reg[1]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[47]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[9]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[9]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[35]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[37]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[24]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[32]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[44]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[11]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[10]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[10]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[23]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[55]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[3]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[46]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[18]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[29]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[6]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[52]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[9]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[3]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[22]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[20]/D|
|                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_tx_64b_bridge/phy_txdata_32b_reg_reg[16]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[36]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[2]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[13]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[19]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[47]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[56]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[50]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[47]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[5]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[27]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[49]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[8]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[36]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxsync_header_64b_reg_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[30]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[3]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[45]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[1]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[5]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[20]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[2]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[37]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[29]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[24]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[46]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[8]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[43]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[12]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[30]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[17]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[48]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[7]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[45]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[9]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[7]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[7]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[10]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[16]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[62]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[25]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[54]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[31]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[5]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[27]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[38]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[25]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[16]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[3]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[8]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[27]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[6]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[21]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[55]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[29]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[34]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[4]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[58]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[23]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[22]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[7]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[24]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[7]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[33]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[12]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[50]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[2]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[21]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[49]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[2]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[53]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[23]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[30]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[50]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[37]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[6]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[43]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[61]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[24]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[39]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[25]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[31]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[17]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[22]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[46]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[3]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[60]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod1/async_rst_1.slow_bits_r_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[55]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod2/sync_rst_0.slow_bits_r_reg[5]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[15]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[39]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[5]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[56]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[42]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[43]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[12]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[44]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[30]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[14]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[1]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[42]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[41]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[15]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[29]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[15]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[12]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod0/sync_rst_0.fast_bits_r_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[52]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[25]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[20]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[1]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[23]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod2/sync_rst_0.slow_bits_r_reg[2]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[29]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxstart_block_64b_reg_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[27]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[31]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[14]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[7]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[8]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[58]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[45]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod1/async_rst_1.slow_bits_r_reg[2]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[28]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[9]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[6]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[4]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxsync_header_64b_reg_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[35]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[10]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[59]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[60]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[30]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[41]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[9]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[34]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod2/sync_rst_0.slow_bits_r_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[40]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[57]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[62]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxsync_header_64b_reg_reg[1]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[61]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[22]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[17]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[13]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[35]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[16]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[45]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[16]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[30]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[47]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[51]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[49]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[22]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[41]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[22]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[19]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[33]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[13]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[37]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[41]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[61]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[11]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[20]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[59]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[51]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[31]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[56]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[21]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod1/async_rst_1.fast_bits_r_reg[2]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[5]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[2]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[40]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[23]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod7/sync_rst_0.slow_bits_r_reg[1]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod1/async_rst_1.fast_bits_r_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[21]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod1/async_rst_1.slow_bits_r_reg[3]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[5]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[28]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[57]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[48]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[24]/D|
|                      clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[230]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[28]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[25]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[36]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod0/sync_rst_0.slow_bits_r_reg[0]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod2/sync_rst_0.slow_bits_r_reg[6]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[44]/D|
|                      clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[80]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[62]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[27]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[48]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[4]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[17]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[19]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[2]/D|
|                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_tx_64b_bridge/phy_txstart_block_32b_reg_reg/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[28]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[29]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod2/sync_rst_0.slow_bits_r_reg[4]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod2/sync_rst_0.slow_bits_r_reg[8]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[33]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[4]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[26]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[49]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[38]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[18]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[40]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[63]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[62]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[51]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod1/async_rst_1.slow_bits_r_reg[1]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[22]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[10]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxsync_header_64b_reg_reg[1]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[5]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[42]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[21]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[4].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[57]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[26]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[57]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[34]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[33]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_f2s_mod2/sync_rst_0.slow_bits_r_reg[11]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[23]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[7].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[15]/D|
|                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_tx_64b_bridge/phy_txdata_32b_reg_reg[23]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[53]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[44]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
