<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Lab5_Section2: ETF_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Lab5_Section2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_e_t_f___type.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_e_t_f___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ETF_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___e_t_f___peripheral__access__layer___g_r_o_u_p.html">ETF Peripheral Access Layer</a> &raquo; <a class="el" href="group___e_t_f__structs___g_r_o_u_p.html">ETF struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k20_d5_8h_source.html">MK20D5.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ae67737772f9b4aa4517b1203b5a629b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#ae67737772f9b4aa4517b1203b5a629b7">FCR</a></td></tr>
<tr class="memdesc:ae67737772f9b4aa4517b1203b5a629b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Funnel Control Register  <a href="#ae67737772f9b4aa4517b1203b5a629b7">More...</a><br /></td></tr>
<tr class="separator:ae67737772f9b4aa4517b1203b5a629b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d1a3f2a5f4e0cfb1d160e6cf08529a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a2d1a3f2a5f4e0cfb1d160e6cf08529a6">PCR</a></td></tr>
<tr class="memdesc:a2d1a3f2a5f4e0cfb1d160e6cf08529a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Priority Control Register  <a href="#a2d1a3f2a5f4e0cfb1d160e6cf08529a6">More...</a><br /></td></tr>
<tr class="separator:a2d1a3f2a5f4e0cfb1d160e6cf08529a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3ec1525cf772eaf20806e9cdc8c8fb"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a7d3ec1525cf772eaf20806e9cdc8c8fb">RESERVED_0</a> [3812]</td></tr>
<tr class="memdesc:a7d3ec1525cf772eaf20806e9cdc8c8fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: 0xEE4 bytes  <a href="#a7d3ec1525cf772eaf20806e9cdc8c8fb">More...</a><br /></td></tr>
<tr class="separator:a7d3ec1525cf772eaf20806e9cdc8c8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05dfb209e0d839e04d1ec2d9053a4546"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a05dfb209e0d839e04d1ec2d9053a4546">ITATBDATA0</a></td></tr>
<tr class="memdesc:a05dfb209e0d839e04d1ec2d9053a4546"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EEC: Integration Register, ITATBDATA0  <a href="#a05dfb209e0d839e04d1ec2d9053a4546">More...</a><br /></td></tr>
<tr class="separator:a05dfb209e0d839e04d1ec2d9053a4546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c078f67ef37f93fae410c689ff732cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a4c078f67ef37f93fae410c689ff732cd">ITATBCTR2</a></td></tr>
<tr class="memdesc:a4c078f67ef37f93fae410c689ff732cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EF0: Integration Register, ITATBCTR2  <a href="#a4c078f67ef37f93fae410c689ff732cd">More...</a><br /></td></tr>
<tr class="separator:a4c078f67ef37f93fae410c689ff732cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841ecc71a1fd5104c10130d903d7568b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a841ecc71a1fd5104c10130d903d7568b">ITATBCTR1</a></td></tr>
<tr class="memdesc:a841ecc71a1fd5104c10130d903d7568b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EF4: Integration Register, ITATBCTR1  <a href="#a841ecc71a1fd5104c10130d903d7568b">More...</a><br /></td></tr>
<tr class="separator:a841ecc71a1fd5104c10130d903d7568b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87174f8edacf979bdbca7da365f4c41a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a87174f8edacf979bdbca7da365f4c41a">ITATBCTR0</a></td></tr>
<tr class="memdesc:a87174f8edacf979bdbca7da365f4c41a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EF8: Integration Register, ITATBCTR0  <a href="#a87174f8edacf979bdbca7da365f4c41a">More...</a><br /></td></tr>
<tr class="separator:a87174f8edacf979bdbca7da365f4c41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af520bc776cd67f8825390a41087144ee"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#af520bc776cd67f8825390a41087144ee">RESERVED_1</a> [4]</td></tr>
<tr class="memdesc:af520bc776cd67f8825390a41087144ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EFC: 0x4 bytes  <a href="#af520bc776cd67f8825390a41087144ee">More...</a><br /></td></tr>
<tr class="separator:af520bc776cd67f8825390a41087144ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545adcbe3bd3ef80950d9def6c379788"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a545adcbe3bd3ef80950d9def6c379788">ITCTRL</a></td></tr>
<tr class="memdesc:a545adcbe3bd3ef80950d9def6c379788"><td class="mdescLeft">&#160;</td><td class="mdescRight">0F00: Integration Mode Control Register  <a href="#a545adcbe3bd3ef80950d9def6c379788">More...</a><br /></td></tr>
<tr class="separator:a545adcbe3bd3ef80950d9def6c379788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ecccf93a6ad443d8b9fae7702f2c5d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a41ecccf93a6ad443d8b9fae7702f2c5d">RESERVED_2</a> [156]</td></tr>
<tr class="memdesc:a41ecccf93a6ad443d8b9fae7702f2c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0F04: 0x9C bytes  <a href="#a41ecccf93a6ad443d8b9fae7702f2c5d">More...</a><br /></td></tr>
<tr class="separator:a41ecccf93a6ad443d8b9fae7702f2c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f26917ef35ff9f358a711945f9dd0fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a4f26917ef35ff9f358a711945f9dd0fc">CLAIMSET</a></td></tr>
<tr class="memdesc:a4f26917ef35ff9f358a711945f9dd0fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FA0: Claim Tag Set Register  <a href="#a4f26917ef35ff9f358a711945f9dd0fc">More...</a><br /></td></tr>
<tr class="separator:a4f26917ef35ff9f358a711945f9dd0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2116c903a452a6f1cc4b3a02c59768e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#ad2116c903a452a6f1cc4b3a02c59768e">CLAIMCLR</a></td></tr>
<tr class="memdesc:ad2116c903a452a6f1cc4b3a02c59768e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FA4: Claim Tag Clear Register  <a href="#ad2116c903a452a6f1cc4b3a02c59768e">More...</a><br /></td></tr>
<tr class="separator:ad2116c903a452a6f1cc4b3a02c59768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9334b900f71d5a8d5d63ce0b0c4c9da9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a9334b900f71d5a8d5d63ce0b0c4c9da9">RESERVED_3</a> [8]</td></tr>
<tr class="memdesc:a9334b900f71d5a8d5d63ce0b0c4c9da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FA8: 0x8 bytes  <a href="#a9334b900f71d5a8d5d63ce0b0c4c9da9">More...</a><br /></td></tr>
<tr class="separator:a9334b900f71d5a8d5d63ce0b0c4c9da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f73e40c190608f2e535fee8562cae0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a75f73e40c190608f2e535fee8562cae0">LAR</a></td></tr>
<tr class="memdesc:a75f73e40c190608f2e535fee8562cae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FB0: Lock Access Register  <a href="#a75f73e40c190608f2e535fee8562cae0">More...</a><br /></td></tr>
<tr class="separator:a75f73e40c190608f2e535fee8562cae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f67a54e4cea5d14b0fbc6e172fb9f70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a7f67a54e4cea5d14b0fbc6e172fb9f70">LSR</a></td></tr>
<tr class="memdesc:a7f67a54e4cea5d14b0fbc6e172fb9f70"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FB4: Lock Status Register  <a href="#a7f67a54e4cea5d14b0fbc6e172fb9f70">More...</a><br /></td></tr>
<tr class="separator:a7f67a54e4cea5d14b0fbc6e172fb9f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac249a5d4fbabc6ebe144b8e58508065d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#ac249a5d4fbabc6ebe144b8e58508065d">AUTHSTATUS</a></td></tr>
<tr class="memdesc:ac249a5d4fbabc6ebe144b8e58508065d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FB8: Authentication Status Register  <a href="#ac249a5d4fbabc6ebe144b8e58508065d">More...</a><br /></td></tr>
<tr class="separator:ac249a5d4fbabc6ebe144b8e58508065d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9279e96b5c3fdb16566fe49d08acab"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a6b9279e96b5c3fdb16566fe49d08acab">RESERVED_4</a> [12]</td></tr>
<tr class="memdesc:a6b9279e96b5c3fdb16566fe49d08acab"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FBC: 0xC bytes  <a href="#a6b9279e96b5c3fdb16566fe49d08acab">More...</a><br /></td></tr>
<tr class="separator:a6b9279e96b5c3fdb16566fe49d08acab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2029076771765e8d620f679592917e82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a2029076771765e8d620f679592917e82">DEVID</a></td></tr>
<tr class="memdesc:a2029076771765e8d620f679592917e82"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FC8: Device ID Register  <a href="#a2029076771765e8d620f679592917e82">More...</a><br /></td></tr>
<tr class="separator:a2029076771765e8d620f679592917e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30a592a74285e08f268633095b87d74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#ae30a592a74285e08f268633095b87d74">DEVTYPE</a></td></tr>
<tr class="memdesc:ae30a592a74285e08f268633095b87d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FCC: Device Type Identifier Register  <a href="#ae30a592a74285e08f268633095b87d74">More...</a><br /></td></tr>
<tr class="separator:ae30a592a74285e08f268633095b87d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2cf050f9c5f6c4180e055f39a82e97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a9b2cf050f9c5f6c4180e055f39a82e97">PIDR4</a></td></tr>
<tr class="memdesc:a9b2cf050f9c5f6c4180e055f39a82e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FD0: Peripheral Identification Register 4  <a href="#a9b2cf050f9c5f6c4180e055f39a82e97">More...</a><br /></td></tr>
<tr class="separator:a9b2cf050f9c5f6c4180e055f39a82e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49210e69398ed2a390b69170cb1016d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a49210e69398ed2a390b69170cb1016d4">PIDR5</a></td></tr>
<tr class="memdesc:a49210e69398ed2a390b69170cb1016d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FD4: Peripheral Identification Register 5  <a href="#a49210e69398ed2a390b69170cb1016d4">More...</a><br /></td></tr>
<tr class="separator:a49210e69398ed2a390b69170cb1016d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b7bca6a55d5035355ac30fd4da2e5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#ae4b7bca6a55d5035355ac30fd4da2e5f">PIDR6</a></td></tr>
<tr class="memdesc:ae4b7bca6a55d5035355ac30fd4da2e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FD8: Peripheral Identification Register 6  <a href="#ae4b7bca6a55d5035355ac30fd4da2e5f">More...</a><br /></td></tr>
<tr class="separator:ae4b7bca6a55d5035355ac30fd4da2e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3028f515055d68cf14f1e73902de31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#aad3028f515055d68cf14f1e73902de31">PIDR7</a></td></tr>
<tr class="memdesc:aad3028f515055d68cf14f1e73902de31"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FDC: Peripheral Identification Register 7  <a href="#aad3028f515055d68cf14f1e73902de31">More...</a><br /></td></tr>
<tr class="separator:aad3028f515055d68cf14f1e73902de31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc100726a9a88d688a9e959ba58fecb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a3dc100726a9a88d688a9e959ba58fecb">PIDR0</a></td></tr>
<tr class="memdesc:a3dc100726a9a88d688a9e959ba58fecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FE0: Peripheral Identification Register 0  <a href="#a3dc100726a9a88d688a9e959ba58fecb">More...</a><br /></td></tr>
<tr class="separator:a3dc100726a9a88d688a9e959ba58fecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263c91a6cecf1f977ae3d6c57f8cc1d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a263c91a6cecf1f977ae3d6c57f8cc1d8">PIDR1</a></td></tr>
<tr class="memdesc:a263c91a6cecf1f977ae3d6c57f8cc1d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FE4: Peripheral Identification Register 1  <a href="#a263c91a6cecf1f977ae3d6c57f8cc1d8">More...</a><br /></td></tr>
<tr class="separator:a263c91a6cecf1f977ae3d6c57f8cc1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f166fa14fced292d6915d18163db07d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a4f166fa14fced292d6915d18163db07d">PIDR2</a></td></tr>
<tr class="memdesc:a4f166fa14fced292d6915d18163db07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FE8: Peripheral Identification Register 2  <a href="#a4f166fa14fced292d6915d18163db07d">More...</a><br /></td></tr>
<tr class="separator:a4f166fa14fced292d6915d18163db07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076f1e9570a0c599c09b5aba275eef9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a076f1e9570a0c599c09b5aba275eef9c">PIDR3</a></td></tr>
<tr class="memdesc:a076f1e9570a0c599c09b5aba275eef9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FEC: Peripheral Identification Register 3  <a href="#a076f1e9570a0c599c09b5aba275eef9c">More...</a><br /></td></tr>
<tr class="separator:a076f1e9570a0c599c09b5aba275eef9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01cdb05364485d788cf1f322023413aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a01cdb05364485d788cf1f322023413aa">CIDR0</a></td></tr>
<tr class="memdesc:a01cdb05364485d788cf1f322023413aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FF0: Component Identification Register 0  <a href="#a01cdb05364485d788cf1f322023413aa">More...</a><br /></td></tr>
<tr class="separator:a01cdb05364485d788cf1f322023413aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc291d11a411ff044c29e6025e3ee82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a2dc291d11a411ff044c29e6025e3ee82">CIDR1</a></td></tr>
<tr class="memdesc:a2dc291d11a411ff044c29e6025e3ee82"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FF4: Component Identification Register 1  <a href="#a2dc291d11a411ff044c29e6025e3ee82">More...</a><br /></td></tr>
<tr class="separator:a2dc291d11a411ff044c29e6025e3ee82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8befad90dca1e9b48170861847a85d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#a6f8befad90dca1e9b48170861847a85d">CIDR2</a></td></tr>
<tr class="memdesc:a6f8befad90dca1e9b48170861847a85d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FF8: Component Identification Register 2  <a href="#a6f8befad90dca1e9b48170861847a85d">More...</a><br /></td></tr>
<tr class="separator:a6f8befad90dca1e9b48170861847a85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa980b6f8f4b56ecaed4383d5d382cefc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_f___type.html#aa980b6f8f4b56ecaed4383d5d382cefc">CIDR3</a></td></tr>
<tr class="memdesc:aa980b6f8f4b56ecaed4383d5d382cefc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FFC: Component Identification Register 3  <a href="#aa980b6f8f4b56ecaed4383d5d382cefc">More...</a><br /></td></tr>
<tr class="separator:aa980b6f8f4b56ecaed4383d5d382cefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ac249a5d4fbabc6ebe144b8e58508065d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac249a5d4fbabc6ebe144b8e58508065d">&#9670;&nbsp;</a></span>AUTHSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::AUTHSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FB8: Authentication Status Register </p>

</div>
</div>
<a id="a01cdb05364485d788cf1f322023413aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01cdb05364485d788cf1f322023413aa">&#9670;&nbsp;</a></span>CIDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::CIDR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FF0: Component Identification Register 0 </p>

</div>
</div>
<a id="a2dc291d11a411ff044c29e6025e3ee82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dc291d11a411ff044c29e6025e3ee82">&#9670;&nbsp;</a></span>CIDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::CIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FF4: Component Identification Register 1 </p>

</div>
</div>
<a id="a6f8befad90dca1e9b48170861847a85d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f8befad90dca1e9b48170861847a85d">&#9670;&nbsp;</a></span>CIDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::CIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FF8: Component Identification Register 2 </p>

</div>
</div>
<a id="aa980b6f8f4b56ecaed4383d5d382cefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa980b6f8f4b56ecaed4383d5d382cefc">&#9670;&nbsp;</a></span>CIDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::CIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FFC: Component Identification Register 3 </p>

</div>
</div>
<a id="ad2116c903a452a6f1cc4b3a02c59768e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2116c903a452a6f1cc4b3a02c59768e">&#9670;&nbsp;</a></span>CLAIMCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETF_Type::CLAIMCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FA4: Claim Tag Clear Register </p>

</div>
</div>
<a id="a4f26917ef35ff9f358a711945f9dd0fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f26917ef35ff9f358a711945f9dd0fc">&#9670;&nbsp;</a></span>CLAIMSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETF_Type::CLAIMSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FA0: Claim Tag Set Register </p>

</div>
</div>
<a id="a2029076771765e8d620f679592917e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2029076771765e8d620f679592917e82">&#9670;&nbsp;</a></span>DEVID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::DEVID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FC8: Device ID Register </p>

</div>
</div>
<a id="ae30a592a74285e08f268633095b87d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae30a592a74285e08f268633095b87d74">&#9670;&nbsp;</a></span>DEVTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::DEVTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FCC: Device Type Identifier Register </p>

</div>
</div>
<a id="ae67737772f9b4aa4517b1203b5a629b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67737772f9b4aa4517b1203b5a629b7">&#9670;&nbsp;</a></span>FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETF_Type::FCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Funnel Control Register </p>

</div>
</div>
<a id="a87174f8edacf979bdbca7da365f4c41a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87174f8edacf979bdbca7da365f4c41a">&#9670;&nbsp;</a></span>ITATBCTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETF_Type::ITATBCTR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EF8: Integration Register, ITATBCTR0 </p>

</div>
</div>
<a id="a841ecc71a1fd5104c10130d903d7568b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841ecc71a1fd5104c10130d903d7568b">&#9670;&nbsp;</a></span>ITATBCTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETF_Type::ITATBCTR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EF4: Integration Register, ITATBCTR1 </p>

</div>
</div>
<a id="a4c078f67ef37f93fae410c689ff732cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c078f67ef37f93fae410c689ff732cd">&#9670;&nbsp;</a></span>ITATBCTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETF_Type::ITATBCTR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EF0: Integration Register, ITATBCTR2 </p>

</div>
</div>
<a id="a05dfb209e0d839e04d1ec2d9053a4546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05dfb209e0d839e04d1ec2d9053a4546">&#9670;&nbsp;</a></span>ITATBDATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETF_Type::ITATBDATA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EEC: Integration Register, ITATBDATA0 </p>

</div>
</div>
<a id="a545adcbe3bd3ef80950d9def6c379788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a545adcbe3bd3ef80950d9def6c379788">&#9670;&nbsp;</a></span>ITCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETF_Type::ITCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0F00: Integration Mode Control Register </p>

</div>
</div>
<a id="a75f73e40c190608f2e535fee8562cae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f73e40c190608f2e535fee8562cae0">&#9670;&nbsp;</a></span>LAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t ETF_Type::LAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FB0: Lock Access Register </p>

</div>
</div>
<a id="a7f67a54e4cea5d14b0fbc6e172fb9f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f67a54e4cea5d14b0fbc6e172fb9f70">&#9670;&nbsp;</a></span>LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::LSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FB4: Lock Status Register </p>

</div>
</div>
<a id="a2d1a3f2a5f4e0cfb1d160e6cf08529a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d1a3f2a5f4e0cfb1d160e6cf08529a6">&#9670;&nbsp;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETF_Type::PCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Priority Control Register </p>

</div>
</div>
<a id="a3dc100726a9a88d688a9e959ba58fecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc100726a9a88d688a9e959ba58fecb">&#9670;&nbsp;</a></span>PIDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::PIDR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FE0: Peripheral Identification Register 0 </p>

</div>
</div>
<a id="a263c91a6cecf1f977ae3d6c57f8cc1d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263c91a6cecf1f977ae3d6c57f8cc1d8">&#9670;&nbsp;</a></span>PIDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::PIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FE4: Peripheral Identification Register 1 </p>

</div>
</div>
<a id="a4f166fa14fced292d6915d18163db07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f166fa14fced292d6915d18163db07d">&#9670;&nbsp;</a></span>PIDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::PIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FE8: Peripheral Identification Register 2 </p>

</div>
</div>
<a id="a076f1e9570a0c599c09b5aba275eef9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a076f1e9570a0c599c09b5aba275eef9c">&#9670;&nbsp;</a></span>PIDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::PIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FEC: Peripheral Identification Register 3 </p>

</div>
</div>
<a id="a9b2cf050f9c5f6c4180e055f39a82e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2cf050f9c5f6c4180e055f39a82e97">&#9670;&nbsp;</a></span>PIDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::PIDR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FD0: Peripheral Identification Register 4 </p>

</div>
</div>
<a id="a49210e69398ed2a390b69170cb1016d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49210e69398ed2a390b69170cb1016d4">&#9670;&nbsp;</a></span>PIDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::PIDR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FD4: Peripheral Identification Register 5 </p>

</div>
</div>
<a id="ae4b7bca6a55d5035355ac30fd4da2e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b7bca6a55d5035355ac30fd4da2e5f">&#9670;&nbsp;</a></span>PIDR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::PIDR6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FD8: Peripheral Identification Register 6 </p>

</div>
</div>
<a id="aad3028f515055d68cf14f1e73902de31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3028f515055d68cf14f1e73902de31">&#9670;&nbsp;</a></span>PIDR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETF_Type::PIDR7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FDC: Peripheral Identification Register 7 </p>

</div>
</div>
<a id="a7d3ec1525cf772eaf20806e9cdc8c8fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d3ec1525cf772eaf20806e9cdc8c8fb">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ETF_Type::RESERVED_0[3812]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: 0xEE4 bytes </p>

</div>
</div>
<a id="af520bc776cd67f8825390a41087144ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af520bc776cd67f8825390a41087144ee">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ETF_Type::RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EFC: 0x4 bytes </p>

</div>
</div>
<a id="a41ecccf93a6ad443d8b9fae7702f2c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41ecccf93a6ad443d8b9fae7702f2c5d">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ETF_Type::RESERVED_2[156]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0F04: 0x9C bytes </p>

</div>
</div>
<a id="a9334b900f71d5a8d5d63ce0b0c4c9da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9334b900f71d5a8d5d63ce0b0c4c9da9">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ETF_Type::RESERVED_3[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FA8: 0x8 bytes </p>

</div>
</div>
<a id="a6b9279e96b5c3fdb16566fe49d08acab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b9279e96b5c3fdb16566fe49d08acab">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ETF_Type::RESERVED_4[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FBC: 0xC bytes </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_m_k20_d5_8h_source.html">MK20D5.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_e_t_f___type.html">ETF_Type</a></li>
    <li class="footer">Generated on Thu Oct 31 2019 16:45:57 for Lab5_Section2 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
