Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Fri Jan 30 10:04:18 2026
| Host              : en4234856l running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcvu9p-flga2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  261         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (131)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (131)
---------------------------------
 There are 131 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.582        0.000                      0                  275        0.061        0.000                      0                  275        2.225        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.582        0.000                      0                  275        0.061        0.000                      0                  275        2.225        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.169ns (14.354%)  route 1.008ns (85.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.197     0.306    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg_n_0_[2]
    SLICE_X31Y659        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     0.396 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1/O
                         net (fo=8, routed)           0.811     1.207    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/CEP
    DSP48E2_X4Y256       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.043     5.043    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/CLK
    DSP48E2_X4Y256       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X4Y256       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[72]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     4.925    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[72]
  -------------------------------------------------------------------
                         required time                          4.925    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[74]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     4.925    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[74]
  -------------------------------------------------------------------
                         required time                          4.925    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[76]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     4.925    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[76]
  -------------------------------------------------------------------
                         required time                          4.925    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[78]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     4.925    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[78]
  -------------------------------------------------------------------
                         required time                          4.925    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[73]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     4.926    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[73]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[75]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     4.926    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[75]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[77]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     4.926    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[77]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[79]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[79]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[79]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     4.926    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[79]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.169ns (15.804%)  route 0.900ns (84.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.197     0.306    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg_n_0_[2]
    SLICE_X31Y659        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     0.396 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1/O
                         net (fo=8, routed)           0.703     1.099    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/CEP
    DSP48E2_X4Y258       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.043     5.043    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/CLK
    DSP48E2_X4Y258       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X4Y258       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                  3.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.062ns (54.814%)  route 0.051ns (45.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=6, routed)           0.033     0.085    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[1]
    SLICE_X31Y659        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     0.108 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_i_1/O
                         net (fo=1, routed)           0.018     0.126    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_i_1_n_0
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y659        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.074ns (56.442%)  route 0.057ns (43.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=6, routed)           0.031     0.083    bd_0_i/hls_inst/inst/ap_CS_fsm_state2
    SLICE_X31Y659        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     0.118 r  bd_0_i/hls_inst/inst/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.026     0.144    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y659        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.090ns (62.460%)  route 0.054ns (37.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=7, routed)           0.033     0.085    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[2]
    SLICE_X31Y659        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     0.136 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.021     0.157    bd_0_i/hls_inst/inst/ap_NS_fsm[2]
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y659        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.099ns (66.987%)  route 0.049ns (33.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=7, routed)           0.041     0.093    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[2]
    SLICE_X31Y659        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.060     0.153 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.008     0.161    bd_0_i/hls_inst/inst/ap_NS_fsm[3]
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y659        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__6/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.062ns (46.269%)  route 0.072ns (53.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__6/CLK
    DSP48E2_X4Y262       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__6/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y262       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.062     0.092 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__6/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.072     0.164    bd_0_i/hls_inst/inst/c_data_out[125]
    SLICE_X30Y656        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y656        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[125]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y656        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[125]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.062ns (41.017%)  route 0.089ns (58.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.081     0.133    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[0]
    SLICE_X31Y659        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.023     0.156 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.008     0.164    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y659        FDSE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.688%)  route 0.113ns (74.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.113     0.165    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg_n_0_[1]
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y659        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.062ns (44.928%)  route 0.076ns (55.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0/CLK
    DSP48E2_X5Y262       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y262       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.062     0.092 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.076     0.168    bd_0_i/hls_inst/inst/c_data_out[13]
    SLICE_X35Y656        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y656        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y656        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__6/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.066ns (46.479%)  route 0.076ns (53.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__6/CLK
    DSP48E2_X4Y262       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__6/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y262       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[14])
                                                      0.066     0.096 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__6/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.076     0.172    bd_0_i/hls_inst/inst/c_data_out[126]
    SLICE_X30Y656        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y656        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[126]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y656        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[126]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.066ns (46.479%)  route 0.076ns (53.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__0/CLK
    DSP48E2_X4Y260       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y260       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[14])
                                                      0.066     0.096 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.076     0.172    bd_0_i/hls_inst/inst/c_data_out[30]
    SLICE_X30Y651        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y651        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y651        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X5Y262  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X4Y260  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X5Y264  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__1/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X5Y260  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__2/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X4Y256  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X4Y258  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X4Y264  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__5/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X4Y262  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__6/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDSE/C          n/a            0.550         5.000       4.450      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         5.000       4.450      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDSE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X35Y655   bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X35Y655   bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[0]/C
High Pulse Width  Slow    FDSE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X31Y659   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X35Y655   bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X35Y655   bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.145ns  (logic 0.110ns (75.862%)  route 0.035ns (24.138%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X31Y659        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     0.110 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.035     0.145    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.059ns  (logic 0.042ns (71.186%)  route 0.017ns (28.814%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X31Y659        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.042     0.042 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.017     0.059    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.445ns  (logic 0.235ns (52.815%)  route 0.210ns (47.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.175     0.282    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[0]
    SLICE_X31Y659        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     0.440 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.035     0.475    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=2, unset)            0.000     0.110    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=2, unset)            0.000     0.110    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[105]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y660        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y660        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[105]/Q
                         net (fo=0)                   0.000     0.110    ap_return[105]
                                                                      r  ap_return[105] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[107]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y660        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y660        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[107]/Q
                         net (fo=0)                   0.000     0.110    ap_return[107]
                                                                      r  ap_return[107] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[111]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y660        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y660        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[111]/Q
                         net (fo=0)                   0.000     0.110    ap_return[111]
                                                                      r  ap_return[111] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y660        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y660        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[33]/Q
                         net (fo=0)                   0.000     0.110    ap_return[33]
                                                                      r  ap_return[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y660        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y660        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[35]/Q
                         net (fo=0)                   0.000     0.110    ap_return[35]
                                                                      r  ap_return[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y660        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y660        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[39]/Q
                         net (fo=0)                   0.000     0.110    ap_return[39]
                                                                      r  ap_return[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y650        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y650        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[49]/Q
                         net (fo=0)                   0.000     0.110    ap_return[49]
                                                                      r  ap_return[49] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[102]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y660        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y660        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[102]/Q
                         net (fo=0)                   0.000     0.050    ap_return[102]
                                                                      r  ap_return[102] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[114]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y655        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y655        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[114]/Q
                         net (fo=0)                   0.000     0.050    ap_return[114]
                                                                      r  ap_return[114] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[122]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y656        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y656        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[122]/Q
                         net (fo=0)                   0.000     0.050    ap_return[122]
                                                                      r  ap_return[122] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y656        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y656        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[12]/Q
                         net (fo=0)                   0.000     0.050    ap_return[12]
                                                                      r  ap_return[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y650        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y650        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[18]/Q
                         net (fo=0)                   0.000     0.050    ap_return[18]
                                                                      r  ap_return[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y651        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y651        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[26]/Q
                         net (fo=0)                   0.000     0.050    ap_return[26]
                                                                      r  ap_return[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y655        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y655        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[2]/Q
                         net (fo=0)                   0.000     0.050    ap_return[2]
                                                                      r  ap_return[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y660        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y660        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[42]/Q
                         net (fo=0)                   0.000     0.050    ap_return[42]
                                                                      r  ap_return[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y651        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y651        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[58]/Q
                         net (fo=0)                   0.000     0.050    ap_return[58]
                                                                      r  ap_return[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_return[66]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y641        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[66]/Q
                         net (fo=0)                   0.000     0.050    ap_return[66]
                                                                      r  ap_return[66] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.260ns (40.314%)  route 0.385ns (59.686%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_start
    SLICE_X31Y659        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.137     0.137 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.245     0.382    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/grp_tensor_slice_wrapper_fu_44_ap_start
    SLICE_X31Y659        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     0.505 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.140     0.645    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state[2]_i_1_n_0
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     0.021    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.260ns (40.314%)  route 0.385ns (59.686%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_start
    SLICE_X31Y659        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.137     0.137 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.245     0.382    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/grp_tensor_slice_wrapper_fu_44_ap_start
    SLICE_X31Y659        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     0.505 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.140     0.645    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state[2]_i_1_n_0
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     0.021    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.260ns (40.314%)  route 0.385ns (59.686%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_start
    SLICE_X31Y659        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.137     0.137 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.245     0.382    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/grp_tensor_slice_wrapper_fu_44_ap_start
    SLICE_X31Y659        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     0.505 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.140     0.645    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state[2]_i_1_n_0
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     0.021    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.468ns  (logic 0.175ns (37.399%)  route 0.293ns (62.601%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_start
    SLICE_X31Y659        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.137     0.137 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.240     0.377    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/grp_tensor_slice_wrapper_fu_44_ap_start
    SLICE_X31Y659        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     0.415 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_i_1/O
                         net (fo=1, routed)           0.053     0.468    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_i_1_n_0
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     0.021    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.171ns  (logic 0.099ns (57.895%)  route 0.072ns (42.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X31Y659        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     0.099 r  bd_0_i/hls_inst/inst/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.072     0.171    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.126ns  (logic 0.099ns (78.571%)  route 0.027ns (21.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X31Y659        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     0.099 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.027     0.126    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.026ns  (logic 0.000ns (0.000%)  route 0.026ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.026     0.026    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.026ns  (logic 0.000ns (0.000%)  route 0.026ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.026     0.026    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.026ns  (logic 0.000ns (0.000%)  route 0.026ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.026     0.026    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.026ns  (logic 0.000ns (0.000%)  route 0.026ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.026     0.026    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_rst
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     0.021    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.010     0.010    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.010     0.010    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.010     0.010    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.010     0.010    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.010     0.010    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_rst
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.010     0.010    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_rst
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.010     0.010    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_rst
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=15, unset)           0.010     0.010    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_rst
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_available_port_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.044ns  (logic 0.036ns (81.818%)  route 0.008ns (18.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X31Y659        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.008     0.044    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.067ns  (logic 0.041ns (61.194%)  route 0.026ns (38.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X31Y659        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.026     0.067    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C





