// Seed: 2346426478
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output tri id_4,
    input tri0 id_5,
    output wand id_6,
    output wor id_7,
    input tri1 id_8,
    output wire id_9,
    input tri1 id_10
);
  assign id_3 = 1;
  assign id_4 = -1;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input tri0 id_2,
    input wire id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    input wor id_7,
    inout tri0 id_8,
    input tri0 id_9,
    output wand id_10,
    input uwire id_11
);
  assign id_8 = id_9;
  wire id_13;
  tri0 id_14 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_0,
      id_8,
      id_9,
      id_10,
      id_8,
      id_4,
      id_10,
      id_5
  );
  logic [1 : {  -1  {  1  }  }  !=?  1] id_15;
  ;
endmodule
