SystemC Simulation
UVM_INFO @ 0 s: reporter [RNTST] Running test ...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase build
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase build
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase build
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [ENDED] Phase ended for phase build
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [ENDED] Phase ended for phase build
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [ENDED] Phase ended for phase build
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase connect
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase connect
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase connect
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [ENDED] Phase ended for phase connect
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [ENDED] Phase ended for phase connect
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [ENDED] Phase ended for phase connect
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase end_of_elaboration
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase end_of_elaboration
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase end_of_elaboration
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [ENDED] Phase ended for phase end_of_elaboration
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [ENDED] Phase ended for phase end_of_elaboration
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [ENDED] Phase ended for phase end_of_elaboration
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase start_of_simulation
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase start_of_simulation
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase start_of_simulation
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [ENDED] Phase ended for phase start_of_simulation
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [ENDED] Phase ended for phase start_of_simulation
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [ENDED] Phase ended for phase start_of_simulation
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase run
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase run
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase run
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase pre_reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase pre_reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase pre_reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [ENDED] Phase ended for phase pre_reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [ENDED] Phase ended for phase pre_reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [ENDED] Phase ended for phase pre_reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [ENDED] Phase ended for phase reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [ENDED] Phase ended for phase reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [ENDED] Phase ended for phase reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase post_reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase post_reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase post_reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [ENDED] Phase ended for phase post_reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [ENDED] Phase ended for phase post_reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [ENDED] Phase ended for phase post_reset
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase pre_configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase pre_configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase pre_configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [ENDED] Phase ended for phase pre_configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [ENDED] Phase ended for phase pre_configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [ENDED] Phase ended for phase pre_configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [ENDED] Phase ended for phase configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [ENDED] Phase ended for phase configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [ENDED] Phase ended for phase configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase post_configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase post_configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase post_configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [ENDED] Phase ended for phase post_configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [ENDED] Phase ended for phase post_configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [ENDED] Phase ended for phase post_configure
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase pre_main
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase pre_main
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase pre_main
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [ENDED] Phase ended for phase pre_main
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [ENDED] Phase ended for phase pre_main
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [ENDED] Phase ended for phase pre_main
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [STARTED] Phase started for phase main
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [STARTED] Phase started for phase main
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [STARTED] Phase started for phase main
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: reporter [PH_JUMP] phase main (schedule uvm_sched, domain uvm) is jumping to phase reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [ENDED] Phase ended for phase main
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [ENDED] Phase ended for phase main
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [ENDED] Phase ended for phase main
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [STARTED] Phase started for phase reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [STARTED] Phase started for phase reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [STARTED] Phase started for phase reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [ENDED] Phase ended for phase reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [ENDED] Phase ended for phase reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [ENDED] Phase ended for phase reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [STARTED] Phase started for phase post_reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [STARTED] Phase started for phase post_reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [STARTED] Phase started for phase post_reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [ENDED] Phase ended for phase post_reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [ENDED] Phase ended for phase post_reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [ENDED] Phase ended for phase post_reset
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [STARTED] Phase started for phase pre_configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [STARTED] Phase started for phase pre_configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [STARTED] Phase started for phase pre_configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [ENDED] Phase ended for phase pre_configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [ENDED] Phase ended for phase pre_configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [ENDED] Phase ended for phase pre_configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [STARTED] Phase started for phase configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [STARTED] Phase started for phase configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [STARTED] Phase started for phase configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [ENDED] Phase ended for phase configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [ENDED] Phase ended for phase configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [ENDED] Phase ended for phase configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [STARTED] Phase started for phase post_configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [STARTED] Phase started for phase post_configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [STARTED] Phase started for phase post_configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [ENDED] Phase ended for phase post_configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [ENDED] Phase ended for phase post_configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [ENDED] Phase ended for phase post_configure
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [STARTED] Phase started for phase pre_main
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [STARTED] Phase started for phase pre_main
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [STARTED] Phase started for phase pre_main
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [ENDED] Phase ended for phase pre_main
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [ENDED] Phase ended for phase pre_main
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [ENDED] Phase ended for phase pre_main
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [STARTED] Phase started for phase main
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [STARTED] Phase started for phase main
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [STARTED] Phase started for phase main
UVM_INFO <removed by verify-uvm.pl> @ 10 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [ENDED] Phase ended for phase main
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [ENDED] Phase ended for phase main
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [ENDED] Phase ended for phase main
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [STARTED] Phase started for phase post_main
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [STARTED] Phase started for phase post_main
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [STARTED] Phase started for phase post_main
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [ENDED] Phase ended for phase post_main
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [ENDED] Phase ended for phase post_main
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [ENDED] Phase ended for phase post_main
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [STARTED] Phase started for phase pre_shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [STARTED] Phase started for phase pre_shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [STARTED] Phase started for phase pre_shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [ENDED] Phase ended for phase pre_shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [ENDED] Phase ended for phase pre_shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [ENDED] Phase ended for phase pre_shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [STARTED] Phase started for phase shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [STARTED] Phase started for phase shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [STARTED] Phase started for phase shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [ENDED] Phase ended for phase shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [ENDED] Phase ended for phase shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [ENDED] Phase ended for phase shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [STARTED] Phase started for phase post_shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [STARTED] Phase started for phase post_shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [STARTED] Phase started for phase post_shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [ENDED] Phase ended for phase run
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [ENDED] Phase ended for phase run
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [ENDED] Phase ended for phase run
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [ENDED] Phase ended for phase post_shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [ENDED] Phase ended for phase post_shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [ENDED] Phase ended for phase post_shutdown
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [STARTED] Phase started for phase extract
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [STARTED] Phase started for phase extract
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [STARTED] Phase started for phase extract
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [ENDED] Phase ended for phase extract
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [ENDED] Phase ended for phase extract
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [ENDED] Phase ended for phase extract
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [STARTED] Phase started for phase check
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [STARTED] Phase started for phase check
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [STARTED] Phase started for phase check
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [ENDED] Phase ended for phase check
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [ENDED] Phase ended for phase check
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [ENDED] Phase ended for phase check
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [STARTED] Phase started for phase report
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [STARTED] Phase started for phase report
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [STARTED] Phase started for phase report
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [ENDED] Phase ended for phase report
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [ENDED] Phase ended for phase report
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [ENDED] Phase ended for phase report
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [STARTED] Phase started for phase final
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [STARTED] Phase started for phase final
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [STARTED] Phase started for phase final
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
*** UVM TEST PASSED ***
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [ENDED] Phase ended for phase final
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [ENDED] Phase ended for phase final
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l1 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [ENDED] Phase ended for phase final
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: test1.l2 [CHECKER] Checking a phase...
UVM_INFO <removed by verify-uvm.pl> @ 20 ms: reporter [UVM/REPORT/SERVER]
--- UVM Report Summary ---
** Report counts by severity
UVM_INFO      : 338
UVM_WARNING   :   0
UVM_ERROR     :   0
UVM_FATAL     :   0
** Report counts by id
[CHECKER]              168
[ENDED]                84
[PH_JUMP]               1
[RNTST]                 1
[STARTED]              84
UVM_INFO @ 20 ms: reporter [FINISH] UVM-SystemC phasing completed; simulation finished
