Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Mar 20 16:55:37 2023
| Host         : ajit-System-Product-Name running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file timing.postsynth.rpt -nworst 4
| Design       : top_level
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 132 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport0_o[1] (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport1_o[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: test_inst/mcore_inst/PMODE_0_0_inst/Shallow.notSaveSlot.queue/qD1.RB.full_flag/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 404 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 7 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.643       -0.643                      1               263411       -0.920     -106.547                   4007               263411        0.264        0.000                       0                 99594  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk        {0.000 4.000}        8.000           125.000         
clk_in_p                                     {0.000 2.500}        5.000           200.000         
  clkfbout                                   {0.000 2.500}        5.000           200.000         
  clkout0                                    {0.000 6.250}        12.500          80.000          
  clkout1                                    {0.000 5.000}        10.000          100.000         
  clkout2                                    {0.000 2.500}        5.000           200.000         
  clkout3                                    {0.000 4.000}        8.000           125.000         
    clkfbout_1                               {0.000 4.000}        8.000           125.000         
    clkout0_1                                {0.000 4.000}        8.000           125.000         
    clkout1_1                                {2.000 6.000}        8.000           125.000         
      ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
rgmii_rxc                                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_p              4.235        0.000                      0                    2        0.054        0.000                      0                    2        1.100        0.000                       0                    14  
  clkfbout                                                                                                                                                        3.929        0.000                       0                     2  
  clkout0             1.044        0.000                      0               210843       -0.072       -6.936                    365               210843        5.482        0.000                       0                 79659  
  clkout1             7.153        0.000                      0                 3257       -0.028       -5.905                    649                 3257        4.232        0.000                       0                  1081  
  clkout2             3.745        0.000                      0                   27        0.049        0.000                      0                   27        0.264        0.000                       0                    22  
  clkout3             0.277        0.000                      0                42731       -0.072      -76.113                   2265                42731        2.000        0.000                       0                 16074  
    clkfbout_1                                                                                                                                                    6.929        0.000                       0                     2  
    clkout0_1         4.810        0.000                      0                 3870       -0.293      -12.634                    633                 3870        3.232        0.000                       0                  1801  
    clkout1_1         5.266        0.000                      0                   33       -0.293       -0.293                      1                   33        3.650        0.000                       0                    39  
rgmii_rxc             5.561        0.000                      0                 1879       -0.072       -3.264                     91                 1879        3.232        0.000                       0                   900  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0_1                              clkout1                                      5.152        0.000                      0                   32                                                                        
clkout0                                clkout3                                     -0.643       -0.643                      1                    1       -0.285       -0.285                      1                    1  
clkout1                                clkout0_1                                    3.923        0.000                      0                   73                                                                        
clkout1_1                              clkout0_1                                    4.983        0.000                      0                    3        1.720        0.000                      0                    3  
rgmii_rxc                              clkout0_1                                   30.493        0.000                      0                   17                                                                        
clkout0_1                              ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk        0.465        0.000                      0                    5        0.457        0.000                      0                    5  
ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  rgmii_rxc                                    0.625        0.000                      0                    5        0.405        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout0            clkout0                 10.864        0.000                      0                  294        0.169        0.000                      0                  294  
**async_default**  clkout0_1          clkout0_1                6.358        0.000                      0                   37        0.169        0.000                      0                   37  
**async_default**  clkout3            clkout0_1                7.496        0.000                      0                    1       -0.920       -0.920                      1                    1  
**async_default**  clkout3            clkout3                  6.369        0.000                      0                  376        0.169        0.000                      0                  376  
**async_default**  rgmii_rxc          clkout3                  6.730        0.000                      0                    1       -0.197       -0.197                      1                    1  
**async_default**  rgmii_rxc          rgmii_rxc                6.398        0.000                      0                   46        0.175        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        4.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 clock_gen_inst/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.346ns (56.444%)  route 0.267ns (43.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 6.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.509 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.584     2.093    clock_gen_inst/clkin1_bufg
                         FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.316 r  clock_gen_inst/dcm_locked_reg_reg/Q
                         net (fo=1, unplaced)         0.267     2.583    clock_gen_inst/dcm_locked_reg
                         LUT2 (Prop_lut2_I0_O)        0.123     2.706 r  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, unplaced)         0.000     2.706    clock_gen_inst/dcm_locked_edge_i_1_n_0
                         FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     6.174    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.257 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.439     6.696    clock_gen_inst/clkin1_bufg
                         FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism              0.251     6.948    
                         clock uncertainty           -0.043     6.904    
                         FDRE (Setup_fdre_C_D)        0.036     6.940    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 clock_gen_inst/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.346ns (56.444%)  route 0.267ns (43.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 6.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.509 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.584     2.093    clock_gen_inst/clkin1_bufg
                         FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.316 f  clock_gen_inst/dcm_locked_reg_reg/Q
                         net (fo=1, unplaced)         0.267     2.583    clock_gen_inst/dcm_locked_reg
                         LUT2 (Prop_lut2_I0_O)        0.123     2.706 f  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, unplaced)         0.000     2.706    clock_gen_inst/dcm_locked_edge_i_1_n_0
                         FDRE                                         f  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     6.174    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.257 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.439     6.696    clock_gen_inst/clkin1_bufg
                         FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism              0.251     6.948    
                         clock uncertainty           -0.043     6.904    
                         FDRE (Setup_fdre_C_D)        0.036     6.940    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.223ns (52.719%)  route 0.200ns (47.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 6.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.509 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.584     2.093    clock_gen_inst/lock_sync/clk
                         FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.316 r  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, unplaced)         0.200     2.516    clock_gen_inst/dcm_locked_sync
                         FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     6.174    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.257 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.439     6.696    clock_gen_inst/clkin1_bufg
                         FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
                         clock pessimism              0.251     6.948    
                         clock uncertainty           -0.043     6.904    
                         FDRE (Setup_fdre_C_D)       -0.100     6.804    clock_gen_inst/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -2.516    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.223ns (52.719%)  route 0.200ns (47.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 6.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.509 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.584     2.093    clock_gen_inst/lock_sync/clk
                         FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.316 f  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, unplaced)         0.200     2.516    clock_gen_inst/dcm_locked_sync
                         FDRE                                         f  clock_gen_inst/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     6.174    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.257 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.439     6.696    clock_gen_inst/clkin1_bufg
                         FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
                         clock pessimism              0.251     6.948    
                         clock uncertainty           -0.043     6.904    
                         FDRE (Setup_fdre_C_D)       -0.100     6.804    clock_gen_inst/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -2.516    
  -------------------------------------------------------------------
                         slack                                  4.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.081%)  route 0.100ns (37.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.507 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.114     0.621    clock_gen_inst/lock_sync/clk
                         FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.721 f  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, unplaced)         0.100     0.822    clock_gen_inst/dcm_locked_sync
                         LUT2 (Prop_lut2_I1_O)        0.064     0.886 r  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, unplaced)         0.000     0.886    clock_gen_inst/dcm_locked_edge_i_1_n_0
                         FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.735 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.259     0.994    clock_gen_inst/clkin1_bufg
                         FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism             -0.227     0.766    
                         FDRE (Hold_fdre_C_D)         0.065     0.831    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.081%)  route 0.100ns (37.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.507 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.114     0.621    clock_gen_inst/lock_sync/clk
                         FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.721 r  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, unplaced)         0.100     0.822    clock_gen_inst/dcm_locked_sync
                         LUT2 (Prop_lut2_I1_O)        0.064     0.886 f  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, unplaced)         0.000     0.886    clock_gen_inst/dcm_locked_edge_i_1_n_0
                         FDRE                                         f  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.735 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.259     0.994    clock_gen_inst/clkin1_bufg
                         FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism             -0.227     0.766    
                         FDRE (Hold_fdre_C_D)         0.065     0.831    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.206%)  route 0.099ns (49.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.507 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.114     0.621    clock_gen_inst/lock_sync/clk
                         FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.721 r  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, unplaced)         0.099     0.821    clock_gen_inst/dcm_locked_sync
                         FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.735 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.259     0.994    clock_gen_inst/clkin1_bufg
                         FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
                         clock pessimism             -0.227     0.766    
                         FDRE (Hold_fdre_C_D)        -0.017     0.749    clock_gen_inst/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.206%)  route 0.099ns (49.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.507 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.114     0.621    clock_gen_inst/lock_sync/clk
                         FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.721 f  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, unplaced)         0.099     0.821    clock_gen_inst/dcm_locked_sync
                         FDRE                                         f  clock_gen_inst/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clkin1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.735 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, unplaced)        0.259     0.994    clock_gen_inst/clkin1_bufg
                         FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
                         clock pessimism             -0.227     0.766    
                         FDRE (Hold_fdre_C_D)        -0.017     0.749    clock_gen_inst/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCTRL/I0        n/a            1.409         5.000       3.592                clock_gen_inst/bufg_clkin1/I0
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000               clock_gen_inst/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clock_gen_inst/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clock_gen_inst/clock_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_gen_inst/clock_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929                clock_gen_inst/clock_generator/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000               clock_gen_inst/clock_generator/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
Hold  :          365  Failing Endpoints,  Worst Slack       -0.072ns,  Total Violation       -6.936ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.839ns  (logic 1.825ns (16.838%)  route 9.014ns (83.162%))
  Logic Levels:           27  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 14.708 - 12.500 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.584     2.754    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/Q
                         net (fo=2, unplaced)         0.538     3.515    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero
                         LUT6 (Prop_lut6_I0_O)        0.123     3.638 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/symbol_out_sig<10>5_SW0/O
                         net (fo=8, unplaced)         0.445     4.083    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N36
                         LUT6 (Prop_lut6_I0_O)        0.043     4.126 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=477, unplaced)       0.409     4.535    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     4.578 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, unplaced)        0.324     4.902    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.945 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=39, unplaced)        0.483     5.428    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.471 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, unplaced)         0.298     5.769    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
                         LUT3 (Prop_lut3_I2_O)        0.043     5.812 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=178, unplaced)       0.384     6.196    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     6.239 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, unplaced)         0.418     6.657    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
                         LUT6 (Prop_lut6_I0_O)        0.043     6.700 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, unplaced)        0.318     7.018    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
                         LUT6 (Prop_lut6_I5_O)        0.043     7.061 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, unplaced)        0.324     7.385    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
                         LUT6 (Prop_lut6_I5_O)        0.043     7.428 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<1>/O
                         net (fo=1, unplaced)         0.000     7.428    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.695 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.007     7.702    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[3]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.755 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<4>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     7.755    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089     7.844 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4/CO[1]
                         net (fo=9, unplaced)         0.230     8.074    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
                         LUT1 (Prop_lut1_I0_O)        0.124     8.198 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1/O
                         net (fo=9, unplaced)         0.311     8.509    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1
                         LUT6 (Prop_lut6_I4_O)        0.043     8.552 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, unplaced)        0.324     8.876    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
                         LUT4 (Prop_lut4_I0_O)        0.043     8.919 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=347, unplaced)       0.401     9.320    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
                         LUT4 (Prop_lut4_I1_O)        0.043     9.363 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23_1/O
                         net (fo=2, unplaced)         0.418     9.781    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23
                         LUT6 (Prop_lut6_I3_O)        0.043     9.824 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2/O
                         net (fo=2, unplaced)         0.281    10.105    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2
                         LUT6 (Prop_lut6_I5_O)        0.043    10.148 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3/O
                         net (fo=12, unplaced)        0.455    10.603    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3
                         LUT6 (Prop_lut6_I5_O)        0.043    10.646 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1/O
                         net (fo=2, unplaced)         0.418    11.064    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1
                         LUT6 (Prop_lut6_I3_O)        0.043    11.107 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit2_SW1/O
                         net (fo=7, unplaced)         0.305    11.412    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N162
                         LUT5 (Prop_lut5_I4_O)        0.043    11.455 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.access_tag_lookup1_SW3/O
                         net (fo=2, unplaced)         0.281    11.736    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2100
                         LUT6 (Prop_lut6_I5_O)        0.043    11.779 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit3_SW4/O
                         net (fo=10, unplaced)        0.313    12.092    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2071
                         LUT6 (Prop_lut6_I4_O)        0.043    12.135 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1/O
                         net (fo=15, unplaced)        0.323    12.458    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1
                         LUT3 (Prop_lut3_I1_O)        0.043    12.501 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var151/O
                         net (fo=1, unplaced)         0.270    12.771    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var15
                         LUT6 (Prop_lut6_I5_O)        0.043    12.814 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var14/O
                         net (fo=1, unplaced)         0.270    13.084    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/array_mem_set_enable_var[0]
                         LUT2 (Prop_lut2_I0_O)        0.043    13.127 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o1/O
                         net (fo=8, unplaced)         0.466    13.592    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    13.674    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.747 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    14.186    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.269 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.439    14.708    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/CLKARDCLK
                         clock pessimism              0.400    15.109    
                         clock uncertainty           -0.069    15.040    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    14.636    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.839ns  (logic 1.825ns (16.838%)  route 9.014ns (83.162%))
  Logic Levels:           27  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 14.708 - 12.500 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.584     2.754    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/Q
                         net (fo=2, unplaced)         0.538     3.515    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero
                         LUT6 (Prop_lut6_I0_O)        0.123     3.638 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/symbol_out_sig<10>5_SW0/O
                         net (fo=8, unplaced)         0.445     4.083    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N36
                         LUT6 (Prop_lut6_I0_O)        0.043     4.126 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=477, unplaced)       0.409     4.535    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     4.578 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, unplaced)        0.324     4.902    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.945 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=39, unplaced)        0.483     5.428    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.471 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, unplaced)         0.298     5.769    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
                         LUT3 (Prop_lut3_I2_O)        0.043     5.812 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=178, unplaced)       0.384     6.196    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     6.239 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, unplaced)         0.418     6.657    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
                         LUT6 (Prop_lut6_I0_O)        0.043     6.700 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, unplaced)        0.318     7.018    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
                         LUT6 (Prop_lut6_I5_O)        0.043     7.061 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, unplaced)        0.324     7.385    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
                         LUT6 (Prop_lut6_I5_O)        0.043     7.428 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<1>/O
                         net (fo=1, unplaced)         0.000     7.428    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.695 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.007     7.702    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[3]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.755 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<4>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     7.755    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089     7.844 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4/CO[1]
                         net (fo=9, unplaced)         0.230     8.074    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
                         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1/O
                         net (fo=9, unplaced)         0.311     8.509    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1
                         LUT6 (Prop_lut6_I4_O)        0.043     8.552 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, unplaced)        0.324     8.876    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
                         LUT4 (Prop_lut4_I0_O)        0.043     8.919 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=347, unplaced)       0.401     9.320    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
                         LUT4 (Prop_lut4_I1_O)        0.043     9.363 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23_1/O
                         net (fo=2, unplaced)         0.418     9.781    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23
                         LUT6 (Prop_lut6_I3_O)        0.043     9.824 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2/O
                         net (fo=2, unplaced)         0.281    10.105    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2
                         LUT6 (Prop_lut6_I5_O)        0.043    10.148 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3/O
                         net (fo=12, unplaced)        0.455    10.603    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3
                         LUT6 (Prop_lut6_I5_O)        0.043    10.646 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1/O
                         net (fo=2, unplaced)         0.418    11.064    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1
                         LUT6 (Prop_lut6_I3_O)        0.043    11.107 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit2_SW1/O
                         net (fo=7, unplaced)         0.305    11.412    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N162
                         LUT5 (Prop_lut5_I4_O)        0.043    11.455 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.access_tag_lookup1_SW3/O
                         net (fo=2, unplaced)         0.281    11.736    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2100
                         LUT6 (Prop_lut6_I5_O)        0.043    11.779 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit3_SW4/O
                         net (fo=10, unplaced)        0.313    12.092    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2071
                         LUT6 (Prop_lut6_I4_O)        0.043    12.135 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1/O
                         net (fo=15, unplaced)        0.323    12.458    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1
                         LUT3 (Prop_lut3_I1_O)        0.043    12.501 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var151/O
                         net (fo=1, unplaced)         0.270    12.771    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var15
                         LUT6 (Prop_lut6_I5_O)        0.043    12.814 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var14/O
                         net (fo=1, unplaced)         0.270    13.084    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/array_mem_set_enable_var[0]
                         LUT2 (Prop_lut2_I0_O)        0.043    13.127 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o1/O
                         net (fo=8, unplaced)         0.466    13.592    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    13.674    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.747 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    14.186    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.269 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.439    14.708    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/CLKARDCLK
                         clock pessimism              0.400    15.109    
                         clock uncertainty           -0.069    15.040    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    14.636    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.839ns  (logic 1.825ns (16.838%)  route 9.014ns (83.162%))
  Logic Levels:           27  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 14.708 - 12.500 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.584     2.754    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/Q
                         net (fo=2, unplaced)         0.538     3.515    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero
                         LUT6 (Prop_lut6_I0_O)        0.123     3.638 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/symbol_out_sig<10>5_SW0/O
                         net (fo=8, unplaced)         0.445     4.083    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N36
                         LUT6 (Prop_lut6_I0_O)        0.043     4.126 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=477, unplaced)       0.409     4.535    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     4.578 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, unplaced)        0.324     4.902    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.945 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=39, unplaced)        0.483     5.428    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.471 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, unplaced)         0.298     5.769    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
                         LUT3 (Prop_lut3_I2_O)        0.043     5.812 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=178, unplaced)       0.384     6.196    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     6.239 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, unplaced)         0.418     6.657    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
                         LUT6 (Prop_lut6_I0_O)        0.043     6.700 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, unplaced)        0.318     7.018    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
                         LUT6 (Prop_lut6_I5_O)        0.043     7.061 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, unplaced)        0.324     7.385    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
                         LUT6 (Prop_lut6_I5_O)        0.043     7.428 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<1>/O
                         net (fo=1, unplaced)         0.000     7.428    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.695 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.007     7.702    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[3]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.755 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<4>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     7.755    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089     7.844 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4/CO[1]
                         net (fo=9, unplaced)         0.230     8.074    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
                         LUT1 (Prop_lut1_I0_O)        0.124     8.198 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1/O
                         net (fo=9, unplaced)         0.311     8.509    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1
                         LUT6 (Prop_lut6_I4_O)        0.043     8.552 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, unplaced)        0.324     8.876    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
                         LUT4 (Prop_lut4_I0_O)        0.043     8.919 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=347, unplaced)       0.401     9.320    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
                         LUT4 (Prop_lut4_I1_O)        0.043     9.363 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23_1/O
                         net (fo=2, unplaced)         0.418     9.781    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23
                         LUT6 (Prop_lut6_I3_O)        0.043     9.824 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2/O
                         net (fo=2, unplaced)         0.281    10.105    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2
                         LUT6 (Prop_lut6_I5_O)        0.043    10.148 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3/O
                         net (fo=12, unplaced)        0.455    10.603    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3
                         LUT6 (Prop_lut6_I5_O)        0.043    10.646 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1/O
                         net (fo=2, unplaced)         0.418    11.064    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1
                         LUT6 (Prop_lut6_I3_O)        0.043    11.107 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit2_SW1/O
                         net (fo=7, unplaced)         0.305    11.412    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N162
                         LUT5 (Prop_lut5_I4_O)        0.043    11.455 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.access_tag_lookup1_SW3/O
                         net (fo=2, unplaced)         0.281    11.736    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2100
                         LUT6 (Prop_lut6_I5_O)        0.043    11.779 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit3_SW4/O
                         net (fo=10, unplaced)        0.313    12.092    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2071
                         LUT6 (Prop_lut6_I4_O)        0.043    12.135 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1/O
                         net (fo=15, unplaced)        0.323    12.458    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1
                         LUT3 (Prop_lut3_I1_O)        0.043    12.501 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var151/O
                         net (fo=1, unplaced)         0.270    12.771    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var15
                         LUT6 (Prop_lut6_I5_O)        0.043    12.814 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var14/O
                         net (fo=1, unplaced)         0.270    13.084    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/array_mem_set_enable_var[0]
                         LUT2 (Prop_lut2_I0_O)        0.043    13.127 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o1/O
                         net (fo=8, unplaced)         0.466    13.592    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    13.674    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.747 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    14.186    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.269 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.439    14.708    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/CLKARDCLK
                         clock pessimism              0.400    15.109    
                         clock uncertainty           -0.069    15.040    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    14.636    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.839ns  (logic 1.825ns (16.838%)  route 9.014ns (83.162%))
  Logic Levels:           27  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 14.708 - 12.500 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.584     2.754    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/Q
                         net (fo=2, unplaced)         0.538     3.515    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero
                         LUT6 (Prop_lut6_I0_O)        0.123     3.638 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/symbol_out_sig<10>5_SW0/O
                         net (fo=8, unplaced)         0.445     4.083    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N36
                         LUT6 (Prop_lut6_I0_O)        0.043     4.126 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=477, unplaced)       0.409     4.535    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     4.578 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, unplaced)        0.324     4.902    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.945 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=39, unplaced)        0.483     5.428    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.471 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, unplaced)         0.298     5.769    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
                         LUT3 (Prop_lut3_I2_O)        0.043     5.812 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=178, unplaced)       0.384     6.196    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     6.239 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, unplaced)         0.418     6.657    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
                         LUT6 (Prop_lut6_I0_O)        0.043     6.700 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, unplaced)        0.318     7.018    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
                         LUT6 (Prop_lut6_I5_O)        0.043     7.061 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, unplaced)        0.324     7.385    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
                         LUT6 (Prop_lut6_I5_O)        0.043     7.428 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<1>/O
                         net (fo=1, unplaced)         0.000     7.428    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.695 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.007     7.702    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[3]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.755 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<4>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     7.755    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089     7.844 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4/CO[1]
                         net (fo=9, unplaced)         0.230     8.074    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
                         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1/O
                         net (fo=9, unplaced)         0.311     8.509    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1
                         LUT6 (Prop_lut6_I4_O)        0.043     8.552 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, unplaced)        0.324     8.876    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
                         LUT4 (Prop_lut4_I0_O)        0.043     8.919 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=347, unplaced)       0.401     9.320    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
                         LUT4 (Prop_lut4_I1_O)        0.043     9.363 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23_1/O
                         net (fo=2, unplaced)         0.418     9.781    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23
                         LUT6 (Prop_lut6_I3_O)        0.043     9.824 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2/O
                         net (fo=2, unplaced)         0.281    10.105    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2
                         LUT6 (Prop_lut6_I5_O)        0.043    10.148 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3/O
                         net (fo=12, unplaced)        0.455    10.603    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3
                         LUT6 (Prop_lut6_I5_O)        0.043    10.646 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1/O
                         net (fo=2, unplaced)         0.418    11.064    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1
                         LUT6 (Prop_lut6_I3_O)        0.043    11.107 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit2_SW1/O
                         net (fo=7, unplaced)         0.305    11.412    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N162
                         LUT5 (Prop_lut5_I4_O)        0.043    11.455 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.access_tag_lookup1_SW3/O
                         net (fo=2, unplaced)         0.281    11.736    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2100
                         LUT6 (Prop_lut6_I5_O)        0.043    11.779 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit3_SW4/O
                         net (fo=10, unplaced)        0.313    12.092    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2071
                         LUT6 (Prop_lut6_I4_O)        0.043    12.135 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1/O
                         net (fo=15, unplaced)        0.323    12.458    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1
                         LUT3 (Prop_lut3_I1_O)        0.043    12.501 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var151/O
                         net (fo=1, unplaced)         0.270    12.771    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var15
                         LUT6 (Prop_lut6_I5_O)        0.043    12.814 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var14/O
                         net (fo=1, unplaced)         0.270    13.084    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/array_mem_set_enable_var[0]
                         LUT2 (Prop_lut2_I0_O)        0.043    13.127 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o1/O
                         net (fo=8, unplaced)         0.466    13.592    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    13.674    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.747 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    14.186    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.269 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.439    14.708    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/CLKARDCLK
                         clock pessimism              0.400    15.109    
                         clock uncertainty           -0.069    15.040    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    14.636    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  1.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.114     0.785    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/Q
                         net (fo=3, unplaced)         0.231     1.116    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data[60]
                         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.259     1.306    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKARDCLK
                         clock pessimism             -0.375     0.930    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.258     1.188    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.114     0.785    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/Q
                         net (fo=3, unplaced)         0.231     1.116    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data[60]
                         RAMB18E1                                     f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.259     1.306    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKARDCLK
                         clock pessimism             -0.375     0.930    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.258     1.188    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.114     0.785    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/Q
                         net (fo=3, unplaced)         0.231     1.116    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data[60]
                         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.259     1.306    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKARDCLK
                         clock pessimism             -0.375     0.930    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.258     1.188    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.114     0.785    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/Q
                         net (fo=3, unplaced)         0.231     1.116    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data[60]
                         RAMB18E1                                     f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.259     1.306    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKARDCLK
                         clock pessimism             -0.375     0.930    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.258     1.188    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                 -0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         12.500      10.475               bram/bbGen[1].bb/mem_array_reg_0_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860              clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482                acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.InportGroup_1.CORE_BUS_REQUEST_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482                acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.InportGroup_1.CORE_BUS_REQUEST_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        7.153ns,  Total Violation        0.000ns
Hold  :          649  Failing Endpoints,  Worst Slack       -0.028ns,  Total Violation       -5.905ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.432ns (18.541%)  route 1.898ns (81.459%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 12.208 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/Q
                         net (fo=19, unplaced)        0.475     3.452    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[8]
                         LUT4 (Prop_lut4_I1_O)        0.123     3.575 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_ma_mdio_regad[4]_i_3/O
                         net (fo=7, unplaced)         0.442     4.017    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_speed_reg[1]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.060 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, unplaced)        0.334     4.394    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
                         LUT3 (Prop_lut3_I0_O)        0.043     4.437 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=16, unplaced)        0.647     5.084    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr_i_reg[2]
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    11.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.439    11.686    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.769 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.439    12.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]/C
                         clock pessimism              0.400    12.609    
                         clock uncertainty           -0.066    12.542    
                         FDRE (Setup_fdre_C_R)       -0.306    12.236    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.432ns (18.541%)  route 1.898ns (81.459%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 12.208 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/Q
                         net (fo=19, unplaced)        0.475     3.452    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[8]
                         LUT4 (Prop_lut4_I1_O)        0.123     3.575 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_ma_mdio_regad[4]_i_3/O
                         net (fo=7, unplaced)         0.442     4.017    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_speed_reg[1]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.060 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, unplaced)        0.334     4.394    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
                         LUT3 (Prop_lut3_I0_O)        0.043     4.437 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=16, unplaced)        0.647     5.084    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr_i_reg[2]
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    11.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.439    11.686    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.769 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.439    12.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]/C
                         clock pessimism              0.400    12.609    
                         clock uncertainty           -0.066    12.542    
                         FDRE (Setup_fdre_C_R)       -0.306    12.236    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.432ns (18.541%)  route 1.898ns (81.459%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 12.208 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/Q
                         net (fo=19, unplaced)        0.475     3.452    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[8]
                         LUT4 (Prop_lut4_I1_O)        0.123     3.575 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_ma_mdio_regad[4]_i_3/O
                         net (fo=7, unplaced)         0.442     4.017    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_speed_reg[1]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.060 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, unplaced)        0.334     4.394    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
                         LUT3 (Prop_lut3_I0_O)        0.043     4.437 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=16, unplaced)        0.647     5.084    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr_i_reg[2]
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    11.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.439    11.686    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.769 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.439    12.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]/C
                         clock pessimism              0.400    12.609    
                         clock uncertainty           -0.066    12.542    
                         FDRE (Setup_fdre_C_R)       -0.306    12.236    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.432ns (18.541%)  route 1.898ns (81.459%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 12.208 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/Q
                         net (fo=19, unplaced)        0.475     3.452    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[8]
                         LUT4 (Prop_lut4_I1_O)        0.123     3.575 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_ma_mdio_regad[4]_i_3/O
                         net (fo=7, unplaced)         0.442     4.017    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_speed_reg[1]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.060 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, unplaced)        0.334     4.394    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
                         LUT3 (Prop_lut3_I0_O)        0.043     4.437 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=16, unplaced)        0.647     5.084    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr_i_reg[2]
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    11.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.439    11.686    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.769 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.439    12.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]/C
                         clock pessimism              0.400    12.609    
                         clock uncertainty           -0.066    12.542    
                         FDRE (Setup_fdre_C_R)       -0.306    12.236    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  7.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.884%)  route 0.057ns (36.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/Q
                         net (fo=1, unplaced)         0.057     0.942    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/C
                         clock pessimism             -0.375     0.930    
                         FDRE (Hold_fdre_C_D)         0.040     0.970    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.884%)  route 0.057ns (36.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/Q
                         net (fo=1, unplaced)         0.057     0.942    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/C
                         clock pessimism             -0.375     0.930    
                         FDRE (Hold_fdre_C_D)         0.040     0.970    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst0_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst1_reg/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.884%)  route 0.057ns (36.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/bus2ip_clk
                         FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.885 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst0_reg/Q
                         net (fo=1, unplaced)         0.057     0.942    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst0
                         FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/bus2ip_clk
                         FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst1_reg/C
                         clock pessimism             -0.375     0.930    
                         FDPE (Hold_fdpe_C_D)         0.040     0.970    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst1_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst0_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst1_reg/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.884%)  route 0.057ns (36.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/bus2ip_clk
                         FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.885 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst0_reg/Q
                         net (fo=1, unplaced)         0.057     0.942    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst0
                         FDPE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1079, unplaced)      0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/bus2ip_clk
                         FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst1_reg/C
                         clock pessimism             -0.375     0.930    
                         FDPE (Hold_fdpe_C_D)         0.040     0.970    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst1_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                 -0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         10.000      8.592                clock_gen_inst/clock_generator/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360              clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        3.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.389ns (35.820%)  route 0.697ns (64.180%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 7.208 - 5.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, unplaced)         0.427     3.404    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
                         LUT4 (Prop_lut4_I1_O)        0.123     3.527 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_3/O
                         net (fo=1, unplaced)         0.270     3.797    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.840 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, unplaced)         0.000     3.840    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     6.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.439     6.686    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.769 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.439     7.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.400     7.609    
                         clock uncertainty           -0.060     7.548    
                         FDRE (Setup_fdre_C_D)        0.036     7.584    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.389ns (35.820%)  route 0.697ns (64.180%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 7.208 - 5.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, unplaced)         0.427     3.404    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
                         LUT4 (Prop_lut4_I1_O)        0.123     3.527 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_3/O
                         net (fo=1, unplaced)         0.270     3.797    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.840 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, unplaced)         0.000     3.840    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     6.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.439     6.686    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.769 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.439     7.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.400     7.609    
                         clock uncertainty           -0.060     7.548    
                         FDRE (Setup_fdre_C_D)        0.036     7.584    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.389ns (36.767%)  route 0.669ns (63.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 7.208 - 5.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/Q
                         net (fo=2, unplaced)         0.427     3.404    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[7]
                         LUT4 (Prop_lut4_I1_O)        0.123     3.527 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_2/O
                         net (fo=1, unplaced)         0.242     3.769    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.812 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, unplaced)         0.000     3.812    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     6.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.439     6.686    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.769 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.439     7.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.400     7.609    
                         clock uncertainty           -0.060     7.548    
                         FDRE (Setup_fdre_C_D)        0.036     7.584    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.389ns (36.767%)  route 0.669ns (63.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 7.208 - 5.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/Q
                         net (fo=2, unplaced)         0.427     3.404    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[7]
                         LUT4 (Prop_lut4_I1_O)        0.123     3.527 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_2/O
                         net (fo=1, unplaced)         0.242     3.769    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.812 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, unplaced)         0.000     3.812    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     6.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.439     6.686    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.769 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.439     7.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.400     7.609    
                         clock uncertainty           -0.060     7.548    
                         FDRE (Setup_fdre_C_D)        0.036     7.584    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  3.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.389%)  route 0.095ns (36.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/Q
                         net (fo=1, unplaced)         0.095     0.980    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[12]
                         LUT1 (Prop_lut1_I0_O)        0.064     1.044 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_i_1/O
                         net (fo=1, unplaced)         0.000     1.044    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_0
                         FDSE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDSE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism             -0.375     0.930    
                         FDSE (Hold_fdse_C_D)         0.065     0.995    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.389%)  route 0.095ns (36.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/Q
                         net (fo=1, unplaced)         0.095     0.980    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[12]
                         LUT1 (Prop_lut1_I0_O)        0.064     1.044 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_i_1/O
                         net (fo=1, unplaced)         0.000     1.044    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_0
                         FDSE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDSE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism             -0.375     0.930    
                         FDSE (Hold_fdse_C_D)         0.065     0.995    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.206%)  route 0.099ns (49.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, unplaced)         0.099     0.985    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism             -0.375     0.930    
                         FDRE (Hold_fdre_C_D)        -0.017     0.913    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.206%)  route 0.099ns (49.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, unplaced)         0.099     0.985    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout2
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, unplaced)        0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism             -0.375     0.930    
                         FDRE (Hold_fdre_C_D)        -0.017     0.913    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Low Pulse Width   Fast    FDSE/C             n/a            0.350         2.500       2.150                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.350         2.500       2.150                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
Hold  :         2265  Failing Endpoints,  Worst Slack       -0.072ns,  Total Violation      -76.113ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 0.991ns (13.126%)  route 6.559ns (86.874%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT6=14)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 10.208 - 8.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/Q
                         net (fo=1, unplaced)         0.416     3.393    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[12]
                         LUT3 (Prop_lut3_I0_O)        0.123     3.516 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][12]_i_8/O
                         net (fo=3, unplaced)         0.760     4.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.319 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_11/O
                         net (fo=2, unplaced)         0.418     4.737    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.780 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_42__0/O
                         net (fo=1, unplaced)         0.407     5.187    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_42__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.230 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_39/O
                         net (fo=4, unplaced)         0.294     5.524    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_39_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.567 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_37__0/O
                         net (fo=1, unplaced)         0.270     5.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_37__0_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.880 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_23__0/O
                         net (fo=1, unplaced)         0.742     6.622    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_23__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.665 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, unplaced)         0.242     6.907    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
                         LUT6 (Prop_lut6_I3_O)        0.043     6.950 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, unplaced)         0.242     7.192    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     7.235 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, unplaced)        0.330     7.565    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.608 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, unplaced)         0.425     8.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_2
                         LUT4 (Prop_lut4_I3_O)        0.043     8.076 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_42/O
                         net (fo=1, unplaced)         0.742     8.818    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_9
                         LUT6 (Prop_lut6_I1_O)        0.043     8.861 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, unplaced)         0.242     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     9.146 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, unplaced)         0.270     9.416    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     9.459 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, unplaced)        0.341     9.800    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
                         LUT6 (Prop_lut6_I3_O)        0.043     9.843 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state[1]_i_2__24/O
                         net (fo=2, unplaced)         0.418    10.261    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_5
                         LUT6 (Prop_lut6_I0_O)        0.043    10.304 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000    10.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state[0]_i_1_n_0
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/clk
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                         clock pessimism              0.400    10.609    
                         clock uncertainty           -0.064    10.544    
                         FDRE (Setup_fdre_C_D)        0.036    10.580    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 0.991ns (13.126%)  route 6.559ns (86.874%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT6=14)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 10.208 - 8.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/Q
                         net (fo=1, unplaced)         0.416     3.393    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[12]
                         LUT3 (Prop_lut3_I0_O)        0.123     3.516 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][12]_i_8/O
                         net (fo=3, unplaced)         0.760     4.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.319 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_11/O
                         net (fo=2, unplaced)         0.418     4.737    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.780 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_42__0/O
                         net (fo=1, unplaced)         0.407     5.187    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_42__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.230 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_39/O
                         net (fo=4, unplaced)         0.294     5.524    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_39_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.567 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_37__0/O
                         net (fo=1, unplaced)         0.270     5.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_37__0_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.880 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_23__0/O
                         net (fo=1, unplaced)         0.742     6.622    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_23__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.665 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, unplaced)         0.242     6.907    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
                         LUT6 (Prop_lut6_I3_O)        0.043     6.950 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, unplaced)         0.242     7.192    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     7.235 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, unplaced)        0.330     7.565    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.608 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, unplaced)         0.425     8.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_2
                         LUT4 (Prop_lut4_I3_O)        0.043     8.076 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_42/O
                         net (fo=1, unplaced)         0.742     8.818    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_9
                         LUT6 (Prop_lut6_I1_O)        0.043     8.861 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, unplaced)         0.242     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     9.146 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, unplaced)         0.270     9.416    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     9.459 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, unplaced)        0.341     9.800    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
                         LUT6 (Prop_lut6_I3_O)        0.043     9.843 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state[1]_i_2__24/O
                         net (fo=2, unplaced)         0.418    10.261    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_5
                         LUT6 (Prop_lut6_I0_O)        0.043    10.304 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000    10.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state[0]_i_1_n_0
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/clk
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                         clock pessimism              0.400    10.609    
                         clock uncertainty           -0.064    10.544    
                         FDRE (Setup_fdre_C_D)        0.036    10.580    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 0.991ns (13.126%)  route 6.559ns (86.874%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT6=14)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 10.208 - 8.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/Q
                         net (fo=1, unplaced)         0.416     3.393    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[12]
                         LUT3 (Prop_lut3_I0_O)        0.123     3.516 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][12]_i_8/O
                         net (fo=3, unplaced)         0.760     4.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.319 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_11/O
                         net (fo=2, unplaced)         0.418     4.737    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.780 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_42__0/O
                         net (fo=1, unplaced)         0.407     5.187    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_42__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.230 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_39/O
                         net (fo=4, unplaced)         0.294     5.524    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_39_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.567 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_37__0/O
                         net (fo=1, unplaced)         0.270     5.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_37__0_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.880 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_23__0/O
                         net (fo=1, unplaced)         0.742     6.622    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_23__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.665 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, unplaced)         0.242     6.907    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
                         LUT6 (Prop_lut6_I3_O)        0.043     6.950 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, unplaced)         0.242     7.192    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     7.235 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, unplaced)        0.330     7.565    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.608 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, unplaced)         0.425     8.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_2
                         LUT4 (Prop_lut4_I3_O)        0.043     8.076 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_42/O
                         net (fo=1, unplaced)         0.742     8.818    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_9
                         LUT6 (Prop_lut6_I1_O)        0.043     8.861 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, unplaced)         0.242     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     9.146 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, unplaced)         0.270     9.416    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     9.459 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, unplaced)        0.341     9.800    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
                         LUT6 (Prop_lut6_I3_O)        0.043     9.843 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state[1]_i_2__24/O
                         net (fo=2, unplaced)         0.418    10.261    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_5
                         LUT6 (Prop_lut6_I0_O)        0.043    10.304 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000    10.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state[0]_i_1_n_0
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/clk
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                         clock pessimism              0.400    10.609    
                         clock uncertainty           -0.064    10.544    
                         FDRE (Setup_fdre_C_D)        0.036    10.580    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 0.991ns (13.126%)  route 6.559ns (86.874%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT6=14)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 10.208 - 8.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.977 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/Q
                         net (fo=1, unplaced)         0.416     3.393    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[12]
                         LUT3 (Prop_lut3_I0_O)        0.123     3.516 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][12]_i_8/O
                         net (fo=3, unplaced)         0.760     4.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.319 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_11/O
                         net (fo=2, unplaced)         0.418     4.737    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.780 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_42__0/O
                         net (fo=1, unplaced)         0.407     5.187    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_42__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.230 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_39/O
                         net (fo=4, unplaced)         0.294     5.524    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_39_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.567 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_37__0/O
                         net (fo=1, unplaced)         0.270     5.837    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_37__0_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.880 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_23__0/O
                         net (fo=1, unplaced)         0.742     6.622    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_23__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.665 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, unplaced)         0.242     6.907    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
                         LUT6 (Prop_lut6_I3_O)        0.043     6.950 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, unplaced)         0.242     7.192    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     7.235 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, unplaced)        0.330     7.565    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.608 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][5]_i_2/O
                         net (fo=3, unplaced)         0.425     8.033    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_2
                         LUT4 (Prop_lut4_I3_O)        0.043     8.076 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_42/O
                         net (fo=1, unplaced)         0.742     8.818    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_9
                         LUT6 (Prop_lut6_I1_O)        0.043     8.861 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, unplaced)         0.242     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     9.146 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, unplaced)         0.270     9.416    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     9.459 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, unplaced)        0.341     9.800    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
                         LUT6 (Prop_lut6_I3_O)        0.043     9.843 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state[1]_i_2__24/O
                         net (fo=2, unplaced)         0.418    10.261    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_5
                         LUT6 (Prop_lut6_I0_O)        0.043    10.304 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000    10.304    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state[0]_i_1_n_0
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/clk
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                         clock pessimism              0.400    10.609    
                         clock uncertainty           -0.064    10.544    
                         FDRE (Setup_fdre_C_D)        0.036    10.580    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  0.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
                         FDRE                                         r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[46]/Q
                         net (fo=1, unplaced)         0.231     1.116    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
                         RAMB18E1                                     r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB18E1                                     r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.375     0.930    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.258     1.188    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
                         FDRE                                         r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 f  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[46]/Q
                         net (fo=1, unplaced)         0.231     1.116    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
                         RAMB18E1                                     f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB18E1                                     r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.375     0.930    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.258     1.188    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
                         FDRE                                         r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/Q
                         net (fo=1, unplaced)         0.231     1.116    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
                         RAMB18E1                                     r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB18E1                                     r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.375     0.930    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.258     1.188    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
                         FDRE                                         r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 f  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/Q
                         net (fo=1, unplaced)         0.231     1.116    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
                         RAMB18E1                                     f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB18E1                                     r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.375     0.930    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.258     1.188    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                 -0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905                ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000               ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000               ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.810ns,  Total Violation        0.000ns
Hold  :          633  Failing Endpoints,  Worst Slack       -0.293ns,  Total Violation      -12.634ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 ETH_KC_inst/queueMac_inst/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.604ns (20.093%)  route 2.402ns (79.907%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     3.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.466     3.973    ETH_KC_inst/queueMac_inst/clk
                         FDRE                                         r  ETH_KC_inst/queueMac_inst/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     4.196 r  ETH_KC_inst/queueMac_inst/rptr_reg[0]/Q
                         net (fo=22, unplaced)        0.589     4.785    ETH_KC_inst/queueMac_inst/queue_reg_0_3_6_9/ADDRB0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.123     4.908 r  ETH_KC_inst/queueMac_inst/queue_reg_0_3_6_9/RAMB_D1/O
                         net (fo=9, unplaced)         0.400     5.308    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tlast
                         LUT4 (Prop_lut4_I0_O)        0.043     5.351 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_5/O
                         net (fo=2, unplaced)         0.281     5.632    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state17_out
                         LUT6 (Prop_lut6_I0_O)        0.043     5.675 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3/O
                         net (fo=5, unplaced)         0.298     5.973    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     6.016 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1/O
                         net (fo=4, unplaced)         0.294     6.310    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1_n_0
                         LUT2 (Prop_lut2_I1_O)        0.043     6.353 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6/O
                         net (fo=1, unplaced)         0.270     6.623    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.666 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4/O
                         net (fo=1, unplaced)         0.270     6.936    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     6.979 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, unplaced)         0.000     6.979    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.704    11.828    
                         clock uncertainty           -0.075    11.753    
                         FDRE (Setup_fdre_C_D)        0.036    11.789    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 ETH_KC_inst/queueMac_inst/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.604ns (20.093%)  route 2.402ns (79.907%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     3.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.466     3.973    ETH_KC_inst/queueMac_inst/clk
                         FDRE                                         r  ETH_KC_inst/queueMac_inst/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     4.196 f  ETH_KC_inst/queueMac_inst/rptr_reg[0]/Q
                         net (fo=22, unplaced)        0.589     4.785    ETH_KC_inst/queueMac_inst/queue_reg_0_3_6_9/ADDRB0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.123     4.908 r  ETH_KC_inst/queueMac_inst/queue_reg_0_3_6_9/RAMB_D1/O
                         net (fo=9, unplaced)         0.400     5.308    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tlast
                         LUT4 (Prop_lut4_I0_O)        0.043     5.351 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_5/O
                         net (fo=2, unplaced)         0.281     5.632    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state17_out
                         LUT6 (Prop_lut6_I0_O)        0.043     5.675 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3/O
                         net (fo=5, unplaced)         0.298     5.973    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     6.016 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1/O
                         net (fo=4, unplaced)         0.294     6.310    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1_n_0
                         LUT2 (Prop_lut2_I1_O)        0.043     6.353 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6/O
                         net (fo=1, unplaced)         0.270     6.623    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.666 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4/O
                         net (fo=1, unplaced)         0.270     6.936    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     6.979 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, unplaced)         0.000     6.979    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.704    11.828    
                         clock uncertainty           -0.075    11.753    
                         FDRE (Setup_fdre_C_D)        0.036    11.789    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 ETH_KC_inst/queueMac_inst/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.604ns (20.093%)  route 2.402ns (79.907%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     3.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.466     3.973    ETH_KC_inst/queueMac_inst/clk
                         FDRE                                         r  ETH_KC_inst/queueMac_inst/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     4.196 r  ETH_KC_inst/queueMac_inst/rptr_reg[0]/Q
                         net (fo=22, unplaced)        0.589     4.785    ETH_KC_inst/queueMac_inst/queue_reg_0_3_6_9/ADDRB0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.123     4.908 f  ETH_KC_inst/queueMac_inst/queue_reg_0_3_6_9/RAMB_D1/O
                         net (fo=9, unplaced)         0.400     5.308    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tlast
                         LUT4 (Prop_lut4_I0_O)        0.043     5.351 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_5/O
                         net (fo=2, unplaced)         0.281     5.632    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state17_out
                         LUT6 (Prop_lut6_I0_O)        0.043     5.675 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3/O
                         net (fo=5, unplaced)         0.298     5.973    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     6.016 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1/O
                         net (fo=4, unplaced)         0.294     6.310    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1_n_0
                         LUT2 (Prop_lut2_I1_O)        0.043     6.353 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6/O
                         net (fo=1, unplaced)         0.270     6.623    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.666 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4/O
                         net (fo=1, unplaced)         0.270     6.936    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     6.979 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, unplaced)         0.000     6.979    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.704    11.828    
                         clock uncertainty           -0.075    11.753    
                         FDRE (Setup_fdre_C_D)        0.036    11.789    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 ETH_KC_inst/queueMac_inst/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.604ns (20.093%)  route 2.402ns (79.907%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     3.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.466     3.973    ETH_KC_inst/queueMac_inst/clk
                         FDRE                                         r  ETH_KC_inst/queueMac_inst/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     4.196 f  ETH_KC_inst/queueMac_inst/rptr_reg[0]/Q
                         net (fo=22, unplaced)        0.589     4.785    ETH_KC_inst/queueMac_inst/queue_reg_0_3_6_9/ADDRB0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.123     4.908 f  ETH_KC_inst/queueMac_inst/queue_reg_0_3_6_9/RAMB_D1/O
                         net (fo=9, unplaced)         0.400     5.308    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tlast
                         LUT4 (Prop_lut4_I0_O)        0.043     5.351 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_5/O
                         net (fo=2, unplaced)         0.281     5.632    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state17_out
                         LUT6 (Prop_lut6_I0_O)        0.043     5.675 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3/O
                         net (fo=5, unplaced)         0.298     5.973    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     6.016 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1/O
                         net (fo=4, unplaced)         0.294     6.310    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1_n_0
                         LUT2 (Prop_lut2_I1_O)        0.043     6.353 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6/O
                         net (fo=1, unplaced)         0.270     6.623    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.666 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4/O
                         net (fo=1, unplaced)         0.270     6.936    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     6.979 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, unplaced)         0.000     6.979    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.704    11.828    
                         clock uncertainty           -0.075    11.753    
                         FDRE (Setup_fdre_C_D)        0.036    11.789    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  4.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.293ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/R
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.098     1.074    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.174 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=267, unplaced)       0.231     1.404    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/tx_reset_out
    OLOGIC_X0Y167        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y167        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                         clock pessimism             -0.672     1.219    
    OLOGIC_X0Y167        ODDR (Hold_oddr_C_R)         0.479     1.698    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.293ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/R
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.098     1.074    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.174 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=267, unplaced)       0.231     1.404    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/tx_reset_out
    OLOGIC_X0Y167        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y167        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                         clock pessimism             -0.672     1.219    
    OLOGIC_X0Y167        ODDR (Hold_oddr_C_R)         0.479     1.698    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.293ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.098     1.074    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.174 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=267, unplaced)       0.231     1.404    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/tx_reset_out
    OLOGIC_X0Y168        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y168        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism             -0.672     1.219    
    OLOGIC_X0Y168        ODDR (Hold_oddr_C_R)         0.479     1.698    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.293ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.098     1.074    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.174 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=267, unplaced)       0.231     1.404    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/tx_reset_out
    OLOGIC_X0Y168        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y168        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism             -0.672     1.219    
    OLOGIC_X0Y168        ODDR (Hold_oddr_C_R)         0.479     1.698    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                 -0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161                ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360              ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.266ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.293ns,  Total Violation       -0.293ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.208ns  (logic 0.432ns (19.565%)  route 1.776ns (80.435%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 13.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.973ns = ( 5.973 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     3.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     4.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     4.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.584     5.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.466     5.973    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     6.196 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, unplaced)         0.565     6.761    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
                         LUT6 (Prop_lut6_I0_O)        0.123     6.884 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, unplaced)         0.288     7.172    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     7.215 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, unplaced)         0.298     7.513    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
                         LUT2 (Prop_lut2_I0_O)        0.043     7.556 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, unplaced)         0.625     8.181    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    11.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439    11.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    12.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.439    12.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.321    13.124    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                         clock pessimism              0.704    13.828    
                         clock uncertainty           -0.075    13.753    
                         FDRE (Setup_fdre_C_R)       -0.306    13.447    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.447    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.208ns  (logic 0.432ns (19.565%)  route 1.776ns (80.435%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 13.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.973ns = ( 5.973 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     3.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     4.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     4.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.584     5.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.466     5.973    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     6.196 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, unplaced)         0.565     6.761    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
                         LUT6 (Prop_lut6_I0_O)        0.123     6.884 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, unplaced)         0.288     7.172    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     7.215 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, unplaced)         0.298     7.513    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
                         LUT2 (Prop_lut2_I0_O)        0.043     7.556 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, unplaced)         0.625     8.181    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    11.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439    11.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    12.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.439    12.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.321    13.124    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                         clock pessimism              0.704    13.828    
                         clock uncertainty           -0.075    13.753    
                         FDRE (Setup_fdre_C_R)       -0.306    13.447    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.447    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.208ns  (logic 0.432ns (19.565%)  route 1.776ns (80.435%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 13.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.973ns = ( 5.973 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     3.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     4.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     4.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.584     5.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.466     5.973    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     6.196 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, unplaced)         0.565     6.761    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
                         LUT6 (Prop_lut6_I0_O)        0.123     6.884 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, unplaced)         0.288     7.172    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     7.215 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, unplaced)         0.298     7.513    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
                         LUT2 (Prop_lut2_I0_O)        0.043     7.556 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, unplaced)         0.625     8.181    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    11.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439    11.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    12.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.439    12.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.321    13.124    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism              0.704    13.828    
                         clock uncertainty           -0.075    13.753    
                         FDRE (Setup_fdre_C_R)       -0.306    13.447    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.447    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.208ns  (logic 0.432ns (19.565%)  route 1.776ns (80.435%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 13.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.973ns = ( 5.973 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     3.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     4.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     4.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.584     5.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.466     5.973    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     6.196 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, unplaced)         0.565     6.761    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
                         LUT6 (Prop_lut6_I0_O)        0.123     6.884 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, unplaced)         0.288     7.172    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     7.215 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, unplaced)         0.298     7.513    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
                         LUT2 (Prop_lut2_I0_O)        0.043     7.556 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, unplaced)         0.625     8.181    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    11.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439    11.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    12.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.439    12.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.321    13.124    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism              0.704    13.828    
                         clock uncertainty           -0.075    13.753    
                         FDRE (Setup_fdre_C_R)       -0.306    13.447    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.447    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  5.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.293ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 3.891 - 2.000 ) 
    Source Clock Delay      (SCD):    1.074ns = ( 3.074 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     2.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     2.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     2.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     2.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.098     3.074    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     3.174 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, unplaced)         0.231     3.404    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/data_out
    OLOGIC_X0Y181        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     2.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     3.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     3.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.259     3.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.243     3.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism             -0.672     3.219    
    OLOGIC_X0Y181        ODDR (Hold_oddr_C_R)         0.479     3.698    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.293ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 3.891 - 2.000 ) 
    Source Clock Delay      (SCD):    1.074ns = ( 3.074 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     2.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     2.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     2.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     2.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.098     3.074    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     3.174 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, unplaced)         0.231     3.404    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/data_out
    OLOGIC_X0Y181        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     2.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     3.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     3.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.259     3.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.243     3.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism             -0.672     3.219    
    OLOGIC_X0Y181        ODDR (Hold_oddr_C_R)         0.479     3.698    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.726%)  route 0.111ns (40.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 3.891 - 2.000 ) 
    Source Clock Delay      (SCD):    1.074ns = ( 3.074 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     2.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     2.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     2.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     2.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.098     3.074    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     3.174 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/Q
                         net (fo=6, unplaced)         0.111     3.284    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[5]
                         LUT6 (Prop_lut6_I5_O)        0.064     3.348 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_2/O
                         net (fo=1, unplaced)         0.000     3.348    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[5]
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     2.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     3.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     3.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.259     3.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.243     3.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.672     3.219    
                         FDRE (Hold_fdre_C_D)         0.065     3.284    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.726%)  route 0.111ns (40.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 3.891 - 2.000 ) 
    Source Clock Delay      (SCD):    1.074ns = ( 3.074 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     2.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     2.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     2.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     2.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.098     3.074    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     3.174 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/Q
                         net (fo=6, unplaced)         0.111     3.284    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[5]
                         LUT6 (Prop_lut6_I5_O)        0.064     3.348 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_2/O
                         net (fo=1, unplaced)         0.000     3.348    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[5]
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     2.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     3.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     3.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.259     3.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.243     3.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.672     3.219    
                         FDRE (Hold_fdre_C_D)         0.065     3.284    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360              ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         4.000       3.650                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.561ns,  Total Violation        0.000ns
Hold  :           91  Failing Endpoints,  Worst Slack       -0.072ns,  Total Violation       -3.264ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.389ns (19.918%)  route 1.564ns (80.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 10.075 - 8.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.354     1.605    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.314     1.919 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.584     2.503    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.726 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=358, unplaced)       0.659     3.385    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_enable
                         LUT6 (Prop_lut6_I0_O)        0.123     3.508 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_mac_tlast_i_1/O
                         net (fo=3, unplaced)         0.288     3.796    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_filter_tuser1
                         LUT2 (Prop_lut2_I1_O)        0.043     3.839 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_filter_tuser[3]_i_1/O
                         net (fo=4, unplaced)         0.617     4.456    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/SR[0]
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.209     9.347    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.289     9.636 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.439    10.075    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[0]/C
                         clock pessimism              0.283    10.358    
                         clock uncertainty           -0.035    10.323    
                         FDRE (Setup_fdre_C_R)       -0.306    10.017    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[0]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.389ns (19.918%)  route 1.564ns (80.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 10.075 - 8.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.354     1.605    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.314     1.919 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.584     2.503    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.726 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=358, unplaced)       0.659     3.385    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_enable
                         LUT6 (Prop_lut6_I0_O)        0.123     3.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_mac_tlast_i_1/O
                         net (fo=3, unplaced)         0.288     3.796    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_filter_tuser1
                         LUT2 (Prop_lut2_I1_O)        0.043     3.839 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_filter_tuser[3]_i_1/O
                         net (fo=4, unplaced)         0.617     4.456    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/SR[0]
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.209     9.347    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.289     9.636 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.439    10.075    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[0]/C
                         clock pessimism              0.283    10.358    
                         clock uncertainty           -0.035    10.323    
                         FDRE (Setup_fdre_C_R)       -0.306    10.017    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[0]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.389ns (19.918%)  route 1.564ns (80.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 10.075 - 8.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.354     1.605    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.314     1.919 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.584     2.503    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.726 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=358, unplaced)       0.659     3.385    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_enable
                         LUT6 (Prop_lut6_I0_O)        0.123     3.508 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_mac_tlast_i_1/O
                         net (fo=3, unplaced)         0.288     3.796    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_filter_tuser1
                         LUT2 (Prop_lut2_I1_O)        0.043     3.839 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_filter_tuser[3]_i_1/O
                         net (fo=4, unplaced)         0.617     4.456    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/SR[0]
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.209     9.347    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.289     9.636 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.439    10.075    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[1]/C
                         clock pessimism              0.283    10.358    
                         clock uncertainty           -0.035    10.323    
                         FDRE (Setup_fdre_C_R)       -0.306    10.017    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[1]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.389ns (19.918%)  route 1.564ns (80.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 10.075 - 8.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.354     1.605    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.314     1.919 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.584     2.503    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.726 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=358, unplaced)       0.659     3.385    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_enable
                         LUT6 (Prop_lut6_I0_O)        0.123     3.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_mac_tlast_i_1/O
                         net (fo=3, unplaced)         0.288     3.796    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_filter_tuser1
                         LUT2 (Prop_lut2_I1_O)        0.043     3.839 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_filter_tuser[3]_i_1/O
                         net (fo=4, unplaced)         0.617     4.456    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/SR[0]
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.209     9.347    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.289     9.636 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.439    10.075    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[1]/C
                         clock pessimism              0.283    10.358    
                         clock uncertainty           -0.035    10.323    
                         FDRE (Setup_fdre_C_R)       -0.306    10.017    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[1]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  5.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.040     0.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.090     0.771 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.114     0.885    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.985 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[0]/Q
                         net (fo=1, unplaced)         0.231     1.216    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
                         RAMB18E1                                     r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.185     0.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.093     1.085 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.259     1.344    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB18E1                                     r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.314     1.030    
                         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.258     1.288    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.040     0.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.090     0.771 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.114     0.885    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.985 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[0]/Q
                         net (fo=1, unplaced)         0.231     1.216    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
                         RAMB18E1                                     f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.185     0.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.093     1.085 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.259     1.344    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB18E1                                     r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.314     1.030    
                         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.258     1.288    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.040     0.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.090     0.771 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.114     0.885    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.985 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[1]/Q
                         net (fo=1, unplaced)         0.231     1.216    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
                         RAMB18E1                                     r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.185     0.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.093     1.085 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.259     1.344    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB18E1                                     r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.314     1.030    
                         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.258     1.288    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.040     0.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.090     0.771 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.114     0.885    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.985 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[1]/Q
                         net (fo=1, unplaced)         0.231     1.216    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
                         RAMB18E1                                     f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.185     0.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.093     1.085 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.259     1.344    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB18E1                                     r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.314     1.030    
                         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.258     1.288    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                 -0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFR/I       n/a            1.851         8.000       6.149                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/I
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         4.000       3.232                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         4.000       3.232                ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.152ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.884ns  (logic 0.346ns (39.140%)  route 0.538ns (60.860%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/Q
                         net (fo=2, unplaced)         0.538     0.761    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[32]
                         LUT6 (Prop_lut6_I0_O)        0.123     0.884 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.884    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1_n_0
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_fdre_C_D)        0.036     6.036    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.884ns  (logic 0.346ns (39.140%)  route 0.538ns (60.860%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/Q
                         net (fo=2, unplaced)         0.538     0.761    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[32]
                         LUT6 (Prop_lut6_I0_O)        0.123     0.884 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.884    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1_n_0
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_fdre_C_D)        0.036     6.036    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.884ns  (logic 0.346ns (39.140%)  route 0.538ns (60.860%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/Q
                         net (fo=2, unplaced)         0.538     0.761    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[42]
                         LUT6 (Prop_lut6_I0_O)        0.123     0.884 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.884    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__0_n_0
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_fdre_C_D)        0.036     6.036    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.884ns  (logic 0.346ns (39.140%)  route 0.538ns (60.860%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/Q
                         net (fo=2, unplaced)         0.538     0.761    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[42]
                         LUT6 (Prop_lut6_I0_O)        0.123     0.884 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.884    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__0_n_0
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_fdre_C_D)        0.036     6.036    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  5.152    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            1  Failing Endpoint ,  Worst Slack       -0.643ns,  Total Violation       -0.643ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.285ns,  Total Violation       -0.285ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clkout3 rise@88.000ns - clkout0 rise@87.500ns)
  Data Path Delay:        0.552ns  (logic 0.223ns (40.399%)  route 0.329ns (59.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 90.208 - 88.000 ) 
    Source Clock Delay      (SCD):    2.754ns = ( 90.254 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   87.500    87.500 r  
    AD12                                              0.000    87.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    87.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832    88.332 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584    88.916    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    88.993 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584    89.577    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    89.670 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.584    90.254    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
                         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223    90.477 r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=73029, unplaced)     0.329    90.806    reset_sync
                         SRL16E                                       r  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   88.000    88.000 r  
    AD12                                              0.000    88.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    88.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    88.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    89.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    89.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439    89.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    89.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    90.208    clock_mac
                         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism              0.245    90.454    
                         clock uncertainty           -0.189    90.265    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.102    90.163    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         90.163    
                         arrival time                         -90.806    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clkout3 rise@88.000ns - clkout0 rise@87.500ns)
  Data Path Delay:        0.552ns  (logic 0.223ns (40.399%)  route 0.329ns (59.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 90.208 - 88.000 ) 
    Source Clock Delay      (SCD):    2.754ns = ( 90.254 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   87.500    87.500 r  
    AD12                                              0.000    87.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    87.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832    88.332 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584    88.916    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    88.993 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584    89.577    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    89.670 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.584    90.254    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
                         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223    90.477 f  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=73029, unplaced)     0.329    90.806    reset_sync
                         SRL16E                                       f  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   88.000    88.000 r  
    AD12                                              0.000    88.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    88.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    88.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    89.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    89.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439    89.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    89.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    90.208    clock_mac
                         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism              0.245    90.454    
                         clock uncertainty           -0.189    90.265    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.102    90.163    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         90.163    
                         arrival time                         -90.806    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (clkout3 rise@88.000ns - clkout0 rise@87.500ns)
  Data Path Delay:        0.296ns  (logic 0.124ns (41.929%)  route 0.172ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.785ns = ( 88.785 - 88.000 ) 
    Source Clock Delay      (SCD):    1.306ns = ( 88.806 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   87.500    87.500 r  
    AD12                                              0.000    87.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    87.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446    87.946 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259    88.205    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    88.258 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259    88.517    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    88.547 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.259    88.806    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
                         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.124    88.930 r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=73029, unplaced)     0.172    89.101    reset_sync
                         SRL16E                                       r  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   88.000    88.000 r  
    AD12                                              0.000    88.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    88.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367    88.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114    88.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050    88.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114    88.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    88.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114    88.785    clock_mac
                         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism              0.226    89.012    
                         clock uncertainty           -0.189    88.823    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.071    88.752    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         88.752    
                         arrival time                         -89.101    
  -------------------------------------------------------------------
                         slack                                 -0.349    

Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (clkout3 rise@88.000ns - clkout0 rise@87.500ns)
  Data Path Delay:        0.296ns  (logic 0.124ns (41.929%)  route 0.172ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.785ns = ( 88.785 - 88.000 ) 
    Source Clock Delay      (SCD):    1.306ns = ( 88.806 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   87.500    87.500 r  
    AD12                                              0.000    87.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    87.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446    87.946 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259    88.205    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    88.258 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259    88.517    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    88.547 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.259    88.806    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
                         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.124    88.930 f  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=73029, unplaced)     0.172    89.101    reset_sync
                         SRL16E                                       f  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   88.000    88.000 r  
    AD12                                              0.000    88.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    88.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367    88.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114    88.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050    88.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114    88.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    88.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114    88.785    clock_mac
                         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism              0.226    89.012    
                         clock uncertainty           -0.189    88.823    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.071    88.752    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         88.752    
                         arrival time                         -89.101    
  -------------------------------------------------------------------
                         slack                                 -0.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.285ns  (arrival time - required time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.001%)  route 0.163ns (61.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.114     0.785    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
                         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=73029, unplaced)     0.163     1.049    reset_sync
                         SRL16E                                       r  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    clock_mac
                         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism             -0.226     1.079    
                         clock uncertainty            0.189     1.268    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     1.334    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                 -0.285    

Slack (VIOLATED) :        -0.285ns  (arrival time - required time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.001%)  route 0.163ns (61.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.114     0.785    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
                         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.885 f  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=73029, unplaced)     0.163     1.049    reset_sync
                         SRL16E                                       f  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    clock_mac
                         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism             -0.226     1.079    
                         clock uncertainty            0.189     1.268    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     1.334    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                 -0.285    

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.178ns (36.286%)  route 0.313ns (63.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     1.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439     1.686    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.769 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.439     2.208    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
                         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.178     2.386 r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=73029, unplaced)     0.313     2.699    reset_sync
                         SRL16E                                       r  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    clock_mac
                         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism             -0.245     2.508    
                         clock uncertainty            0.189     2.697    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.107     2.804    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.178ns (36.286%)  route 0.313ns (63.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     1.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439     1.686    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.769 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.439     2.208    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
                         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.178     2.386 f  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=73029, unplaced)     0.313     2.699    reset_sync
                         SRL16E                                       f  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    clock_mac
                         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism             -0.245     2.508    
                         clock uncertainty            0.189     2.697    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.107     2.804    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                 -0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.923ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.113ns  (logic 0.633ns (29.957%)  route 1.480ns (70.043%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, unplaced)       0.468     0.691    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_addr[2]
                         LUT6 (Prop_lut6_I2_O)        0.123     0.814 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_16/O
                         net (fo=1, unplaced)         0.742     1.556    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_16_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.599 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_8/O
                         net (fo=1, unplaced)         0.000     1.599    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.122     1.721 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg_i_4/O
                         net (fo=1, unplaced)         0.270     1.991    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/bus2ip_addr_i_reg[7]
                         LUT6 (Prop_lut6_I3_O)        0.122     2.113 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, unplaced)         0.000     2.113    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request_n_0
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_fdre_C_D)        0.036     6.036    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -2.113    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.113ns  (logic 0.633ns (29.957%)  route 1.480ns (70.043%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, unplaced)       0.468     0.691    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_addr[2]
                         LUT6 (Prop_lut6_I2_O)        0.123     0.814 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_16/O
                         net (fo=1, unplaced)         0.742     1.556    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_16_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.599 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_8/O
                         net (fo=1, unplaced)         0.000     1.599    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.122     1.721 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg_i_4/O
                         net (fo=1, unplaced)         0.270     1.991    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/bus2ip_addr_i_reg[7]
                         LUT6 (Prop_lut6_I3_O)        0.122     2.113 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, unplaced)         0.000     2.113    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request_n_0
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_fdre_C_D)        0.036     6.036    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -2.113    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.113ns  (logic 0.633ns (29.957%)  route 1.480ns (70.043%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, unplaced)       0.468     0.691    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_addr[2]
                         LUT6 (Prop_lut6_I2_O)        0.123     0.814 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_16/O
                         net (fo=1, unplaced)         0.742     1.556    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_16_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.599 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_8/O
                         net (fo=1, unplaced)         0.000     1.599    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.122     1.721 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg_i_4/O
                         net (fo=1, unplaced)         0.270     1.991    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/bus2ip_addr_i_reg[7]
                         LUT6 (Prop_lut6_I3_O)        0.122     2.113 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, unplaced)         0.000     2.113    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request_n_0
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_fdre_C_D)        0.036     6.036    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -2.113    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.113ns  (logic 0.633ns (29.957%)  route 1.480ns (70.043%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, unplaced)       0.468     0.691    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_addr[2]
                         LUT6 (Prop_lut6_I2_O)        0.123     0.814 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_16/O
                         net (fo=1, unplaced)         0.742     1.556    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_16_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.599 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_8/O
                         net (fo=1, unplaced)         0.000     1.599    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.122     1.721 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg_i_4/O
                         net (fo=1, unplaced)         0.270     1.991    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/bus2ip_addr_i_reg[7]
                         LUT6 (Prop_lut6_I3_O)        0.122     2.113 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, unplaced)         0.000     2.113    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request_n_0
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_fdre_C_D)        0.036     6.036    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -2.113    
  -------------------------------------------------------------------
                         slack                                  3.923    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.423ns  (logic 0.223ns (52.719%)  route 0.200ns (47.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns = ( 5.973 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     3.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     4.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     4.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.584     5.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.466     5.973    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     6.196 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, unplaced)         0.200     6.396    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.549    11.673    
                         clock uncertainty           -0.194    11.479    
                         FDRE (Setup_fdre_C_D)       -0.100    11.379    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.423ns  (logic 0.223ns (52.719%)  route 0.200ns (47.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns = ( 5.973 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     3.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     4.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     4.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.584     5.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.466     5.973    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     6.196 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, unplaced)         0.200     6.396    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.549    11.673    
                         clock uncertainty           -0.194    11.479    
                         FDRE (Setup_fdre_C_D)       -0.100    11.379    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.412ns  (logic 0.223ns (54.126%)  route 0.189ns (45.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns = ( 5.973 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     3.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     4.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     4.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.584     5.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.466     5.973    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     6.196 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, unplaced)         0.189     6.385    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.549    11.673    
                         clock uncertainty           -0.194    11.479    
                         FDRE (Setup_fdre_C_D)       -0.100    11.379    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.412ns  (logic 0.223ns (54.126%)  route 0.189ns (45.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns = ( 5.973 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     3.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     4.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     4.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.584     5.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.466     5.973    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     6.196 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, unplaced)         0.189     6.385    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.549    11.673    
                         clock uncertainty           -0.194    11.479    
                         FDRE (Setup_fdre_C_D)       -0.100    11.379    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  4.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.074ns = ( 3.074 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     2.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     2.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     2.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     2.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.098     3.074    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     3.174 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, unplaced)         0.094     3.267    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.520     1.371    
                         clock uncertainty            0.194     1.564    
                         FDRE (Hold_fdre_C_D)        -0.017     1.547    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.074ns = ( 3.074 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     2.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     2.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     2.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     2.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.098     3.074    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     3.174 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, unplaced)         0.094     3.267    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.520     1.371    
                         clock uncertainty            0.194     1.564    
                         FDRE (Hold_fdre_C_D)        -0.017     1.547    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.074ns = ( 3.074 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     2.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     2.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     2.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     2.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.098     3.074    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     3.174 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, unplaced)         0.094     3.267    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.520     1.371    
                         clock uncertainty            0.194     1.564    
                         FDRE (Hold_fdre_C_D)        -0.017     1.547    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.074ns = ( 3.074 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     2.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     2.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     2.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     2.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.098     3.074    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     3.174 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, unplaced)         0.094     3.267    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.520     1.371    
                         clock uncertainty            0.194     1.564    
                         FDRE (Hold_fdre_C_D)        -0.017     1.547    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.720    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.493ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.493ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.543ns  (logic 0.432ns (27.997%)  route 1.111ns (72.003%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=3, unplaced)         0.434     0.657    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[9]
                         LUT4 (Prop_lut4_I1_O)        0.123     0.780 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_5/O
                         net (fo=1, unplaced)         0.407     1.187    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_5_n_0
                         LUT4 (Prop_lut4_I1_O)        0.043     1.230 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, unplaced)         0.270     1.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
                         LUT6 (Prop_lut6_I4_O)        0.043     1.543 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, unplaced)         0.000     1.543    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
                         FDRE (Setup_fdre_C_D)        0.036    32.036    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                 30.493    

Slack (MET) :             30.493ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.543ns  (logic 0.432ns (27.997%)  route 1.111ns (72.003%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=3, unplaced)         0.434     0.657    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[9]
                         LUT4 (Prop_lut4_I1_O)        0.123     0.780 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_5/O
                         net (fo=1, unplaced)         0.407     1.187    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_5_n_0
                         LUT4 (Prop_lut4_I1_O)        0.043     1.230 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, unplaced)         0.270     1.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
                         LUT6 (Prop_lut6_I4_O)        0.043     1.543 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, unplaced)         0.000     1.543    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
                         FDRE (Setup_fdre_C_D)        0.036    32.036    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                 30.493    

Slack (MET) :             30.541ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.495ns  (logic 0.432ns (28.896%)  route 1.063ns (71.104%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/Q
                         net (fo=3, unplaced)         0.434     0.657    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[4]
                         LUT4 (Prop_lut4_I1_O)        0.123     0.780 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4/O
                         net (fo=1, unplaced)         0.359     1.139    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     1.182 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, unplaced)         0.270     1.452    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
                         LUT6 (Prop_lut6_I4_O)        0.043     1.495 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, unplaced)         0.000     1.495    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
                         FDRE (Setup_fdre_C_D)        0.036    32.036    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                 30.541    

Slack (MET) :             30.541ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.495ns  (logic 0.432ns (28.896%)  route 1.063ns (71.104%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/Q
                         net (fo=3, unplaced)         0.434     0.657    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[4]
                         LUT4 (Prop_lut4_I1_O)        0.123     0.780 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4/O
                         net (fo=1, unplaced)         0.359     1.139    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     1.182 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, unplaced)         0.270     1.452    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
                         LUT6 (Prop_lut6_I4_O)        0.043     1.495 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, unplaced)         0.000     1.495    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
                         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
                         FDRE (Setup_fdre_C_D)        0.036    32.036    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                 30.541    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 8.505 - 6.000 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 5.891 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     4.446 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     4.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     4.758 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     5.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.047 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     5.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.359 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     5.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.648 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     5.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y171        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.221     6.112 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, estimated)        0.000     6.112    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    L28                  OBUF (Prop_obuf_I_O)         1.505     7.616 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.616    rgmii_txd[3]
    L28                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     6.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     6.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     6.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     6.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     6.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     6.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.231     7.206    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     7.398 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, estimated)        0.000     7.398    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     8.505 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.505    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.520     9.026    
                         clock uncertainty           -0.194     8.832    
                         output delay                -0.750     8.082    
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 8.505 - 6.000 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 5.891 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     4.446 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     4.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     4.758 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     5.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.047 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     5.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.359 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     5.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.648 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     5.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y171        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.221     6.112 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, estimated)        0.000     6.112    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    L28                  OBUF (Prop_obuf_I_O)         1.505     7.616 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.616    rgmii_txd[3]
    L28                                                               f  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     6.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     6.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     6.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     6.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     6.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     6.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.231     7.206    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     7.398 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, estimated)        0.000     7.398    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     8.505 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.505    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.520     9.026    
                         clock uncertainty           -0.194     8.832    
                         output delay                -0.750     8.082    
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.723ns  (logic 1.723ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 8.505 - 6.000 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 5.891 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     4.446 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     4.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     4.758 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     5.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.047 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     5.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.359 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     5.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.648 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     5.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y170        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.221     6.112 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, estimated)        0.000     6.112    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    M29                  OBUF (Prop_obuf_I_O)         1.502     7.614 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.614    rgmii_txd[2]
    M29                                                               r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     6.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     6.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     6.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     6.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     6.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     6.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.231     7.206    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     7.398 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, estimated)        0.000     7.398    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     8.505 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.505    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.520     9.026    
                         clock uncertainty           -0.194     8.832    
                         output delay                -0.750     8.082    
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.723ns  (logic 1.723ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 8.505 - 6.000 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 5.891 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     4.446 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     4.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     4.758 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     5.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.047 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     5.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.359 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     5.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.648 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     5.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y170        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.221     6.112 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, estimated)        0.000     6.112    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    M29                  OBUF (Prop_obuf_I_O)         1.502     7.614 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.614    rgmii_txd[2]
    M29                                                               f  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     6.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     6.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     6.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     6.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     6.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.114     6.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.231     7.206    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     7.398 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, estimated)        0.000     7.398    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     8.505 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.505    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.520     9.026    
                         clock uncertainty           -0.194     8.832    
                         output delay                -0.750     8.082    
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  0.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 5.630 - 2.000 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 5.206 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     4.367 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     4.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.531 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     4.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.671 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     4.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.835 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     4.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.975 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.231     5.206    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y164        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.192     5.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, estimated)        0.000     5.398    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    N25                  OBUF (Prop_obuf_I_O)         1.063     6.461 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.461    rgmii_txd[1]
    N25                                                               r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     2.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     3.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     3.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.259     3.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.243     3.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     4.112 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, estimated)        0.000     4.112    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     5.630 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.630    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.520     5.110    
                         clock uncertainty            0.194     5.304    
                         output delay                 0.700     6.004    
  -------------------------------------------------------------------
                         required time                         -6.004    
                         arrival time                           6.461    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 5.630 - 2.000 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 5.206 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     4.367 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     4.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.531 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     4.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.671 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     4.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.835 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     4.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.975 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.231     5.206    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y164        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.192     5.398 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, estimated)        0.000     5.398    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    N25                  OBUF (Prop_obuf_I_O)         1.063     6.461 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.461    rgmii_txd[1]
    N25                                                               f  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     2.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     3.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     3.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.259     3.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.243     3.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     4.112 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, estimated)        0.000     4.112    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     5.630 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.630    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.520     5.110    
                         clock uncertainty            0.194     5.304    
                         output delay                 0.700     6.004    
  -------------------------------------------------------------------
                         required time                         -6.004    
                         arrival time                           6.461    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 rise@8.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 9.630 - 6.000 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 9.206 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     8.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     8.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     8.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     8.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.231     9.206    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y164        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.192     9.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, estimated)        0.000     9.398    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    N25                  OBUF (Prop_obuf_I_O)         1.063    10.461 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.461    rgmii_txd[1]
    N25                                                               r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     6.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     6.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     6.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     7.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     7.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.259     7.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.243     7.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     8.112 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, estimated)        0.000     8.112    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     9.630 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.630    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.523     9.107    
                         clock uncertainty            0.194     9.301    
                         output delay                 0.700    10.001    
  -------------------------------------------------------------------
                         required time                        -10.001    
                         arrival time                          10.461    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 rise@8.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 9.630 - 6.000 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 9.206 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     8.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     8.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     8.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     8.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.231     9.206    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y164        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.192     9.398 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, estimated)        0.000     9.398    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    N25                  OBUF (Prop_obuf_I_O)         1.063    10.461 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.461    rgmii_txd[1]
    N25                                                               f  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     6.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     6.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     6.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     7.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     7.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.259     7.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, unplaced)        0.243     7.891    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     8.112 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, estimated)        0.000     8.112    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     9.630 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.630    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.523     9.107    
                         clock uncertainty            0.194     9.301    
                         output delay                 0.700    10.001    
  -------------------------------------------------------------------
                         required time                        -10.001    
                         arrival time                          10.461    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
From Clock:  ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.313ns  (logic 2.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 13.466 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U30                                               0.000     2.500 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000     2.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     3.330 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, estimated)        0.000     3.330    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.813 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, estimated)        0.000     4.813    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y119        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, estimated)        0.176     4.817    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.299 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, estimated)        0.167     5.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.466    
                         clock uncertainty           -0.025     5.441    
    ILOGIC_X0Y119        IDDR (Setup_iddr_C_D)       -0.003     5.438    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.438    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.313ns  (logic 2.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 13.466 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U30                                               0.000     2.500 f  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000     2.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     3.330 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, estimated)        0.000     3.330    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.813 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, estimated)        0.000     4.813    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y119        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, estimated)        0.176     4.817    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.299 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, estimated)        0.167     5.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.466    
                         clock uncertainty           -0.025     5.441    
    ILOGIC_X0Y119        IDDR (Setup_iddr_C_D)       -0.003     5.438    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.438    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 2.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 9.466 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    U30                                               0.000    -1.500 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000    -1.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830    -0.670 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, estimated)        0.000    -0.670    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.813 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, estimated)        0.000     0.813    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y119        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, estimated)        0.176     0.817    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     1.299 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, estimated)        0.167     1.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.466    
                         clock uncertainty           -0.025     1.441    
    ILOGIC_X0Y119        IDDR (Setup_iddr_C_D)       -0.003     1.438    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.438    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 2.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 9.466 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    U30                                               0.000    -1.500 f  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000    -1.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830    -0.670 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, estimated)        0.000    -0.670    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.813 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, estimated)        0.000     0.813    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y119        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, estimated)        0.176     0.817    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     1.299 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, estimated)        0.167     1.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.466    
                         clock uncertainty           -0.025     1.441    
    ILOGIC_X0Y119        IDDR (Setup_iddr_C_D)       -0.003     1.438    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.438    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.444ns  (logic 2.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U25                                               0.000    -6.800 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000    -6.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.124    -5.676 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, estimated)        0.000    -5.676    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.356 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, estimated)        0.000    -4.356    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y121        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, estimated)        0.354    -6.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, estimated)        0.333    -4.922    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y121        IDDR (Hold_iddr_C_D)         0.135    -4.762    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.444ns  (logic 2.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U25                                               0.000    -6.800 f  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000    -6.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.124    -5.676 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, estimated)        0.000    -5.676    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.356 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, estimated)        0.000    -4.356    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y121        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, estimated)        0.354    -6.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, estimated)        0.333    -4.922    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y121        IDDR (Hold_iddr_C_D)         0.135    -4.762    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 2.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 7.078 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U25                                               0.000    -2.800 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000    -2.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.124    -1.676 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, estimated)        0.000    -1.676    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.356 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, estimated)        0.000    -0.356    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y121        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    U27                                               0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -2.749 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, estimated)        0.354    -2.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -1.255 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, estimated)        0.333    -0.922    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.922    
                         clock uncertainty            0.025    -0.897    
    ILOGIC_X0Y121        IDDR (Hold_iddr_C_D)         0.135    -0.762    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 2.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 7.078 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U25                                               0.000    -2.800 f  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000    -2.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.124    -1.676 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, estimated)        0.000    -1.676    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.356 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, estimated)        0.000    -0.356    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y121        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    U27                                               0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -2.749 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, estimated)        0.354    -2.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -1.255 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, estimated)        0.333    -0.922    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.922    
                         clock uncertainty            0.025    -0.897    
    ILOGIC_X0Y121        IDDR (Hold_iddr_C_D)         0.135    -0.762    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       10.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.864ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 14.708 - 12.500 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.584     2.754    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.977 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     3.262    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     3.385 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     3.996    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    13.674    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.747 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    14.186    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.269 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.439    14.708    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.400    15.109    
                         clock uncertainty           -0.069    15.040    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    14.860    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 10.864    

Slack (MET) :             10.864ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 14.708 - 12.500 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.584     2.754    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.977 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     3.262    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     3.385 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     3.996    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    13.674    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.747 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    14.186    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.269 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.439    14.708    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.400    15.109    
                         clock uncertainty           -0.069    15.040    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    14.860    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 10.864    

Slack (MET) :             10.864ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 14.708 - 12.500 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.584     2.754    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.977 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     3.262    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     3.385 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     3.996    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    13.674    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.747 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    14.186    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.269 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.439    14.708    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.400    15.109    
                         clock uncertainty           -0.069    15.040    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    14.860    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 10.864    

Slack (MET) :             10.864ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 14.708 - 12.500 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.584     2.754    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.977 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     3.262    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     3.385 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     3.996    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439    13.674    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.747 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    14.186    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.269 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.439    14.708    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.400    15.109    
                         clock uncertainty           -0.069    15.040    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    14.860    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 10.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.105%)  route 0.104ns (50.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.114     0.785    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.885 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.104     0.989    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.259     1.306    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.375     0.930    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     0.820    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.105%)  route 0.104ns (50.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.114     0.785    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.885 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.104     0.989    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.259     1.306    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.375     0.930    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     0.820    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.043%)  route 0.113ns (52.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.114     0.785    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.885 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.113     0.998    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.259     1.306    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.375     0.930    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     0.820    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.043%)  route 0.113ns (52.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.114     0.785    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.885 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.113     0.998    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=79657, unplaced)     0.259     1.306    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.375     0.930    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     0.820    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     3.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.466     3.973    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     4.196 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     4.481    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     4.604 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     5.215    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.704    11.828    
                         clock uncertainty           -0.075    11.753    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    11.573    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     3.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.466     3.973    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     4.196 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     4.481    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     4.604 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     5.215    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.704    11.828    
                         clock uncertainty           -0.075    11.753    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    11.573    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     3.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.466     3.973    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     4.196 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     4.481    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     4.604 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     5.215    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.704    11.828    
                         clock uncertainty           -0.075    11.753    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    11.573    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.346ns (30.139%)  route 0.802ns (69.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     3.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.466     3.973    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
                         FDRE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     4.196 r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.191     4.387    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
                         LUT2 (Prop_lut2_I1_O)        0.123     4.510 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     5.121    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.704    11.828    
                         clock uncertainty           -0.075    11.753    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    11.573    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  6.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.105%)  route 0.104ns (50.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.098     1.074    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     1.174 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.104     1.277    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.672     1.219    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     1.109    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.775%)  route 0.128ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.098     1.074    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     1.174 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, unplaced)        0.128     1.302    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/out[0]
                         FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
                         FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
                         clock pessimism             -0.672     1.219    
                         FDCE (Remov_fdce_C_CLR)     -0.107     1.112    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.775%)  route 0.128ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.098     1.074    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     1.174 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, unplaced)        0.128     1.302    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
                         FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
                         FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.672     1.219    
                         FDCE (Remov_fdce_C_CLR)     -0.107     1.112    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.775%)  route 0.128ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.098     1.074    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     1.174 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, unplaced)        0.128     1.302    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
                         FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
                         FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.672     1.219    
                         FDCE (Remov_fdce_C_CLR)     -0.107     1.112    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.496ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.920ns,  Total Violation       -0.920ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.124ns (44.522%)  route 0.155ns (55.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 9.074 - 8.000 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/example_resets/glbl_reset_gen/clk
                         FDPE                                         r  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.124     1.430 f  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=61, unplaced)        0.155     1.584    ETH_KC_inst/DualClockedQueue_tx_loopback/reset
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     8.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     8.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     8.785    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.835 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     8.949    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.098     9.074    ETH_KC_inst/DualClockedQueue_tx_loopback/read_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/C
                         clock pessimism              0.375     9.449    
                         clock uncertainty           -0.226     9.222    
                         FDPE (Recov_fdpe_C_PRE)     -0.142     9.080    ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.223ns (42.967%)  route 0.296ns (57.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 11.124 - 8.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    ETH_KC_inst/example_resets/glbl_reset_gen/clk
                         FDPE                                         r  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.977 f  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=61, unplaced)        0.296     3.273    ETH_KC_inst/DualClockedQueue_tx_loopback/reset
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.281 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.720    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.803 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.321    11.124    ETH_KC_inst/DualClockedQueue_tx_loopback/read_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/C
                         clock pessimism              0.400    11.524    
                         clock uncertainty           -0.226    11.298    
                         FDPE (Recov_fdpe_C_PRE)     -0.260    11.038    ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                         11.038    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  7.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.920ns  (arrival time - required time)
  Source:                 ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.178ns (38.763%)  route 0.281ns (61.237%))
  Logic Levels:           0  
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.973ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     1.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     1.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439     2.208    ETH_KC_inst/example_resets/glbl_reset_gen/clk
                         FDPE                                         r  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.178     2.386 f  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=61, unplaced)        0.281     2.668    ETH_KC_inst/DualClockedQueue_tx_loopback/reset
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.831 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     3.415    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.508 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.466     3.973    ETH_KC_inst/DualClockedQueue_tx_loopback/read_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/C
                         clock pessimism             -0.400     3.573    
                         clock uncertainty            0.226     3.799    
                         FDPE (Remov_fdpe_C_PRE)     -0.212     3.587    ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                 -0.920    

Slack (VIOLATED) :        -0.600ns  (arrival time - required time)
  Source:                 ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.521%)  route 0.147ns (59.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    ETH_KC_inst/example_resets/glbl_reset_gen/clk
                         FDPE                                         r  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.885 f  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=61, unplaced)        0.147     1.032    ETH_KC_inst/DualClockedQueue_tx_loopback/reset
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.359 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.618    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.648 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1799, unplaced)      0.243     1.891    ETH_KC_inst/DualClockedQueue_tx_loopback/read_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/C
                         clock pessimism             -0.375     1.516    
                         clock uncertainty            0.226     1.742    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     1.632    ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                 -0.600    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        6.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 10.208 - 8.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.977 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     3.262    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     3.385 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     3.996    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.400    10.609    
                         clock uncertainty           -0.064    10.544    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    10.364    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 10.208 - 8.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.977 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     3.262    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     3.385 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     3.996    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.400    10.609    
                         clock uncertainty           -0.064    10.544    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    10.364    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 10.208 - 8.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.977 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     3.262    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     3.385 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     3.996    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.400    10.609    
                         clock uncertainty           -0.064    10.544    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    10.364    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 10.208 - 8.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.977 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     3.262    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     3.385 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     3.996    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.400    10.609    
                         clock uncertainty           -0.064    10.544    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    10.364    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  6.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.105%)  route 0.104ns (50.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.885 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.104     0.989    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.375     0.930    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     0.820    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.105%)  route 0.104ns (50.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.885 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.104     0.989    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.375     0.930    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     0.820    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.105%)  route 0.104ns (50.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.885 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.104     0.989    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.375     0.930    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     0.820    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.043%)  route 0.113ns (52.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     0.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     0.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     0.785    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.885 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.113     0.998    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.375     0.930    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     0.820    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        6.730ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.197ns,  Total Violation       -0.197ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.223ns (39.750%)  route 0.338ns (60.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 10.208 - 8.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.354     1.605    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.314     1.919 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.584     2.503    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.726 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=318, unplaced)       0.338     3.064    ETH_KC_inst/DualClockedQueue_rx_loopback/reset
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.439     9.174    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.247 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.439     9.686    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.769 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.439    10.208    ETH_KC_inst/DualClockedQueue_rx_loopback/read_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/C
                         clock pessimism              0.000    10.208    
                         clock uncertainty           -0.154    10.054    
                         FDPE (Recov_fdpe_C_PRE)     -0.260     9.794    ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.124ns (41.273%)  route 0.176ns (58.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.785ns = ( 8.785 - 8.000 ) 
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.185     0.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.093     1.085 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.259     1.344    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.124     1.468 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=318, unplaced)       0.176     1.644    ETH_KC_inst/DualClockedQueue_rx_loopback/reset
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.114     8.481    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.531 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.114     8.645    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.671 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.114     8.785    ETH_KC_inst/DualClockedQueue_rx_loopback/read_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/C
                         clock pessimism              0.000     8.785    
                         clock uncertainty           -0.154     8.631    
                         FDPE (Recov_fdpe_C_PRE)     -0.142     8.489    ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -1.644    
  -------------------------------------------------------------------
                         slack                                  6.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.197ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.367%)  route 0.168ns (62.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.040     0.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.090     0.771 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.114     0.885    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.985 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=318, unplaced)       0.168     1.153    ETH_KC_inst/DualClockedQueue_rx_loopback/reset
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.259     0.705    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.758 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.017    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.259     1.306    ETH_KC_inst/DualClockedQueue_rx_loopback/read_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/C
                         clock pessimism              0.000     1.306    
                         clock uncertainty            0.154     1.460    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     1.350    ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.122ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.178ns (35.664%)  route 0.321ns (64.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.209     1.347    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.289     1.636 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.439     2.075    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.178     2.253 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=318, unplaced)       0.321     2.574    ETH_KC_inst/DualClockedQueue_rx_loopback/reset
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, unplaced)         0.584     1.416    clock_gen_inst/clock_generator/CLK_IN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.493 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.584     2.077    clock_gen_inst/clock_generator/clkout3
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.170 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16073, unplaced)     0.584     2.754    ETH_KC_inst/DualClockedQueue_rx_loopback/read_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/C
                         clock pessimism              0.000     2.754    
                         clock uncertainty            0.154     2.908    
                         FDPE (Remov_fdpe_C_PRE)     -0.212     2.696    ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                 -0.122    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 10.075 - 8.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.354     1.605    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.314     1.919 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.584     2.503    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.726 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     3.011    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     3.134 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     3.745    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.209     9.347    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.289     9.636 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.439    10.075    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.283    10.358    
                         clock uncertainty           -0.035    10.323    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    10.143    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 10.075 - 8.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.354     1.605    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.314     1.919 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.584     2.503    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.726 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     3.011    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     3.134 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     3.745    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.209     9.347    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.289     9.636 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.439    10.075    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.283    10.358    
                         clock uncertainty           -0.035    10.323    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    10.143    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.346ns (27.858%)  route 0.896ns (72.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 10.075 - 8.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.354     1.605    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.314     1.919 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.584     2.503    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.726 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285     3.011    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123     3.134 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     3.745    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.209     9.347    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.289     9.636 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.439    10.075    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.283    10.358    
                         clock uncertainty           -0.035    10.323    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    10.143    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.346ns (30.139%)  route 0.802ns (69.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 10.075 - 8.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.354     1.605    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.314     1.919 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.584     2.503    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
                         FDRE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.726 r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.191     2.917    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
                         LUT2 (Prop_lut2_I1_O)        0.123     3.040 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.611     3.651    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.209     9.347    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.289     9.636 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.439    10.075    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.283    10.358    
                         clock uncertainty           -0.035    10.323    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    10.143    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  6.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.043%)  route 0.113ns (52.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.040     0.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.090     0.771 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.114     0.885    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
                         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.985 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, unplaced)         0.113     1.098    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
                         FDCE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.185     0.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.093     1.085 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.259     1.344    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
                         FDCE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.314     1.030    
                         FDCE (Remov_fdce_C_CLR)     -0.107     0.923    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.043%)  route 0.113ns (52.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.040     0.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.090     0.771 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.114     0.885    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.985 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.113     1.098    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.185     0.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.093     1.085 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.259     1.344    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.314     1.030    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     0.920    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.043%)  route 0.113ns (52.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.040     0.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.090     0.771 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.114     0.885    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.985 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.113     1.098    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.185     0.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.093     1.085 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.259     1.344    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.314     1.030    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     0.920    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.394%)  route 0.116ns (53.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.040     0.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.090     0.771 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.114     0.885    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.985 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, unplaced)         0.116     1.101    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
                         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.185     0.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
                         BUFR (Prop_bufr_I_O)         0.093     1.085 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=893, unplaced)       0.259     1.344    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.314     1.030    
                         FDPE (Remov_fdpe_C_PRE)     -0.110     0.920    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.181    





