
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: finagle.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 254205
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Mon Feb  2 23:07:57 2026

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                     Requested     Requested     Clock        Clock                     Clock
Level     Clock                     Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------
0 -       System                    1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                            
0 -       edge_detect_top|clock     256.6 MHz     3.897         inferred     Autoconstr_clkgroup_0     351  
============================================================================================================


Clock Load Summary
******************

                          Clock     Source          Clock Pin                      Non-clock Pin     Non-clock Pin
Clock                     Load      Pin             Seq Example                    Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------
System                    0         -               -                              -                 -            
                                                                                                                  
edge_detect_top|clock     351       clock(port)     fifo_out.fifo_buf[7:0].CLK     -                 -            
==================================================================================================================
