Release 12.2 - xst M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: signal_tester.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "signal_tester.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "signal_tester"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : signal_tester
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_Isa\Atlys_12_2_RevC_BIST\pcores\signal_tester_v1_01_a\devl\projnav\../../hdl/vhdl/frequency_meter.vhd" into library work
Parsing entity <frequency_meter>.
Parsing architecture <Behavioral> of entity <frequency_meter>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_Isa\Atlys_12_2_RevC_BIST\pcores\signal_tester_v1_01_a\devl\projnav\../../hdl/vhdl/signal_tester_core.vhd" into library work
Parsing entity <signal_tester_core>.
Parsing architecture <Behavioral> of entity <signal_tester_core>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plbv46_slave_single>.
Parsing architecture <implementation> of entity <plbv46_slave_single>.
Parsing VHDL file "\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_Isa\Atlys_12_2_RevC_BIST\pcores\signal_tester_v1_01_a\devl\projnav\../../hdl/vhdl/user_logic.vhd" into library signal_tester_v1_01_a
Parsing entity <user_logic>.
Parsing architecture <IMP> of entity <user_logic>.
Parsing VHDL file "\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_Isa\Atlys_12_2_RevC_BIST\pcores\signal_tester_v1_01_a\devl\projnav\../../hdl/vhdl/signal_tester.vhd" into library signal_tester_v1_01_a
Parsing entity <signal_tester>.
Parsing architecture <IMP> of entity <signal_tester>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <signal_tester> (architecture <IMP>) with generics from library <signal_tester_v1_01_a>.

Elaborating entity <plbv46_slave_single> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.
INFO:HDLCompiler:679 - Case statement is complete. Others clause is never selected and therefore discarded.

Elaborating entity <plb_slave_attachment> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.

Elaborating entity <plb_address_decoder> (architecture <IMP>) with generics from library <plbv46_slave_single_v1_01_a>.
WARNING:HDLCompiler:1127 - "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 319: Assignment to cs_s_h_clr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 323: Assignment to addr_match_clr ignored, since the identifier is never used

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_gate128> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_muxcy> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - Case statement is complete. Others clause is never selected and therefore discarded.
WARNING:HDLCompiler:1127 - "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 1025: Assignment to start_data_phase ignored, since the identifier is never used

Elaborating entity <counter_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <user_logic> (architecture <IMP>) with generics from library <signal_tester_v1_01_a>.

Elaborating entity <signal_tester_core> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <frequency_meter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_Isa\Atlys_12_2_RevC_BIST\pcores\signal_tester_v1_01_a\devl\projnav\../../hdl/vhdl/user_logic.vhd" Line 169: Net <data_i[0]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <signal_tester>.
    Related source file is "/digilent/projects/atlys/atlys_12_2_revc_bist_isa/atlys_12_2_revc_bist/pcores/signal_tester_v1_01_a/hdl/vhdl/signal_tester.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_NUM_OUTPUT_PAIRS = 2
        C_NUM_INPUT_PAIRS = 2
        C_BASEADDR = "11111111111111111111111111111111"
        C_HIGHADDR = "00000000000000000000000000000000"
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 128
        C_SPLB_NUM_MASTERS = 8
        C_SPLB_MID_WIDTH = 3
        C_SPLB_NATIVE_DWIDTH = 32
        C_SPLB_P2P = 0
        C_SPLB_SUPPORT_BURSTS = 0
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_CLK_PERIOD_PS = 10000
        C_INCLUDE_DPHASE_TIMER = 1
        C_FAMILY = "virtex5"
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3010 - "/digilent/projects/atlys/atlys_12_2_revc_bist_isa/atlys_12_2_revc_bist/pcores/signal_tester_v1_01_a/hdl/vhdl/signal_tester.vhd" line 305: Output port <Bus2IP_Addr> of the instance <PLBV46_SLAVE_SINGLE_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/digilent/projects/atlys/atlys_12_2_revc_bist_isa/atlys_12_2_revc_bist/pcores/signal_tester_v1_01_a/hdl/vhdl/signal_tester.vhd" line 305: Output port <Bus2IP_CS> of the instance <PLBV46_SLAVE_SINGLE_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/digilent/projects/atlys/atlys_12_2_revc_bist_isa/atlys_12_2_revc_bist/pcores/signal_tester_v1_01_a/hdl/vhdl/signal_tester.vhd" line 305: Output port <Bus2IP_RNW> of the instance <PLBV46_SLAVE_SINGLE_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <signal_tester> synthesized.

Synthesizing Unit <plbv46_slave_single>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000000000")
        C_ARD_NUM_CE_ARRAY = (16)
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_INCLUDE_DPHASE_TIMER = 1
        C_SPLB_MID_WIDTH = 3
        C_SPLB_NUM_MASTERS = 8
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 128
        C_SIPIF_DWIDTH = 32
        C_FAMILY = "virtex5"
WARNING:Xst:647 - Input <PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit 4-to-1 multiplexer for signal <plb_be_muxed> created at line 524.
    Summary:
	inferred   1 Multiplexer(s).
Unit <plbv46_slave_single> synthesized.

Synthesizing Unit <plb_slave_attachment>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000000000")
        C_ARD_NUM_CE_ARRAY = (16)
        C_PLB_NUM_MASTERS = 8
        C_PLB_MID_WIDTH = 3
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_DPHASE_TIMEOUT = 128
        C_INCLUDE_DPHASE_TIMER = 1
        C_FAMILY = "virtex5"
WARNING:Xst:647 - Input <PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Output port <Count_Out> of the instance <INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER> is unconnected or connected to loadless signal.
    Register <set_sl_busy> equivalent to <sl_addrack_i> has been removed
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrdack_i> has been removed
    Register <sl_wrcomp_i> equivalent to <sl_wrdack_i> has been removed
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 3-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 1-bit register for signal <GEN_FOR_SHARED.addr_cntl_cs>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <master_id>.
    Found 1-bit register for signal <sl_busy>.
    Found 8-bit register for signal <sl_mbusy_i>.
    Found 8-bit register for signal <sl_mrderr_i>.
    Found 8-bit register for signal <sl_mwrerr_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 4-bit register for signal <plb_be_reg>.
    Summary:
	inferred 213 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <plb_slave_attachment> synthesized.

Synthesizing Unit <plb_address_decoder>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
        C_BUS_AWIDTH = 32
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000000000")
        C_ARD_NUM_CE_ARRAY = (16)
        C_SPLB_P2P = 0
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <addr_out_s_h>.
    Found 1-bit register for signal <MEM_DECODE_GEN[0].GEN_PLB_SHARED.cs_out_s_h>.
    Found 1-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 1-bit register for signal <rdce_out_i<0>>.
    Found 1-bit register for signal <wrce_out_i<0>>.
    Found 1-bit register for signal <rdce_out_i<1>>.
    Found 1-bit register for signal <wrce_out_i<1>>.
    Found 1-bit register for signal <rdce_out_i<2>>.
    Found 1-bit register for signal <wrce_out_i<2>>.
    Found 1-bit register for signal <rdce_out_i<3>>.
    Found 1-bit register for signal <wrce_out_i<3>>.
    Found 1-bit register for signal <rdce_out_i<4>>.
    Found 1-bit register for signal <wrce_out_i<4>>.
    Found 1-bit register for signal <rdce_out_i<5>>.
    Found 1-bit register for signal <wrce_out_i<5>>.
    Found 1-bit register for signal <rdce_out_i<6>>.
    Found 1-bit register for signal <wrce_out_i<6>>.
    Found 1-bit register for signal <rdce_out_i<7>>.
    Found 1-bit register for signal <wrce_out_i<7>>.
    Found 1-bit register for signal <rdce_out_i<8>>.
    Found 1-bit register for signal <wrce_out_i<8>>.
    Found 1-bit register for signal <rdce_out_i<9>>.
    Found 1-bit register for signal <wrce_out_i<9>>.
    Found 1-bit register for signal <rdce_out_i<10>>.
    Found 1-bit register for signal <wrce_out_i<10>>.
    Found 1-bit register for signal <rdce_out_i<11>>.
    Found 1-bit register for signal <wrce_out_i<11>>.
    Found 1-bit register for signal <rdce_out_i<12>>.
    Found 1-bit register for signal <wrce_out_i<12>>.
    Found 1-bit register for signal <rdce_out_i<13>>.
    Found 1-bit register for signal <wrce_out_i<13>>.
    Found 1-bit register for signal <rdce_out_i<14>>.
    Found 1-bit register for signal <wrce_out_i<14>>.
    Found 1-bit register for signal <rdce_out_i<15>>.
    Found 1-bit register for signal <wrce_out_i<15>>.
    Found 1-bit register for signal <rnw_s_h>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 0
        C_AW = 32
        C_BAR = "11111111111111111111111111111111"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <pselect_f_7>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_7> synthesized.

Synthesizing Unit <pselect_f_8>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_8> synthesized.

Synthesizing Unit <pselect_f_9>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_9> synthesized.

Synthesizing Unit <pselect_f_10>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_10> synthesized.

Synthesizing Unit <pselect_f_11>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_11> synthesized.

Synthesizing Unit <pselect_f_12>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_12> synthesized.

Synthesizing Unit <pselect_f_13>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_13> synthesized.

Synthesizing Unit <pselect_f_14>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_14> synthesized.

Synthesizing Unit <pselect_f_15>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_15> synthesized.

Synthesizing Unit <pselect_f_16>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_16> synthesized.

Synthesizing Unit <pselect_f_17>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_17> synthesized.

Synthesizing Unit <or_gate128>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
        C_OR_WIDTH = 1
        C_BUS_WIDTH = 1
        C_USE_LUT_OR = false
    Summary:
	no macro.
Unit <or_gate128> synthesized.

Synthesizing Unit <or_muxcy>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
        C_NUM_BITS = 1
    Summary:
	no macro.
Unit <or_muxcy> synthesized.

Synthesizing Unit <counter_f>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
        C_NUM_BITS = 8
        C_FAMILY = "nofamily"
    Found 9-bit register for signal <INFERRED_GEN.icount_out>.
    Found 9-bit subtractor for signal <INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <counter_f> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "/digilent/projects/atlys/atlys_12_2_revc_bist_isa/atlys_12_2_revc_bist/pcores/signal_tester_v1_01_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_NUM_OUTPUT_PAIRS = 2
        C_NUM_INPUT_PAIRS = 2
        C_SLV_DWIDTH = 32
        C_NUM_REG = 16
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:653 - Signal <data_i<0:29>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <Data_O_REG>.
    Found 32-bit register for signal <Data_I_REG>.
    Found 32-bit register for signal <ADDRESS_REG>.
    Found 32-bit register for signal <SIGNAL_LOGIC_SQUARE_REG>.
    Found 32-bit register for signal <EXT_INT_REG>.
    Found 32-bit register for signal <INVERT_REG>.
    Found 32-bit register for signal <DIVRATE_REG>.
    Found 32-bit register for signal <FREQ_REG>.
    Found 32-bit register for signal <GATE_DIV_REG>.
    Found 32-bit register for signal <COMPARE_VALUE_REG>.
    Found 32-bit register for signal <CTRL_REG>.
    Found 32-bit register for signal <STATUS_REG>.
    Found 32-bit register for signal <slv_reg12>.
    Found 32-bit register for signal <slv_reg13>.
    Found 32-bit register for signal <slv_reg14>.
    Found 32-bit register for signal <slv_reg15>.
    Found 2-bit register for signal <mem_wen_pipe>.
    Summary:
	inferred 514 D-type flip-flop(s).
	inferred 513 Multiplexer(s).
Unit <user_logic> synthesized.

Synthesizing Unit <signal_tester_core>.
    Related source file is "/digilent/projects/atlys/atlys_12_2_revc_bist_isa/atlys_12_2_revc_bist/pcores/signal_tester_v1_01_a/hdl/vhdl/signal_tester_core.vhd".
        C_NUM_OUTPUT_PAIRS = 2
        C_NUM_INPUT_PAIRS = 2
WARNING:Xst:647 - Input <address<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <divrate_mem<1>>.
    Found 32-bit register for signal <compare_value_mem<0>>.
    Found 32-bit register for signal <compare_value_mem<1>>.
    Found 32-bit register for signal <counter_array<0>>.
    Found 1-bit register for signal <clkgen_signal_reg<0>>.
    Found 32-bit register for signal <counter_array<1>>.
    Found 1-bit register for signal <clkgen_signal_reg<1>>.
    Found 32-bit register for signal <divrate_mem<0>>.
    Found 32-bit adder for signal <counter_array[0][31]_GND_39_o_add_18_OUT> created at line 239.
    Found 32-bit adder for signal <counter_array[1][31]_GND_39_o_add_25_OUT> created at line 239.
    Found 32-bit comparator equal for signal <counter_array[0][31]_divrate_mem[0][31]_equal_18_o> created at line 236
    Found 32-bit comparator greater for signal <clkgen_signal_cmb<0>> created at line 244
    Found 32-bit comparator equal for signal <counter_array[1][31]_divrate_mem[1][31]_equal_25_o> created at line 236
    Found 32-bit comparator greater for signal <clkgen_signal_cmb<1>> created at line 244
    Found 5-bit comparator greater for signal <GND_39_o_fselect[4]_LessThan_30_o> created at line 264
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 194 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <signal_tester_core> synthesized.

Synthesizing Unit <frequency_meter>.
    Related source file is "/digilent/projects/atlys/atlys_12_2_revc_bist_isa/atlys_12_2_revc_bist/pcores/signal_tester_v1_01_a/hdl/vhdl/frequency_meter.vhd".
    Set property "fsm_encoding = USER" for signal <StC>.
    Found 2-bit register for signal <Q_Fin>.
    Found 32-bit register for signal <cnt_frequency>.
    Found 1-bit register for signal <overflow>.
    Found 32-bit register for signal <cnt_gate_div>.
    Found 32-bit register for signal <freq>.
    Found 2-bit register for signal <cnt_dones>.
    Found 1-bit register for signal <done>.
    Found 5-bit register for signal <StC>.
    Found finite state machine <FSM_0> for signal <StC>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | Reset_Frequency_Meter_reset_OR_81_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00100                                          |
    | Power Up State     | 00100                                          |
    | Encoding           | USER                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <cnt_frequency[31]_GND_40_o_add_11_OUT> created at line 152.
    Found 32-bit adder for signal <cnt_gate_div[31]_GND_40_o_add_19_OUT> created at line 177.
    Found 2-bit adder for signal <cnt_dones[1]_GND_40_o_add_28_OUT> created at line 208.
    Found 32-bit subtractor for signal <GND_40_o_GND_40_o_sub_18_OUT<31:0>>.
    Found 32-bit comparator equal for signal <gate> created at line 174
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 102 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <frequency_meter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 2-bit adder                                           : 1
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Registers                                            : 64
 1-bit register                                        : 19
 16-bit register                                       : 2
 2-bit register                                        : 3
 3-bit register                                        : 2
 32-bit register                                       : 30
 4-bit register                                        : 3
 6-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 6
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 2
 5-bit comparator greater                              : 1
# Multiplexers                                         : 575
 1-bit 2-to-1 multiplexer                              : 563
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <master_id_3> in Unit <I_SLAVE_ATTACHMENT> is equivalent to the following 27 FFs/Latches, which will be removed : <master_id_4> <master_id_5> <master_id_6> <master_id_7> <master_id_8> <master_id_9> <master_id_10> <master_id_11> <master_id_12> <master_id_13> <master_id_14> <master_id_15> <master_id_16> <master_id_17> <master_id_18> <master_id_19> <master_id_20> <master_id_21> <master_id_22> <master_id_23> <master_id_24> <master_id_25> <master_id_26> <master_id_27> <master_id_28> <master_id_29> <master_id_30> 
INFO:Xst:2261 - The FF/Latch <GEN_FOR_SHARED.addr_cntl_cs> in Unit <I_SLAVE_ATTACHMENT> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
WARNING:Xst:1426 - The value init of the FF/Latch master_id_31 hinder the constant cleaning in the block I_SLAVE_ATTACHMENT.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <master_id_3> has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <addr_out_s_h_4> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <plb_abus_reg_31> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_30> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_25> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_24> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_23> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_22> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_21> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_20> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_19> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_18> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_17> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_16> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_15> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_14> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_13> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_12> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_11> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_10> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_9> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_8> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_7> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_6> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_5> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_4> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_3> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_2> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_1> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_0> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.

Synthesizing (advanced) Unit <frequency_meter>.
The following registers are absorbed into counter <cnt_gate_div>: 1 register on signal <cnt_gate_div>.
The following registers are absorbed into counter <cnt_frequency>: 1 register on signal <cnt_frequency>.
The following registers are absorbed into counter <cnt_dones>: 1 register on signal <cnt_dones>.
Unit <frequency_meter> synthesized (advanced).

Synthesizing (advanced) Unit <signal_tester_core>.
The following registers are absorbed into counter <counter_array_0>: 1 register on signal <counter_array_0>.
The following registers are absorbed into counter <counter_array_1>: 1 register on signal <counter_array_1>.
Unit <signal_tester_core> synthesized (advanced).
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_4> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Counters                                             : 5
 2-bit up counter                                      : 1
 32-bit up counter                                     : 4
# Registers                                            : 974
 Flip-Flops                                            : 974
# Comparators                                          : 6
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 2
 5-bit comparator greater                              : 1
# Multiplexers                                         : 557
 1-bit 2-to-1 multiplexer                              : 547
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch master_id_31 hinder the constant cleaning in the block plb_slave_attachment.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <master_id_30> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_29> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_28> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_27> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_26> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_25> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_24> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_23> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_22> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_21> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_20> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_19> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_18> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_17> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_16> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_15> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_14> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_13> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_12> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_11> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_10> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_9> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_8> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_7> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_6> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_5> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_4> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_3> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GEN_FOR_SHARED.addr_cntl_cs> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
Optimizing FSM <USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/FSM_0> on signal <StC[1:5]> with USER encoding.
-------------------
 State | Encoding
-------------------
 00100 | 00100
 01010 | 01010
 11001 | 11001
-------------------

Optimizing unit <signal_tester> ...

Optimizing unit <user_logic> ...

Optimizing unit <signal_tester_core> ...

Optimizing unit <frequency_meter> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <counter_f> ...
WARNING:Xst:1710 - FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_2> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_3> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_4> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_5> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_6> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_7> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_2> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_3> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_4> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_5> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_6> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_7> (without init value) has a constant value of 0 in block <signal_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <signal_tester>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN<0>.GEN_PLB_SHARED.cs_out_s_h_0> of sequential type is unconnected in block <signal_tester>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block signal_tester, actual ratio is 6.
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal SPLB_Clk_IBUFG_BUFG. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.
FlipFlop PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10 has been replicated 1 time(s)
FlipFlop PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_14 has been replicated 1 time(s)
FlipFlop PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1003
 Flip-Flops                                            : 1003

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : signal_tester.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1836
#      GND                         : 1
#      INV                         : 70
#      LUT1                        : 63
#      LUT2                        : 14
#      LUT3                        : 636
#      LUT4                        : 177
#      LUT5                        : 93
#      LUT6                        : 399
#      MUXCY                       : 221
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 160
# FlipFlops/Latches                : 1003
#      FD                          : 72
#      FDC                         : 64
#      FDCE                        : 32
#      FDE                         : 128
#      FDR                         : 207
#      FDRE                        : 494
#      FDS                         : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGMUX                     : 1
# IO Buffers                       : 247
#      IBUF                        : 67
#      IBUFG                       : 2
#      OBUF                        : 178

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1003  out of  54576     1%  
 Number of Slice LUTs:                 1452  out of  27288     5%  
    Number used as Logic:              1452  out of  27288     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1642
   Number with an unused Flip Flop:     639  out of   1642    38%  
   Number with an unused LUT:           190  out of   1642    11%  
   Number of fully used LUT-FF pairs:   813  out of   1642    49%  
   Number of unique control sets:        62

IO Utilization: 
 Number of IOs:                         437
 Number of bonded IOBs:                 247  out of    218   113% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                          | Clock buffer(FF name)                                                                     | Load  |
------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
SPLB_Clk                                                                                              | IBUFG+BUFGMUX                                                                             | 971   |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<30>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[31].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<29>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[30].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<28>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[29].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<27>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[28].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<26>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[27].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<25>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[26].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<24>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[25].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<23>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[24].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<22>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[23].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<21>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[22].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<20>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[21].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<19>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[20].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<18>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[19].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<17>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[18].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<16>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[17].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<15>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[16].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<14>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[15].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<13>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[14].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<12>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[13].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<11>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[12].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<10>                      | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[11].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<9>                       | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[10].FDCE_inst)| 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<8>                       | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[9].FDCE_inst) | 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<7>                       | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[8].FDCE_inst) | 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<6>                       | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[7].FDCE_inst) | 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<5>                       | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[6].FDCE_inst) | 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<4>                       | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[5].FDCE_inst) | 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<3>                       | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[4].FDCE_inst) | 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<2>                       | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[3].FDCE_inst) | 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<1>                       | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[2].FDCE_inst) | 1     |
USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<0>                       | NONE(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[1].FDCE_inst) | 1     |
USER_LOGIC_I/signal_tester_instance/select_freq_m(USER_LOGIC_I/signal_tester_instance/select_freq_m:O)| NONE(*)(USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/FDCE_inst_0)             | 1     |
------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.589ns (Maximum Frequency: 104.291MHz)
   Minimum input arrival time before clock: 6.971ns
   Maximum output required time after clock: 5.734ns
   Maximum combinational path delay: 1.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 9.589ns (frequency: 104.291MHz)
  Total number of paths / destination ports: 147523 / 1740
-------------------------------------------------------------------------
Delay:               9.589ns (Levels of Logic = 5)
  Source:            PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7 (FF)
  Destination:       USER_LOGIC_I/Data_I_REG_0 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7 to USER_LOGIC_I/Data_I_REG_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.633   1.640  PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7 (PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7)
     LUT6:I1->O           14   0.373   1.265  USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_5_o<0>31 (USER_LOGIC_I/N81)
     LUT6:I4->O           34   0.373   1.553  USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_14_o<0>1 (USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_14_o)
     LUT6:I5->O            1   0.373   0.970  USER_LOGIC_I/_n07471 (USER_LOGIC_I/_n07471)
     LUT6:I3->O           32   0.373   1.520  USER_LOGIC_I/_n07474 (USER_LOGIC_I/_n0747)
     LUT5:I4->O            1   0.373   0.000  USER_LOGIC_I/PWR_43_o_Data_I_REG[0]_select_22_OUT<29>1 (USER_LOGIC_I/PWR_43_o_Data_I_REG[0]_select_22_OUT<2>)
     FDR:D                     0.142          USER_LOGIC_I/Data_I_REG_29
    ----------------------------------------
    Total                      9.589ns (2.640ns logic, 6.949ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<30>'
  Clock period: 2.595ns (frequency: 385.356MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.595ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[31].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[31].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<30> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<30> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[31].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[31].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[31].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<31>)
     INV:I->O              1   0.374   0.681  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<31>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<31>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[31].FDCE_inst
    ----------------------------------------
    Total                      2.595ns (1.149ns logic, 1.446ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<29>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[30].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[30].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<29> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<29> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[30].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[30].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[30].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<30>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<30>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<30>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[30].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<28>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[29].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[29].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<28> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<28> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[29].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[29].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[29].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<29>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<29>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<29>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[29].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<27>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[28].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[28].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<27> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<27> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[28].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[28].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[28].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<28>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<28>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<28>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[28].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<26>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[27].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[27].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<26> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<26> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[27].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[27].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[27].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<27>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<27>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<27>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[27].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<25>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[26].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[26].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<25> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<25> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[26].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[26].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[26].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<26>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<26>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<26>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[26].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<24>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[25].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[25].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<24> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<24> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[25].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[25].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[25].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<25>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<25>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<25>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[25].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<23>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[24].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[24].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<23> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<23> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[24].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[24].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[24].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<24>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<24>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<24>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[24].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<22>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[23].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[23].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<22> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<22> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[23].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[23].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[23].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<23>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<23>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<23>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[23].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<21>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[22].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[22].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<21> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<21> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[22].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[22].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[22].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<22>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<22>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<22>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[22].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<20>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[21].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[21].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<20> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<20> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[21].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[21].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[21].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<21>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<21>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<21>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[21].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<19>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[20].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[20].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<19> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<19> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[20].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[20].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[20].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<20>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<20>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<20>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[20].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<18>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[19].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[19].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<18> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<18> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[19].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[19].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[19].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<19>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<19>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<19>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[19].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<17>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[18].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[18].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<17> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<17> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[18].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[18].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[18].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<18>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<18>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<18>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[18].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<16>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[17].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[17].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<16> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<16> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[17].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[17].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[17].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<17>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<17>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<17>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[17].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<15>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[16].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[16].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<15> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<15> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[16].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[16].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[16].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<16>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<16>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<16>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[16].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<14>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[15].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[15].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<14> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<14> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[15].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[15].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[15].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<15>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<15>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<15>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[15].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<13>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[14].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[14].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<13> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<13> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[14].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[14].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[14].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<14>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<14>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<14>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[14].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<12>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[13].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[13].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<12> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<12> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[13].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[13].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[13].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<13>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<13>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<13>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[13].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<11>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[12].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[12].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<11> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<11> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[12].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[12].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[12].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<12>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<12>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<12>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[12].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<10>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[11].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[11].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<10> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<10> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[11].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[11].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[11].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<11>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<11>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<11>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[11].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<9>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[10].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[10].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<9> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<9> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[10].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[10].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[10].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<10>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<10>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<10>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[10].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<8>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[9].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[9].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<8> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<8> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[9].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[9].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[9].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<9>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<9>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<9>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[9].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<7>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[8].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[8].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<7> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<7> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[8].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[8].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[8].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<8>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<8>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<8>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[8].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<6>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[7].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[7].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<6> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<6> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[7].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[7].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[7].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<7>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<7>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<7>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[7].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<5>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[6].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[6].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<5> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<5> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[6].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[6].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[6].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<6>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<6>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<6>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[6].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<4>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[5].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[5].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<4> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<4> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[5].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[5].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[5].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<5>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<5>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<5>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[5].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<3>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[4].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[4].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<3> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<3> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[4].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[4].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[4].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<4>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<4>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<4>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[4].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<2>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[3].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[3].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<2> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<2> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[3].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[3].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[3].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<3>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<3>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<3>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[3].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<1>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[2].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[2].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<1> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<1> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[2].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[2].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[2].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<2>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<2>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<2>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[2].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<0>'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[1].FDCE_inst (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[1].FDCE_inst (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<0> falling
  Destination Clock: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<0> falling

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[1].FDCE_inst to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[1].FDCE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[1].FDCE_inst (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<1>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<1>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<1>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/ASYNC_COUNTER[1].FDCE_inst
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/signal_tester_instance/select_freq_m'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/FDCE_inst_0 (FF)
  Destination:       USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/FDCE_inst_0 (FF)
  Source Clock:      USER_LOGIC_I/signal_tester_instance/select_freq_m rising
  Destination Clock: USER_LOGIC_I/signal_tester_instance/select_freq_m rising

  Data Path: USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/FDCE_inst_0 to USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/FDCE_inst_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   0.765  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/FDCE_inst_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async<0>)
     INV:I->O              2   0.374   0.725  USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<0>1_INV_0 (USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/cnt_frequency_async_n<0>)
     FDCE:D                    0.142          USER_LOGIC_I/signal_tester_instance/frequency_meter_inst/FDCE_inst_0
    ----------------------------------------
    Total                      2.639ns (1.149ns logic, 1.490ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 1943 / 865
-------------------------------------------------------------------------
Offset:              6.971ns (Levels of Logic = 3)
  Source:            SPLB_Rst (PAD)
  Destination:       PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           712   1.328   2.804  SPLB_Rst_IBUF (SPLB_Rst_IBUF)
     LUT3:I0->O           22   0.373   1.951  PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o1 (PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o)
     LUT6:I0->O            1   0.373   0.000  PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_PWR_13_o_MUX_167_o1 (PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_13_o_MUX_167_o)
     FDR:D                     0.142          PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_7
    ----------------------------------------
    Total                      6.971ns (2.216ns logic, 4.755ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 152 / 146
-------------------------------------------------------------------------
Offset:              5.734ns (Levels of Logic = 2)
  Source:            USER_LOGIC_I/INVERT_REG_30 (FF)
  Destination:       CONN_SIGNALS_O<0> (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: USER_LOGIC_I/INVERT_REG_30 to CONN_SIGNALS_O<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.633   1.144  USER_LOGIC_I/INVERT_REG_30 (USER_LOGIC_I/INVERT_REG_30)
     LUT4:I0->O            1   0.364   0.681  USER_LOGIC_I/signal_tester_instance/CONN_SIGNALS_O<1>1 (CONN_SIGNALS_O_0_OBUF)
     OBUF:I->O                 2.912          CONN_SIGNALS_O_0_OBUF (CONN_SIGNALS_O<0>)
    ----------------------------------------
    Total                      5.734ns (3.909ns logic, 1.825ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.328ns (Levels of Logic = 1)
  Source:            SPLB_Clk (PAD)
  Destination:       USER_LOGIC_I/signal_tester_instance/BUFGMUX_inst:I0 (PAD)

  Data Path: SPLB_Clk to USER_LOGIC_I/signal_tester_instance/BUFGMUX_inst:I0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   1.328   0.000  SPLB_Clk_IBUFG (SPLB_Clk_IBUFG)
    BUFGMUX:I0                 0.000          USER_LOGIC_I/signal_tester_instance/BUFGMUX_inst
    ----------------------------------------
    Total                      1.328ns (1.328ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.92 secs
 
--> 

Total memory usage is 217632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  178 (   0 filtered)
Number of infos    :   10 (   0 filtered)

