#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  9 12:48:45 2020
# Process ID: 10849
# Current directory: /home/gsaied/Desktop/old_rtl/fire5_squeeze
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire5_squeeze/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire5_squeeze/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire5_squeeze -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10859 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1425.996 ; gain = 28.000 ; free physical = 993 ; free virtual = 6040
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire5_squeeze' [/home/gsaied/Desktop/old_rtl/fire5_squeeze/fire5_squeeze.sv:2]
	Parameter WOUT bound to: 32 - type: integer 
	Parameter DSP_NO bound to: 32 - type: integer 
	Parameter W_IN bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 256 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire5_squeeze/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/fire5_squeeze.sv:145]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire5_squeeze' [/home/gsaied/Desktop/old_rtl/fire5_squeeze/biasing_fire5_squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire5_squeeze' (2#1) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/biasing_fire5_squeeze.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire5_squeeze' [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:109]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:111]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:112]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:113]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:114]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:115]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:116]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:117]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:118]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:119]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:120]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:121]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:122]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:123]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:124]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:125]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:126]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:127]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:128]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:129]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:130]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:131]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:132]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:133]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:134]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:135]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:136]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:137]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:138]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:139]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:140]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:141]
INFO: [Synth 8-3876] $readmem data file 'file_fire5_squeeze_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:142]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire5_squeeze' (3#1) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/rom_fire5_squeeze.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire5_squeeze' (4#1) [/home/gsaied/Desktop/old_rtl/fire5_squeeze/fire5_squeeze.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1472.746 ; gain = 74.750 ; free physical = 993 ; free virtual = 6049
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1472.746 ; gain = 74.750 ; free physical = 1011 ; free virtual = 6067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1472.746 ; gain = 74.750 ; free physical = 1012 ; free virtual = 6067
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire5_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire5_squeeze/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.371 ; gain = 0.000 ; free physical = 666 ; free virtual = 5722
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.371 ; gain = 0.000 ; free physical = 665 ; free virtual = 5721
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1991.371 ; gain = 0.000 ; free physical = 665 ; free virtual = 5721
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1991.371 ; gain = 593.375 ; free physical = 770 ; free virtual = 5817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1991.371 ; gain = 593.375 ; free physical = 770 ; free virtual = 5817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1991.371 ; gain = 593.375 ; free physical = 761 ; free virtual = 5817
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1991.371 ; gain = 593.375 ; free physical = 749 ; free virtual = 5805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	               16 Bit    Registers := 64    
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire5_squeeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 64    
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 1991.371 ; gain = 593.375 ; free physical = 659 ; free virtual = 5711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
|rom_fire5_squeeze | p_0_out    | 256x16        | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire5_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 2007.371 ; gain = 609.375 ; free physical = 510 ; free virtual = 5570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2035.160 ; gain = 637.164 ; free physical = 510 ; free virtual = 5562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2035.160 ; gain = 637.164 ; free physical = 501 ; free virtual = 5561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 2035.160 ; gain = 637.164 ; free physical = 501 ; free virtual = 5561
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 2035.160 ; gain = 637.164 ; free physical = 501 ; free virtual = 5561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 2035.160 ; gain = 637.164 ; free physical = 501 ; free virtual = 5561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2035.160 ; gain = 637.164 ; free physical = 501 ; free virtual = 5561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2035.160 ; gain = 637.164 ; free physical = 501 ; free virtual = 5561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2035.160 ; gain = 637.164 ; free physical = 501 ; free virtual = 5561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   255|
|2     |DSP48E1 |    32|
|3     |LUT1    |   397|
|4     |LUT2    |    61|
|5     |LUT3    |    23|
|6     |LUT4    |    20|
|7     |LUT5    |    20|
|8     |LUT6    |  1839|
|9     |MUXF7   |   792|
|10    |MUXF8   |   396|
|11    |FDRE    |   638|
|12    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |  4474|
|2     |  \genblk1[0].mac_i   |mac               |    90|
|3     |  \genblk1[10].mac_i  |mac_0             |    69|
|4     |  \genblk1[11].mac_i  |mac_1             |    93|
|5     |  \genblk1[12].mac_i  |mac_2             |    94|
|6     |  \genblk1[13].mac_i  |mac_3             |    65|
|7     |  \genblk1[14].mac_i  |mac_4             |    93|
|8     |  \genblk1[15].mac_i  |mac_5             |    68|
|9     |  \genblk1[16].mac_i  |mac_6             |    69|
|10    |  \genblk1[17].mac_i  |mac_7             |    91|
|11    |  \genblk1[18].mac_i  |mac_8             |    66|
|12    |  \genblk1[19].mac_i  |mac_9             |    67|
|13    |  \genblk1[1].mac_i   |mac_10            |    66|
|14    |  \genblk1[20].mac_i  |mac_11            |    66|
|15    |  \genblk1[21].mac_i  |mac_12            |    66|
|16    |  \genblk1[22].mac_i  |mac_13            |    69|
|17    |  \genblk1[23].mac_i  |mac_14            |    65|
|18    |  \genblk1[24].mac_i  |mac_15            |    67|
|19    |  \genblk1[25].mac_i  |mac_16            |    93|
|20    |  \genblk1[26].mac_i  |mac_17            |    67|
|21    |  \genblk1[27].mac_i  |mac_18            |    65|
|22    |  \genblk1[28].mac_i  |mac_19            |    70|
|23    |  \genblk1[29].mac_i  |mac_20            |    93|
|24    |  \genblk1[2].mac_i   |mac_21            |    66|
|25    |  \genblk1[30].mac_i  |mac_22            |    67|
|26    |  \genblk1[31].mac_i  |mac_23            |    93|
|27    |  \genblk1[3].mac_i   |mac_24            |    90|
|28    |  \genblk1[4].mac_i   |mac_25            |    66|
|29    |  \genblk1[5].mac_i   |mac_26            |    69|
|30    |  \genblk1[6].mac_i   |mac_27            |    67|
|31    |  \genblk1[7].mac_i   |mac_28            |    95|
|32    |  \genblk1[8].mac_i   |mac_29            |    91|
|33    |  \genblk1[9].mac_i   |mac_30            |    66|
|34    |  u_2                 |rom_fire5_squeeze |  1248|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2035.160 ; gain = 637.164 ; free physical = 501 ; free virtual = 5561
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 2035.160 ; gain = 118.539 ; free physical = 560 ; free virtual = 5620
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2035.168 ; gain = 637.164 ; free physical = 570 ; free virtual = 5630
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1475 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire5_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire5_squeeze/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.160 ; gain = 0.000 ; free physical = 485 ; free virtual = 5545
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 2045.160 ; gain = 655.160 ; free physical = 554 ; free virtual = 5614
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2586.172 ; gain = 541.012 ; free physical = 151 ; free virtual = 5011
# write_checkpoint -force temp_syn.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.172 ; gain = 0.000 ; free physical = 151 ; free virtual = 5011
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2628.375 ; gain = 0.000 ; free physical = 144 ; free virtual = 5008
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire5_squeeze/temp_syn.dcp' has been generated.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# }
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2637.336 ; gain = 6.996 ; free physical = 155 ; free virtual = 5005

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f1177daa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2637.336 ; gain = 0.000 ; free physical = 155 ; free virtual = 5005

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f1177daa

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2684.336 ; gain = 0.000 ; free physical = 168 ; free virtual = 4961
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b2125320

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2684.336 ; gain = 0.000 ; free physical = 168 ; free virtual = 4961
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10a921294

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2684.336 ; gain = 0.000 ; free physical = 168 ; free virtual = 4961
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10a921294

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2684.336 ; gain = 0.000 ; free physical = 168 ; free virtual = 4961
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 7d19985c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2684.336 ; gain = 0.000 ; free physical = 167 ; free virtual = 4960
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 7d19985c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2684.336 ; gain = 0.000 ; free physical = 174 ; free virtual = 4959
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: 7d19985c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2684.336 ; gain = 0.000 ; free physical = 174 ; free virtual = 4959
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire5_squeeze'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: cdf45027

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 2692.164 ; gain = 7.828 ; free physical = 480 ; free virtual = 4935
INFO: [Opt 31-389] Phase Resynthesis created 201 cells and removed 422 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: cdf45027

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 2692.164 ; gain = 7.828 ; free physical = 480 ; free virtual = 4935
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  Resynthesis                  |             201  |             422  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2692.164 ; gain = 0.000 ; free physical = 480 ; free virtual = 4935
Ending Logic Optimization Task | Checksum: 891f97e9

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 2692.164 ; gain = 7.828 ; free physical = 480 ; free virtual = 4935

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 891f97e9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2692.164 ; gain = 0.000 ; free physical = 480 ; free virtual = 4935

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 891f97e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.164 ; gain = 0.000 ; free physical = 480 ; free virtual = 4935

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.164 ; gain = 0.000 ; free physical = 480 ; free virtual = 4935
Ending Netlist Obfuscation Task | Checksum: 891f97e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.164 ; gain = 0.000 ; free physical = 480 ; free virtual = 4935
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:09 . Memory (MB): peak = 2692.164 ; gain = 61.828 ; free physical = 480 ; free virtual = 4935
# place_design -directive ExtraTimingOpt 
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.164 ; gain = 0.000 ; free physical = 453 ; free virtual = 4921
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 02f0ff9b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2692.164 ; gain = 0.000 ; free physical = 453 ; free virtual = 4921
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2692.164 ; gain = 0.000 ; free physical = 453 ; free virtual = 4922

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a7dd2719

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2715.891 ; gain = 23.727 ; free physical = 371 ; free virtual = 4833

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d7437159

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.961 ; gain = 33.797 ; free physical = 363 ; free virtual = 4823

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d7437159

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.961 ; gain = 33.797 ; free physical = 355 ; free virtual = 4823
Phase 1 Placer Initialization | Checksum: d7437159

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.961 ; gain = 33.797 ; free physical = 355 ; free virtual = 4823

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c7781b43

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2725.961 ; gain = 33.797 ; free physical = 333 ; free virtual = 4801

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[5]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]. Replicated 11 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 65 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 65 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2733.965 ; gain = 0.000 ; free physical = 214 ; free virtual = 4717
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.965 ; gain = 0.000 ; free physical = 214 ; free virtual = 4717

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           65  |              0  |                     6  |           0  |           1  |  00:00:07  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           65  |              0  |                     6  |           0  |           2  |  00:00:07  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1e17de012

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 2733.965 ; gain = 41.801 ; free physical = 208 ; free virtual = 4712
Phase 2 Global Placement | Checksum: 1d459e70d

Time (s): cpu = 00:01:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2733.965 ; gain = 41.801 ; free physical = 197 ; free virtual = 4595

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d459e70d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2733.965 ; gain = 41.801 ; free physical = 189 ; free virtual = 4594

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17d94b453

Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 2733.965 ; gain = 41.801 ; free physical = 320 ; free virtual = 4729

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ee2b82d6

Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 2733.965 ; gain = 41.801 ; free physical = 303 ; free virtual = 4719

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 254cf7fab

Time (s): cpu = 00:01:36 ; elapsed = 00:00:54 . Memory (MB): peak = 2733.965 ; gain = 41.801 ; free physical = 302 ; free virtual = 4718

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 151fb16c8

Time (s): cpu = 00:01:40 ; elapsed = 00:00:58 . Memory (MB): peak = 2746.070 ; gain = 53.906 ; free physical = 301 ; free virtual = 4698

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d7d756ae

Time (s): cpu = 00:01:40 ; elapsed = 00:00:59 . Memory (MB): peak = 2746.070 ; gain = 53.906 ; free physical = 284 ; free virtual = 4689

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 282735bd9

Time (s): cpu = 00:01:40 ; elapsed = 00:00:59 . Memory (MB): peak = 2746.070 ; gain = 53.906 ; free physical = 284 ; free virtual = 4690
Phase 3 Detail Placement | Checksum: 282735bd9

Time (s): cpu = 00:01:40 ; elapsed = 00:00:59 . Memory (MB): peak = 2746.070 ; gain = 53.906 ; free physical = 290 ; free virtual = 4695

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25507aab7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 25507aab7

Time (s): cpu = 00:01:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2776.074 ; gain = 83.910 ; free physical = 253 ; free virtual = 4672
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.684. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1aff8aa5a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2776.074 ; gain = 83.910 ; free physical = 255 ; free virtual = 4674
Phase 4.1 Post Commit Optimization | Checksum: 1aff8aa5a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2776.074 ; gain = 83.910 ; free physical = 255 ; free virtual = 4674

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1aff8aa5a

Time (s): cpu = 00:01:45 ; elapsed = 00:01:03 . Memory (MB): peak = 2776.074 ; gain = 83.910 ; free physical = 275 ; free virtual = 4689

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1aff8aa5a

Time (s): cpu = 00:01:45 ; elapsed = 00:01:03 . Memory (MB): peak = 2776.074 ; gain = 83.910 ; free physical = 281 ; free virtual = 4695

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.074 ; gain = 0.000 ; free physical = 281 ; free virtual = 4695
Phase 4.4 Final Placement Cleanup | Checksum: 10b0c82dc

Time (s): cpu = 00:01:45 ; elapsed = 00:01:04 . Memory (MB): peak = 2776.074 ; gain = 83.910 ; free physical = 281 ; free virtual = 4695
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10b0c82dc

Time (s): cpu = 00:01:45 ; elapsed = 00:01:04 . Memory (MB): peak = 2776.074 ; gain = 83.910 ; free physical = 281 ; free virtual = 4695
Ending Placer Task | Checksum: e0c4bcf9

Time (s): cpu = 00:01:45 ; elapsed = 00:01:04 . Memory (MB): peak = 2776.074 ; gain = 83.910 ; free physical = 362 ; free virtual = 4777
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:07 . Memory (MB): peak = 2776.074 ; gain = 83.910 ; free physical = 362 ; free virtual = 4777
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 264 ; free virtual = 4678

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12f3766c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 254 ; free virtual = 4668

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12f3766c3

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 228 ; free virtual = 4647
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12f3766c3

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 219 ; free virtual = 4638
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f6c4f53a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 212 ; free virtual = 4631
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f6c4f53a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 211 ; free virtual = 4630
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16321107f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 216 ; free virtual = 4635
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16321107f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 213 ; free virtual = 4632
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 213 ; free virtual = 4632
Ending Logic Optimization Task | Checksum: 16321107f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 209 ; free virtual = 4628

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16321107f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 207 ; free virtual = 4621

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16321107f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 203 ; free virtual = 4617

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 203 ; free virtual = 4617
Ending Netlist Obfuscation Task | Checksum: 16321107f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.078 ; gain = 0.000 ; free physical = 201 ; free virtual = 4615
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2776.078 ; gain = 0.004 ; free physical = 201 ; free virtual = 4615
# route_design -directive NoTimingRelaxation
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ddd3bd5e ConstDB: 0 ShapeSum: 2f0ff9b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ifm[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fire5_squeeze_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire5_squeeze_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 6d3c48bf

Time (s): cpu = 00:02:25 ; elapsed = 00:01:34 . Memory (MB): peak = 3159.227 ; gain = 383.148 ; free physical = 333 ; free virtual = 3128
Post Restoration Checksum: NetGraph: 57bfd50b NumContArr: 157c73b4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 6d3c48bf

Time (s): cpu = 00:02:26 ; elapsed = 00:01:34 . Memory (MB): peak = 3232.223 ; gain = 456.145 ; free physical = 293 ; free virtual = 3091

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6d3c48bf

Time (s): cpu = 00:02:26 ; elapsed = 00:01:34 . Memory (MB): peak = 3262.473 ; gain = 486.395 ; free physical = 259 ; free virtual = 3058

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6d3c48bf

Time (s): cpu = 00:02:26 ; elapsed = 00:01:34 . Memory (MB): peak = 3262.473 ; gain = 486.395 ; free physical = 259 ; free virtual = 3058
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14a4c6dbe

Time (s): cpu = 00:02:30 ; elapsed = 00:01:37 . Memory (MB): peak = 3310.051 ; gain = 533.973 ; free physical = 256 ; free virtual = 3055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.797  | TNS=0.000  | WHS=0.077  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1ab697319

Time (s): cpu = 00:02:30 ; elapsed = 00:01:37 . Memory (MB): peak = 3310.051 ; gain = 533.973 ; free physical = 247 ; free virtual = 3047

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e4d37635

Time (s): cpu = 00:02:38 ; elapsed = 00:01:41 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 240 ; free virtual = 3032

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 364
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.832  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1467ae65d

Time (s): cpu = 00:02:42 ; elapsed = 00:01:44 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 244 ; free virtual = 3050
Phase 4 Rip-up And Reroute | Checksum: 1467ae65d

Time (s): cpu = 00:02:42 ; elapsed = 00:01:44 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 244 ; free virtual = 3050

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1467ae65d

Time (s): cpu = 00:02:42 ; elapsed = 00:01:44 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 243 ; free virtual = 3051

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1467ae65d

Time (s): cpu = 00:02:42 ; elapsed = 00:01:44 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 243 ; free virtual = 3050
Phase 5 Delay and Skew Optimization | Checksum: 1467ae65d

Time (s): cpu = 00:02:43 ; elapsed = 00:01:44 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 242 ; free virtual = 3050

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16ef33600

Time (s): cpu = 00:02:43 ; elapsed = 00:01:44 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 446 ; free virtual = 3257
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.832  | TNS=0.000  | WHS=0.116  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16ef33600

Time (s): cpu = 00:02:43 ; elapsed = 00:01:44 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 446 ; free virtual = 3257
Phase 6 Post Hold Fix | Checksum: 16ef33600

Time (s): cpu = 00:02:43 ; elapsed = 00:01:44 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 445 ; free virtual = 3256

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0708556 %
  Global Horizontal Routing Utilization  = 0.0670022 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18b0b14e5

Time (s): cpu = 00:02:44 ; elapsed = 00:01:45 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 439 ; free virtual = 3250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18b0b14e5

Time (s): cpu = 00:02:44 ; elapsed = 00:01:45 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 439 ; free virtual = 3250

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 168689a59

Time (s): cpu = 00:02:45 ; elapsed = 00:01:45 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 438 ; free virtual = 3248

Phase 10 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.833  | TNS=0.000  | WHS=0.117  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1129bac38

Time (s): cpu = 00:02:47 ; elapsed = 00:01:47 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 436 ; free virtual = 3248
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:47 ; elapsed = 00:01:47 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 733 ; free virtual = 3544

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:51 ; elapsed = 00:01:50 . Memory (MB): peak = 3323.035 ; gain = 546.957 ; free physical = 733 ; free virtual = 3545
report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 12:55:36 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire5_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 clr_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.297ns (7.745%)  route 3.538ns (92.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=610, unset)          0.508     0.508    clk
    SLICE_X26Y208        FDRE                                         r  clr_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y208        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  clr_pulse_reg/Q
                         net (fo=546, routed)         3.189     3.951    clr_pulse
    SLICE_X37Y156        LUT2 (Prop_lut2_I1_O)        0.043     3.994 r  fire5_squeeze_LUT2_10/O
                         net (fo=15, routed)          0.349     4.343    fire5_squeeze_net_12
    SLICE_X36Y153        FDRE                                         r  ofm_reg[12][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=610, unset)          0.483     5.483    clk
    SLICE_X36Y153        FDRE                                         r  ofm_reg[12][0]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
    SLICE_X36Y153        FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_reg[12][0]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  0.833    




cd ../fire3_squeeze/
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
INFO: [Common 17-206] Exiting Vivado at Mon Mar  9 13:56:20 2020...
