<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ID_AA64MMFR2_EL1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2</h1><p>The ID_AA64MMFR2_EL1 characteristics are:</p><h2>Purpose</h2><p>Provides information about the implemented memory model and memory management support in AArch64 state.</p><p>For general information about the interpretation of the ID registers<ins>,</ins> see <span class="xref"><ins>'</ins>Principles of the ID scheme for fields in ID registers<ins>'</ins></span>.</p><h2>Configuration</h2><p>This register is present only<ins>
    when</ins> <ins>AArch64</ins><del>from</del> <ins>is</ins><del>Armv8.2.</del> <ins>supported at any Exception level.
      
    </ins>Otherwise, direct accesses to ID_AA64MMFR2_EL1 are <span class="arm-defined-word">RES0</span><ins>.</ins><del>from EL1, EL2, and EL3.</del></p><p><del>
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> values.
              </del></p><div class="note"><span class="note-header"><ins class="nocount">Note</ins></span><p><ins>Prior to the introduction of the features described by this register, this register was unnamed and reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins> from EL1, EL2, and EL3.</ins></p></div><h2>Attributes</h2><p>ID_AA64MMFR2_EL1 is a 64-bit register.</p><h2>Field descriptions</h2><p>The ID_AA64MMFR2_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#E0PD_63">E0PD</a></td><td class="lr" colspan="4"><a href="#EVT_59">EVT</a></td><td class="lr" colspan="4"><a href="#BBM_55">BBM</a></td><td class="lr" colspan="4"><a href="#TTL_51">TTL</a></td><td class="lr" colspan="4"><a href="#0_47">RES0</a></td><td class="lr" colspan="4"><a href="#FWB_43">FWB</a></td><td class="lr" colspan="4"><a href="#IDS_39">IDS</a></td><td class="lr" colspan="4"><a href="#AT_35">AT</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#ST_31">ST</a></td><td class="lr" colspan="4"><a href="#NV_27">NV</a></td><td class="lr" colspan="4"><a href="#CCIDX_23">CCIDX</a></td><td class="lr" colspan="4"><a href="#VARange_19">VARange</a></td><td class="lr" colspan="4"><a href="#IESB_15">IESB</a></td><td class="lr" colspan="4"><a href="#LSM_11">LSM</a></td><td class="lr" colspan="4"><a href="#UAO_7">UAO</a></td><td class="lr" colspan="4"><a href="#CnP_3">CnP</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="E0PD_63">E0PD, bits [63:60]
                  <div style="font-size:smaller;"><br/><del>From Armv8.5:
                </del></div></h4><p>Indicates support for the E0PD mechanism. Defined values are:</p><table class="valuetable"><tr><th>E0PD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>E0PDx mechanism is not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>E0PDx mechanism is implemented.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.5-E0PD</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>In Armv8.4, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p><p>From Armv8.5, the only permitted values is <span class="binarynumber">0b0001</span>.</p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="EVT_59"><del>EVT, bits [59:56]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.2:
                </del></div></h4><h4 id="EVT_59"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>EVT, bits [59:56]
                  </ins></h4><p>Enhanced Virtualization Traps. If EL2 is implemented, indicates support for the <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps. Defined values are:</p><table class="valuetable"><tr><th>EVT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p><a href="AArch64-hcr_el2.html">HCR_EL2</a>.{TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps are not supported.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p><a href="AArch64-hcr_el2.html">HCR_EL2</a>.{TOCU, TICAB, TID4} traps are supported. <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{TTLBOS, TTLBIS} traps are not supported.</p></td></tr><tr><td class="bitfield">0b0010</td><td><p><a href="AArch64-hcr_el2.html">HCR_EL2</a>.{TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps are supported.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.2-EVT</span> implements the functionality identified by the values <span class="binarynumber">0b0001</span> and <span class="binarynumber">0b0010</span>.</p><p><ins>If EL2 is not implemented, the only permitted value is </ins><span class="binarynumber"><ins>0b0000</ins></span><ins>.</ins></p><p>From Armv8.1, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p><p>From Armv8.5, <ins>if EL2 is implemented, </ins>the <ins>only </ins>permitted <ins>value</ins><del>values</del> <ins>is</ins><del>are:</del> <span class="binarynumber"><ins>0b0010</ins></span><ins>.</ins></p><ul><li><span class="binarynumber"><del>0b0000</del></span><del> when EL2 is not implemented.
</del></li><li><span class="binarynumber"><del>0b0010</del></span><del> when EL2 is implemented.
</del></li></ul><h4 id="0_59"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="BBM_55"><del>BBM, bits [55:52]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.4:
                </del></div></h4><h4 id="BBM_55"><ins>BBM, bits [55:52]
                  </ins></h4><p>Allows identification of the requirements of the hardware to have break-before-make sequences when changing block size for a translation.</p><table class="valuetable"><tr><th>BBM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Level 0 support for changing block size is supported.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Level 1 support for changing block size is supported.</p></td></tr><tr><td class="bitfield">0b0010</td><td><p>Level 2 support for changing block size is supported.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.4-TTRem</span> implements the functionality identified by the values <span class="binarynumber">0b0000</span>, <span class="binarynumber">0b0001</span>, and <span class="binarynumber">0b0010</span>.</p><p>From Armv8.4, the permitted values are <span class="binarynumber">0b0000</span>, <span class="binarynumber">0b0001</span>, and <span class="binarynumber">0b0010</span>.</p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="TTL_51"><del>TTL, bits [51:48]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.4:
                </del></div></h4><h4 id="TTL_51"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>TTL, bits [51:48]
                  </ins></h4><p>Indicates support for TTL field in address operations. Defined values are:</p><table class="valuetable"><tr><th>TTL</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>TLB maintenance instructions by address have bits[47:44] as <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>TLB maintenance instructions by address have bits[47:44] holding the TTL field.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.4-TTL</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>This field affects <a href="AArch64-tlbi-ipas2e1.html">TLBI IPAS2E1</a>, <a href="AArch64-tlbi-ipas2e1is.html">TLBI IPAS2E1IS</a>, <a href="AArch64-tlbi-ipas2e1os.html">TLBI IPAS2E1OS</a>, <a href="AArch64-tlbi-ipas2le1.html">TLBI IPAS2LE1</a>, <a href="AArch64-tlbi-ipas2le1is.html">TLBI IPAS2LE1IS</a>, <a href="AArch64-tlbi-ipas2le1os.html">TLBI IPAS2LE1OS</a>, <a href="AArch64-tlbi-vaae1.html">TLBI VAAE1</a>, <a href="AArch64-tlbi-vaae1is.html">TLBI VAAE1IS</a>, <a href="AArch64-tlbi-vaae1os.html">TLBI VAAE1OS</a>, <a href="AArch64-tlbi-vaale1.html">TLBI VAALE1</a>, <a href="AArch64-tlbi-vaale1is.html">TLBI VAALE1IS</a>, <a href="AArch64-tlbi-vaale1os.html">TLBI VAALE1OS</a>, <a href="AArch64-tlbi-vae1.html">TLBI VAE1</a>, <a href="AArch64-tlbi-vae1is.html">TLBI VAE1IS</a>, <a href="AArch64-tlbi-vae1os.html">TLBI VAE1OS</a>, <a href="AArch64-tlbi-vae2.html">TLBI VAE2</a>, <a href="AArch64-tlbi-vae2is.html">TLBI VAE2IS</a>, <a href="AArch64-tlbi-vae2os.html">TLBI VAE2OS</a>, <a href="AArch64-tlbi-vae3.html">TLBI VAE3</a>, <a href="AArch64-tlbi-vae3is.html">TLBI VAE3IS</a>,  <a href="AArch64-tlbi-vae3os.html">TLBI VAE3OS</a>,<a href="AArch64-tlbi-vale1.html">TLBI VALE1</a>, <a href="AArch64-tlbi-vale1is.html">TLBI VALE1IS</a>, <a href="AArch64-tlbi-vale1os.html">TLBI VALE1OS</a>, <a href="AArch64-tlbi-vale2.html">TLBI VALE2</a>, <a href="AArch64-tlbi-vale2is.html">TLBI VALE2IS</a>, <a href="AArch64-tlbi-vale2os.html">TLBI VALE2OS</a>, <a href="AArch64-tlbi-vale3.html">TLBI VALE3</a>, <a href="AArch64-tlbi-vale3is.html">TLBI VALE3IS</a>, <a href="AArch64-tlbi-vale3os.html">TLBI VALE3OS</a>.</p><p>From Armv8.4, the only permitted value is <span class="binarynumber">0b0001</span>.</p><h4 id="0_51"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="0_47">
                Bits [47:44]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="FWB_43">FWB, bits [43:40]
                  <div style="font-size:smaller;"><br/><del>From Armv8.4:
                </del></div></h4><p>Indicates support for <a href="AArch64-hcr_el2.html">HCR_EL2</a>.<ins>FWB. Defined values are:</ins><del>FWB</del></p><table class="valuetable"><tr><th>FWB</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p><a href="AArch64-hcr_el2.html"><ins>HCR_EL2</ins></a><ins>.FWB bit is not supported.</ins></p><p><a href="AArch64-hcr_el2.html"><del>HCR_EL2</del></a><del>.FWB bit is not supported and the field is </del><span class="arm-defined-word"><del>RES0</del></span></p></td></tr><tr><td class="bitfield">0b0001</td><td><p><a href="AArch64-hcr_el2.html">HCR_EL2</a>.FWB is supported.</p></td></tr></table><p><del>If </del><span class="xref"><del>ARMv8.4-SecEL2</del></span><del> is implemented the only permitted value is </del><span class="binarynumber"><del>0b0001</del></span></p><p>All other values reserved.</p><p><span class="xref"><ins>ARMv8.4-S2FWB</ins></span> <ins>implements</ins><del>This</del> <ins>the</ins><del>field</del> <ins>functionality</ins><del>resets</del> <ins>identified</ins><del>to</del> <ins>by</ins><del>an</del> <ins>the value</ins><del>architecturally</del> <span class="binarynumber"><ins>0b0001</ins><del>UNKNOWN</del></span><ins>.</ins><del>value.</del></p><h4 id="0_43"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="IDS_39"><del>IDS, bits [39:36]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.4:
                </del></div></h4><p><ins>From Armv8.4, the only permitted value is </ins><span class="binarynumber"><ins>0b0001</ins></span><ins>.</ins></p><h4 id="IDS_39"><ins>IDS, bits [39:36]
                  </ins></h4><p>Indicates the value of ESR_ELx.EC that reports an exception generated by a read access to the feature ID space. Defined values are:</p><table class="valuetable"><tr><th>IDS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>An exception which is generated by a read access to the feature ID space, other than a trap caused by <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TIDx, <a href="AArch64-sctlr_el1.html">SCTLR_EL1</a>.UCT, or <a href="AArch64-sctlr_el2.html">SCTLR_EL2</a>.UCT, is reported by ESR_ELx.EC == <span class="hexnumber">0x0</span>.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>All exceptions generated by an AArch64 read access to the feature ID space are reported by ESR_ELx.EC == <span class="hexnumber">0x18</span>.</p></td></tr></table><p>All other values are reserved.</p><p>The Feature ID space is defined as the System register space in AArch64 with op0==3, op1=={0, 1, 3}, CRn==0, CRm=={0-7}, op2=={0-7}.</p><p><span class="xref">ARMv8.4-IDST</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>From Armv8.4, the only permitted value is <span class="binarynumber">0b0001</span>.</p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="AT_35"><del>AT, bits [35:32]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.4:
                </del></div></h4><h4 id="AT_35"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>AT, bits [35:32]
                  </ins></h4><p>Identifies support for unaligned single-copy atomicity and atomic functions. Defined values are:</p><table class="valuetable"><tr><th>AT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Unaligned single-copy atomicity and atomic functions are not supported.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Unaligned single-copy atomicity and atomic functions with a 16-byte address range aligned to 16-bytes are supported.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.4-LSE</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>From Armv8.4, the only permitted value is <span class="binarynumber">0b0001</span>.</p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="ST_31"><del>ST, bits [31:28]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.4:
                </del></div></h4><h4 id="ST_31"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>ST, bits [31:28]
                  </ins></h4><p>Identifies support for small translation tables. Defined values are:</p><table class="valuetable"><tr><th>ST</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>The maximum value of the TCR_ELx.{T0SZ,T1SZ} and VTCR_EL2.T0SZ fields is 39.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>The maximum value of the TCR_ELx.{T0SZ,T1SZ} and VTCR_EL2.T0SZ fields is 48 for 4KB and 16KB granules, and 47 for 64KB granules.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.4-TTST</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="NV_27"><del>NV, bits [27:24]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.3:
                </del></div></h4><p>If<del> ARMv8.4-SecEL2 is implemented the only permitted value is</del> <span class="xref"><ins>ARMv8.4-SecEL2</ins></span><ins> is implemented, the only permitted value is </ins><span class="binarynumber">0b0001</span>.</p><p>In an implementation which does not support<del> Secure EL2, the permitted values are</del> <span class="xref"><ins>ARMv8.4-SecEL2</ins></span><ins>, the permitted values are </ins><span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p><h4 id="NV_27"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>NV, bits [27:24]
                  </ins></h4><p>Nested Virtualization. If EL2 is implemented, indicates support for the use of nested virtualization. Defined values are:</p><table class="valuetable"><tr><th>NV</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Nested virtualization is not supported.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>The HCR_EL2.NV, HCR_EL2.NV1, HCR_EL2.AT bits are implemented.</p></td></tr><tr><td class="bitfield">0b0010</td><td><p>The <a href="AArch64-vncr_el2.html">VNCR_EL2</a> register and the HCR_EL2.{AT, NV, NV1, NV2} bits are implemented.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref"><ins>ARMv8.3-NV</ins></span> <ins>implements</ins><del>In</del> <del>Armv8.2, </del>the <ins>functionality</ins><del>only</del> <ins>identified</ins><del>permitted</del> <ins>by</ins><del>value</del> <ins>the value</ins><del>is</del> <span class="binarynumber"><ins>0b0001</ins><del>0b0000</del></span>.</p><p>In Armv8.3, the permitted values are:</p><ul><li>When EL2 is not implemented, <span class="binarynumber">0b0000</span>.
</li><li>When EL2 is implemented, <span class="binarynumber">0b0001</span>.
</li></ul><p><span class="xref"><ins>ARMv8.4-NV</ins></span><ins> implements the functionality identified by the value </ins><span class="binarynumber"><ins>0b0010</ins></span><ins>.</ins></p><p><del>The feature </del><span class="xref"><del>ARMv8.3-NV</del></span><del> implements the functionality identified by the value </del><span class="binarynumber"><del>0b0001</del></span><del>.</del></p><p>In Armv8.4, the permitted values are:</p><ul><li>When EL2 is not implemented, <span class="binarynumber">0b0000</span>.
</li><li>When EL2 is implemented, <span class="binarynumber">0b0010</span>.
</li></ul><p><del>The feature </del><span class="xref"><del>ARMv8.4-NV</del></span><del> implements the functionality identified by the value </del><span class="binarynumber"><del>0b0010</del></span><del>.</del></p><h4 id="0_27"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="CCIDX_23"><del>CCIDX, bits [23:20]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.3:
                </del></div></h4><h4 id="CCIDX_23"><ins>CCIDX, bits [23:20]
                  </ins></h4><p>Support for the use of revised <a href="AArch64-ccsidr_el1.html">CCSIDR_EL1</a> register format. Defined values are:</p><table class="valuetable"><tr><th>CCIDX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>32-bit format implemented for all levels of the CCSIDR_EL1.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>64-bit format implemented for all levels of the CCSIDR_EL1.</p></td></tr></table><p>All other values are reserved.</p><p><del>This feature is identified as </del><span class="xref">ARMv8.3-CCIDX</span><ins> implements the functionality identified by the value </ins><span class="binarynumber"><ins>0b0001</ins></span>.</p><p>From Armv8.3, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="VARange_19"><del>VARange, bits [19:16]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.2:
                </del></div></h4><h4 id="VARange_19"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>VARange, bits [19:16]
                  </ins></h4><p>Indicates support for a larger virtual address. Defined values are:</p><table class="valuetable"><tr><th>VARange</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>VMSAv8-64 supports 48-bit VAs.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>VMSAv8-64 supports 52-bit VAs when using the 64KB translation granule. The other translation granules support 48-bit VAs.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.2-LVA</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>From Armv8.2, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="IESB_15"><del>IESB, bits [15:12]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.2:
                </del></div></h4><h4 id="IESB_15"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>IESB, bits [15:12]
                  </ins></h4><p>Indicates support for the IESB bit in the SCTLR_ELx registers. Defined values are:</p><table class="valuetable"><tr><th>IESB</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>IESB bit in the <span class="xref">SCTLR_ELx</span> registers is not supported.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>IESB bit in the <span class="xref">SCTLR_ELx</span> registers is supported.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.2-IESB</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="LSM_11"><del>LSM, bits [11:8]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.2:
                </del></div></h4><h4 id="LSM_11"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>LSM, bits [11:8]
                  </ins></h4><p>Indicates support for LSMAOE and nTLSMD bits in <a href="AArch64-sctlr_el1.html">SCTLR_EL1</a> and <a href="AArch64-sctlr_el2.html">SCTLR_EL2</a>. Defined values are:</p><table class="valuetable"><tr><th>LSM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>LSMAOE and nTLSMD bits not supported.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>LSMAOE and nTLSMD bits supported.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.2-LSMAOC</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="UAO_7"><del>UAO, bits [7:4]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.2:
                </del></div></h4><h4 id="UAO_7"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>UAO, bits [7:4]
                  </ins></h4><p>User Access Override. Defined values are:</p><table class="valuetable"><tr><th>UAO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>UAO not supported.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>UAO supported.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.2-UAO</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>From Armv8.2, the only permitted value is <span class="binarynumber">0b0001</span>.</p><h4 id="CnP_3"><del>CnP, bits [3:0]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.2:
                </del></div></h4><p><del>Common not Private translations. Defined values are:</del></p><h4 id="CnP_3"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>CnP, bits [3:0]
                  </ins></h4><p><ins>Indicates support for Common not Private translations. Defined values are:</ins></p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><table class="valuetable"><tr><th>CnP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Common not Private translations not supported.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Common not Private translations supported.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.2-TTCNP</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>From Armv8.2, the only permitted value is <span class="binarynumber">0b0001</span>.</p><h4 id="0_3"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the ID_AA64MMFR2_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt>, ID_AA64MMFR2_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0111</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented("ARMv8.4-IDST") then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!IsZero(ID_AA64MMFR2_EL1) || boolean IMPLEMENTATION_DEFINED "ID_AA64MMFR2 trapped by HCR_EL2.TID3") &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return ID_AA64MMFR2_EL1;
elsif PSTATE.EL == EL2 then
    return ID_AA64MMFR2_EL1;
elsif PSTATE.EL == EL3 then
    return ID_AA64MMFR2_EL1;
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>