<stg><name>Filter2D</name>


<trans_list>

<trans id="523" from="1" to="2">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="2" to="2">
<condition id="387">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="2" to="3">
<condition id="389">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="3" to="4">
<condition id="391">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="4" to="5">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="5" to="6">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="6" to="10">
<condition id="451">
<or_exp><and_exp><literal name="exitcond389_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="6" to="7">
<condition id="455">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="7" to="8">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="8" to="9">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="9" to="4">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="10" to="3">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str375, i32 0, i32 0, [1 x i8]* @p_str376, [1 x i8]* @p_str377, [1 x i8]* @p_str378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str379, [1 x i8]* @p_str380)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str382, i32 0, i32 0, [1 x i8]* @p_str383, [1 x i8]* @p_str384, [1 x i8]* @p_str385, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str386, [1 x i8]* @p_str387)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str389, i32 0, i32 0, [1 x i8]* @p_str390, [1 x i8]* @p_str391, [1 x i8]* @p_str392, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str393, [1 x i8]* @p_str394)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str417, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str419, [1 x i8]* @p_str420, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str421, [1 x i8]* @p_str422)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str424, i32 0, i32 0, [1 x i8]* @p_str425, [1 x i8]* @p_str426, [1 x i8]* @p_str427, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str428, [1 x i8]* @p_str429)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str431, i32 0, i32 0, [1 x i8]* @p_str432, [1 x i8]* @p_str433, [1 x i8]* @p_str434, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str435, [1 x i8]* @p_str436)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop1.i.preheader:6  %p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_1_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i.preheader:7  %p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_0_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop1.i.preheader:8  %p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_2_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop1.i.preheader:9  %p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_0_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i.preheader:10  %p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_2_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i.preheader:11  %p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_1_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:12  %k_buf_0_val_3 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:13  %k_buf_0_val_4 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:14  %k_buf_0_val_5 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:15  %k_buf_1_val_3 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:16  %k_buf_1_val_4 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:17  %k_buf_1_val_5 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:18  %k_buf_2_val_3 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:19  %k_buf_2_val_4 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:20  %k_buf_2_val_5 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:21  br label %arrayctor.loop1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:0  %tmp_s = phi i2 [ %tmp_32, %arrayctor.loop1.i ], [ 0, %arrayctor.loop1.i.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i:1  %tmp_32 = add i2 %tmp_s, 1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i:4  %tmp_33 = icmp eq i2 %tmp_s, -2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i:6  br i1 %tmp_33, label %._crit_edge403.i, label %arrayctor.loop1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:0  %src_kernel_win_0_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:1  %src_kernel_win_0_va_18 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_18"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:2  %src_kernel_win_0_va_19 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_19"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:3  %src_kernel_win_0_va_20 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_20"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:4  %src_kernel_win_0_va_21 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_21"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:5  %src_kernel_win_0_va_22 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_22"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:6  %src_kernel_win_1_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:7  %src_kernel_win_1_va_18 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_18"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:8  %src_kernel_win_1_va_19 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_19"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:9  %src_kernel_win_1_va_20 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_20"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:10  %src_kernel_win_1_va_21 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_21"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:11  %src_kernel_win_1_va_22 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_22"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:12  %src_kernel_win_2_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:13  %src_kernel_win_2_va_18 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_18"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:14  %src_kernel_win_2_va_19 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_19"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:15  %src_kernel_win_2_va_20 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_20"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:16  %src_kernel_win_2_va_21 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_21"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:17  %src_kernel_win_2_va_22 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_22"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:18  %right_border_buf_0_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:19  %right_border_buf_0_15 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_15"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:20  %right_border_buf_2_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_s"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:21  %right_border_buf_0_16 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_16"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:22  %right_border_buf_0_17 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_17"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:23  %right_border_buf_2_12 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_12"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:24  %right_border_buf_0_18 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_18"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:25  %right_border_buf_0_19 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_19"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:26  %right_border_buf_2_13 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_13"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:27  %right_border_buf_1_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_s"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:28  %right_border_buf_1_15 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_15"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:29  %right_border_buf_2_14 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_14"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:30  %right_border_buf_1_16 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_16"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:31  %right_border_buf_1_17 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_17"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:32  %right_border_buf_2_15 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_15"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:33  %right_border_buf_1_18 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_18"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:34  %right_border_buf_1_19 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_19"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i:35  %right_border_buf_2_16 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_16"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="2">
<![CDATA[
._crit_edge403.i:36  %OP2_V_0_0_1_cast = sext i2 %p_kernel_val_0_V_1_s to i10

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_1_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="2">
<![CDATA[
._crit_edge403.i:37  %OP2_V_0_0_2_cast = sext i2 %p_kernel_val_0_V_2_s to i10

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_2_cast"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="3">
<![CDATA[
._crit_edge403.i:38  %OP2_V_0_1_cast = sext i3 %p_kernel_val_1_V_0_s to i11

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="4">
<![CDATA[
._crit_edge403.i:39  %OP2_V_0_1_2_cast = zext i4 %p_kernel_val_1_V_2_s to i12

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_2_cast"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="2">
<![CDATA[
._crit_edge403.i:40  %OP2_V_0_2_cast = sext i2 %p_kernel_val_2_V_0_s to i10

]]></Node>
<StgValue><ssdm name="OP2_V_0_2_cast"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="3">
<![CDATA[
._crit_edge403.i:41  %OP2_V_0_2_1_cast = zext i3 %p_kernel_val_2_V_1_s to i11

]]></Node>
<StgValue><ssdm name="OP2_V_0_2_1_cast"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge403.i:42  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i11 [ 0, %._crit_edge403.i ], [ %i_V, %9 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="11">
<![CDATA[
:1  %t_V_cast = zext i11 %t_V to i12

]]></Node>
<StgValue><ssdm name="t_V_cast"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %exitcond390_i = icmp eq i11 %t_V, -966

]]></Node>
<StgValue><ssdm name="exitcond390_i"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1082, i64 1082, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %i_V = add i11 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond390_i, label %"filter<4096, 4096, ap_int<8>, int, 1080, 1920, 3, 3>.exit", label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_34 = icmp ult i11 %t_V, -968

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp_384_0_0_not = xor i1 %tmp_34, true

]]></Node>
<StgValue><ssdm name="tmp_384_0_0_not"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %icmp = icmp ne i10 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_36 = icmp eq i11 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_428_0_1 = icmp eq i11 %t_V, 0

]]></Node>
<StgValue><ssdm name="tmp_428_0_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_37 = icmp ugt i11 %t_V, -968

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="11">
<![CDATA[
:9  %tmp_120 = trunc i11 %t_V to i2

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %tmp_38 = add i12 -1, %t_V_cast

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:11  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_38, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %rev = xor i1 %tmp_121, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %tmp_40 = icmp slt i12 %tmp_38, 1080

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %or_cond_i425_i = and i1 %tmp_40, %rev

]]></Node>
<StgValue><ssdm name="or_cond_i425_i"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:15  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_38, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %p_assign_7 = sub i12 1, %t_V_cast

]]></Node>
<StgValue><ssdm name="p_assign_7"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:17  %p_p2_i426_i = select i1 %tmp_122, i12 %p_assign_7, i12 %tmp_38

]]></Node>
<StgValue><ssdm name="p_p2_i426_i"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:18  %tmp_42 = icmp slt i12 %p_p2_i426_i, 1080

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="12">
<![CDATA[
:19  %tmp_123 = trunc i12 %p_p2_i426_i to i2

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:20  %p_assign_6_0_1 = add i12 -2, %t_V_cast

]]></Node>
<StgValue><ssdm name="p_assign_6_0_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:21  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:22  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="11">
<![CDATA[
:23  %tmp_126 = trunc i11 %t_V to i2

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:24  %p_assign_6_0_2 = add i12 -3, %t_V_cast

]]></Node>
<StgValue><ssdm name="p_assign_6_0_2"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:25  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:26  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="11">
<![CDATA[
:27  %tmp_129 = trunc i11 %t_V to i2

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:28  %tmp_53 = sub i2 -2, %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:29  %tmp_54 = select i1 %tmp_42, i2 %tmp_123, i2 %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:30  %tmp_55 = add i2 -1, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:31  %tmp_56 = select i1 %or_cond_i425_i, i2 %tmp_55, i2 %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:32  %row_assign_10_0_0_t = xor i2 %tmp_56, -1

]]></Node>
<StgValue><ssdm name="row_assign_10_0_0_t"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:33  %tmp_58 = xor i2 %tmp_120, -2

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:34  %tmp_130 = sub i2 -2, %tmp_126

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="12">
<![CDATA[
:35  %tmp_131 = trunc i12 %p_assign_6_0_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:36  %tmp_82 = select i1 %tmp_125, i2 %tmp_130, i2 %tmp_131

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:37  %tmp_60 = select i1 %tmp_124, i2 %tmp_82, i2 %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:38  %row_assign_10_0_1_t = xor i2 %tmp_60, -1

]]></Node>
<StgValue><ssdm name="row_assign_10_0_1_t"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:39  %tmp_62 = add i2 1, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:40  %tmp_132 = xor i2 %tmp_129, -1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="12">
<![CDATA[
:41  %tmp_133 = trunc i12 %p_assign_6_0_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:42  %tmp_84 = select i1 %tmp_128, i2 %tmp_132, i2 %tmp_133

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:43  %tmp_64 = select i1 %tmp_127, i2 %tmp_84, i2 %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:44  %row_assign_10_0_2_t = xor i2 %tmp_64, -1

]]></Node>
<StgValue><ssdm name="row_assign_10_0_2_t"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="exitcond390_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0">
<![CDATA[
filter<4096, 4096, ap_int<8>, int, 1080, 1920, 3, 3>.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %t_V_3 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge414.i.2 ]

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="11">
<![CDATA[
:4  %t_V_3_cast = zext i11 %t_V_3 to i12

]]></Node>
<StgValue><ssdm name="t_V_3_cast"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %exitcond389_i = icmp eq i11 %t_V_3, -126

]]></Node>
<StgValue><ssdm name="exitcond389_i"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %j_V = add i11 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_134 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_3, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:10  %icmp2 = icmp ne i10 %tmp_134, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:11  %ImagLoc_x = add i12 -1, %t_V_3_cast

]]></Node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:12  %tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %rev2 = xor i1 %tmp_135, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:14  %tmp_45 = icmp slt i12 %ImagLoc_x, 1920

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %or_cond_i_i = and i1 %tmp_45, %rev2

]]></Node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:16  %tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %p_assign_1 = sub i12 1, %t_V_3_cast

]]></Node>
<StgValue><ssdm name="p_assign_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:18  %p_p2_i_i = select i1 %tmp_136, i12 %p_assign_1, i12 %ImagLoc_x

]]></Node>
<StgValue><ssdm name="p_p2_i_i"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:19  %tmp_47 = icmp slt i12 %p_p2_i_i, 1920

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:20  %p_assign_2 = sub i12 -258, %p_p2_i_i

]]></Node>
<StgValue><ssdm name="p_assign_2"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:21  %p_p2_i_i_p_assign_2 = select i1 %tmp_47, i12 %p_p2_i_i, i12 %p_assign_2

]]></Node>
<StgValue><ssdm name="p_p2_i_i_p_assign_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:22  %x = select i1 %or_cond_i_i, i12 %ImagLoc_x, i12 %p_p2_i_i_p_assign_2

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="12">
<![CDATA[
_ifconv:24  %tmp_137 = trunc i12 %x to i2

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %brmerge = or i1 %tmp_45, %tmp_384_0_0_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:40  br i1 %or_cond_i_i, label %4, label %._crit_edge407.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %3, label %borderInterpolate.exit424.i.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit424.i.0.0:1  br i1 %tmp_36, label %"operator().exit467.i.0.0", label %._crit_edge409.i.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.0.0:0  br i1 %tmp_428_0_1, label %"operator().exit467.i.0.1", label %._crit_edge409.i.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.0.1:0  br i1 %tmp_36, label %"operator().exit467.i.0.2", label %._crit_edge409.i.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge409.i.0.2:0  br label %._crit_edge407.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_34, label %.preheader392.i.preheader.0, label %._crit_edge407.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge407.i.0_ifconv:6  %or_cond_i = and i1 %icmp, %icmp2

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.0_ifconv:7  br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0", label %._crit_edge414.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge414.i.0_ifconv:18  br i1 %or_cond_i_i, label %6, label %._crit_edge407.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %5, label %borderInterpolate.exit424.i.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit424.i.1.0:1  br i1 %tmp_36, label %"operator().exit467.i.1.0", label %._crit_edge409.i.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.1.0:0  br i1 %tmp_428_0_1, label %"operator().exit467.i.1.1", label %._crit_edge409.i.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.1.1:0  br i1 %tmp_36, label %"operator().exit467.i.1.2", label %._crit_edge409.i.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge409.i.1.2:0  br label %._crit_edge407.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_34, label %.preheader392.i.preheader.1, label %._crit_edge407.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.1_ifconv:6  br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1", label %._crit_edge414.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge414.i.1_ifconv:15  br i1 %or_cond_i_i, label %8, label %._crit_edge407.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %7, label %borderInterpolate.exit424.i.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit424.i.2.0:1  br i1 %tmp_36, label %"operator().exit467.i.2.0", label %._crit_edge409.i.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.2.0:0  br i1 %tmp_428_0_1, label %"operator().exit467.i.2.1", label %._crit_edge409.i.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.2.1:0  br i1 %tmp_36, label %"operator().exit467.i.2.2", label %._crit_edge409.i.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge409.i.2.2:0  br label %._crit_edge407.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_34, label %.preheader392.i.preheader.2, label %._crit_edge407.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.2_ifconv:6  br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2", label %._crit_edge414.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond389_i, label %9, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:23  %x_cast = sext i12 %x to i32

]]></Node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:26  %tmp_48 = zext i32 %x_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:27  %k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_addr"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:28  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32  %k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_addr"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:33  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:36  %k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:37  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.0_ifconv:6  %k_buf_1_val_3_addr = getelementptr [1920 x i8]* %k_buf_1_val_3, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_addr"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.0_ifconv:7  %k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_load"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.0_ifconv:10  %k_buf_1_val_4_addr = getelementptr [1920 x i8]* %k_buf_1_val_4, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4_addr"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.0_ifconv:11  %k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4_load"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.0_ifconv:14  %k_buf_1_val_5_addr = getelementptr [1920 x i8]* %k_buf_1_val_5, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_addr"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.0_ifconv:15  %k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_load"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.1_ifconv:3  %k_buf_2_val_3_addr = getelementptr [1920 x i8]* %k_buf_2_val_3, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_addr"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.1_ifconv:4  %k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_load"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.1_ifconv:7  %k_buf_2_val_4_addr = getelementptr [1920 x i8]* %k_buf_2_val_4, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4_addr"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.1_ifconv:8  %k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4_load"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.1_ifconv:11  %k_buf_2_val_5_addr = getelementptr [1920 x i8]* %k_buf_2_val_5, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_addr"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.1_ifconv:12  %k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8">
<![CDATA[
:1  %right_border_buf_2_17 = load i8* %right_border_buf_2_12

]]></Node>
<StgValue><ssdm name="right_border_buf_2_17"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8">
<![CDATA[
:2  %right_border_buf_2_18 = load i8* %right_border_buf_2_14

]]></Node>
<StgValue><ssdm name="right_border_buf_2_18"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
:3  %right_border_buf_2_19 = load i8* %right_border_buf_2_16

]]></Node>
<StgValue><ssdm name="right_border_buf_2_19"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1922, i64 1922, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:0  %right_border_buf_0_20 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_20"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:1  %right_border_buf_0_21 = load i8* %right_border_buf_0_15

]]></Node>
<StgValue><ssdm name="right_border_buf_0_21"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:2  %right_border_buf_0_22 = load i8* %right_border_buf_0_16

]]></Node>
<StgValue><ssdm name="right_border_buf_0_22"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:3  %right_border_buf_0_23 = load i8* %right_border_buf_0_17

]]></Node>
<StgValue><ssdm name="right_border_buf_0_23"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:4  %right_border_buf_0_24 = load i8* %right_border_buf_0_18

]]></Node>
<StgValue><ssdm name="right_border_buf_0_24"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:5  %right_border_buf_0_25 = load i8* %right_border_buf_0_19

]]></Node>
<StgValue><ssdm name="right_border_buf_0_25"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:7  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:28  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:29  %col_assign_3_0_t = xor i2 %tmp_137, -1

]]></Node>
<StgValue><ssdm name="col_assign_3_0_t"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:30  %tmp_49 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_20, i8 %right_border_buf_0_21, i8 undef, i2 %col_assign_3_0_t)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:31  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_49

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:33  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:34  %tmp_50 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_22, i8 %right_border_buf_0_23, i8 undef, i2 %col_assign_3_0_t)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:35  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_50

]]></Node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:37  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:38  %tmp_51 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_24, i8 %right_border_buf_0_25, i8 undef, i2 %col_assign_3_0_t)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:39  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_51

]]></Node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit424.i.0.0:0  %tmp_138 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.0.0:0  store i8 %tmp_138, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.0.0:1  br label %._crit_edge409.i.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_428_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.0.1:0  store i8 %tmp_138, i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_428_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.0.1:1  br label %._crit_edge409.i.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.0.2:0  store i8 %tmp_138, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.0.2:1  br label %._crit_edge409.i.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8">
<![CDATA[
.preheader392.i.preheader.0:0  %right_border_buf_0_26 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_26"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8">
<![CDATA[
.preheader392.i.preheader.0:1  %right_border_buf_0_27 = load i8* %right_border_buf_0_16

]]></Node>
<StgValue><ssdm name="right_border_buf_0_27"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8">
<![CDATA[
.preheader392.i.preheader.0:2  %right_border_buf_0_28 = load i8* %right_border_buf_0_18

]]></Node>
<StgValue><ssdm name="right_border_buf_0_28"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.0:3  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.0:4  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:5  %tmp_139 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.0:6  store i8 %tmp_139, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:7  store i8 %right_border_buf_0_28, i8* %right_border_buf_0_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:8  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:9  store i8 %right_border_buf_0_27, i8* %right_border_buf_0_17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:10  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:11  store i8 %right_border_buf_0_26, i8* %right_border_buf_0_15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:12  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.i.preheader.0:13  br label %._crit_edge407.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.0_ifconv:0  %tmp_57 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_0_0_t)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.0_ifconv:1  %src_kernel_win_0_va_23 = select i1 %tmp_37, i8 %tmp_57, i8 %col_buf_0_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_23"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.0_ifconv:2  %tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_0_1_t)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.0_ifconv:3  %src_kernel_win_0_va_24 = select i1 %tmp_37, i8 %tmp_61, i8 %col_buf_0_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_24"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.0_ifconv:4  %tmp_65 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_0_2_t)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.0_ifconv:5  %src_kernel_win_0_va_25 = select i1 %tmp_37, i8 %tmp_65, i8 %col_buf_0_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_25"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:3  %src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_21

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_29"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:4  %src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_22

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_30"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:5  %OP1_V_0_0_cast = zext i8 %src_kernel_win_0_va_30 to i9

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_cast"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:6  %r_V_8 = sub i9 0, %OP1_V_0_0_cast

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="9">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:7  %tmp_472_0_0_cast = sext i9 %r_V_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_472_0_0_cast"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:8  %OP1_V_0_0_1_cast = zext i8 %src_kernel_win_0_va_29 to i10

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_1_cast"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:9  %r_V_8_0_0_1 = mul i10 %OP2_V_0_0_1_cast, %OP1_V_0_0_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_0_0_1"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:10  %tmp_472_0_0_1_cast = sext i10 %r_V_8_0_0_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_472_0_0_1_cast"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:11  %p_Val2_89_0_0_1 = add i11 %tmp_472_0_0_cast, %tmp_472_0_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_89_0_0_1"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:0  %right_border_buf_1_20 = load i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name="right_border_buf_1_20"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:1  %right_border_buf_1_21 = load i8* %right_border_buf_1_15

]]></Node>
<StgValue><ssdm name="right_border_buf_1_21"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:2  %right_border_buf_1_22 = load i8* %right_border_buf_1_16

]]></Node>
<StgValue><ssdm name="right_border_buf_1_22"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:3  %right_border_buf_1_23 = load i8* %right_border_buf_1_17

]]></Node>
<StgValue><ssdm name="right_border_buf_1_23"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:4  %right_border_buf_1_24 = load i8* %right_border_buf_1_18

]]></Node>
<StgValue><ssdm name="right_border_buf_1_24"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:5  %right_border_buf_1_25 = load i8* %right_border_buf_1_19

]]></Node>
<StgValue><ssdm name="right_border_buf_1_25"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.0_ifconv:7  %k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_load"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.0_ifconv:8  %tmp_74 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_20, i8 %right_border_buf_1_21, i8 undef, i2 %col_assign_3_0_t)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:9  %col_buf_1_val_0_0 = select i1 %brmerge, i8 %k_buf_1_val_3_load, i8 %tmp_74

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_0"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.0_ifconv:11  %k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4_load"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.0_ifconv:12  %tmp_75 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_22, i8 %right_border_buf_1_23, i8 undef, i2 %col_assign_3_0_t)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:13  %col_buf_1_val_1_0 = select i1 %brmerge, i8 %k_buf_1_val_4_load, i8 %tmp_75

]]></Node>
<StgValue><ssdm name="col_buf_1_val_1_0"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.0_ifconv:15  %k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_load"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.0_ifconv:16  %tmp_76 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_24, i8 %right_border_buf_1_25, i8 undef, i2 %col_assign_3_0_t)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:17  %col_buf_1_val_2_0 = select i1 %brmerge, i8 %k_buf_1_val_5_load, i8 %tmp_76

]]></Node>
<StgValue><ssdm name="col_buf_1_val_2_0"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit424.i.1.0:0  %tmp_147 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.1.0:0  store i8 %tmp_147, i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.1.0:1  br label %._crit_edge409.i.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_428_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.1.1:0  store i8 %tmp_147, i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_428_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.1.1:1  br label %._crit_edge409.i.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.1.2:0  store i8 %tmp_147, i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.1.2:1  br label %._crit_edge409.i.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8">
<![CDATA[
.preheader392.i.preheader.1:0  %right_border_buf_1_26 = load i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name="right_border_buf_1_26"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8">
<![CDATA[
.preheader392.i.preheader.1:1  %right_border_buf_1_27 = load i8* %right_border_buf_1_16

]]></Node>
<StgValue><ssdm name="right_border_buf_1_27"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8">
<![CDATA[
.preheader392.i.preheader.1:2  %right_border_buf_1_28 = load i8* %right_border_buf_1_18

]]></Node>
<StgValue><ssdm name="right_border_buf_1_28"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.1:3  store i8 %k_buf_1_val_4_load, i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.1:4  store i8 %k_buf_1_val_3_load, i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:5  %tmp_148 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.1:6  store i8 %tmp_148, i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:7  store i8 %right_border_buf_1_28, i8* %right_border_buf_1_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:8  store i8 %col_buf_1_val_2_0, i8* %right_border_buf_1_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:9  store i8 %right_border_buf_1_27, i8* %right_border_buf_1_17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:10  store i8 %col_buf_1_val_1_0, i8* %right_border_buf_1_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:11  store i8 %right_border_buf_1_26, i8* %right_border_buf_1_15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:12  store i8 %col_buf_1_val_0_0, i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.i.preheader.1:13  br label %._crit_edge407.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.1_ifconv:0  %tmp_77 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_10_0_0_t)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.1_ifconv:1  %src_kernel_win_1_va_23 = select i1 %tmp_37, i8 %tmp_77, i8 %col_buf_1_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_23"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.1_ifconv:2  %tmp_78 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_10_0_1_t)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.1_ifconv:3  %src_kernel_win_1_va_24 = select i1 %tmp_37, i8 %tmp_78, i8 %col_buf_1_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_24"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.1_ifconv:4  %tmp_79 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_10_0_2_t)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.1_ifconv:5  %src_kernel_win_1_va_25 = select i1 %tmp_37, i8 %tmp_79, i8 %col_buf_1_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_25"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:3  %src_kernel_win_1_va_29 = load i8* %src_kernel_win_1_va_21

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_29"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:4  %src_kernel_win_1_va_30 = load i8* %src_kernel_win_1_va_22

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_30"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:5  %OP1_V_1_0_cast = zext i8 %src_kernel_win_1_va_30 to i9

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_cast"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:6  %r_V_8_1 = sub i9 0, %OP1_V_1_0_cast

]]></Node>
<StgValue><ssdm name="r_V_8_1"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="9">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:7  %tmp_472_1_0_cast = sext i9 %r_V_8_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_472_1_0_cast"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:8  %OP1_V_1_0_1_cast = zext i8 %src_kernel_win_1_va_29 to i10

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_1_cast"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:9  %r_V_8_1_0_1 = mul i10 %OP2_V_0_0_1_cast, %OP1_V_1_0_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_1_0_1"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:10  %tmp_472_1_0_1_cast = sext i10 %r_V_8_1_0_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_472_1_0_1_cast"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:11  %p_Val2_89_1_0_1 = add i11 %tmp_472_1_0_cast, %tmp_472_1_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_89_1_0_1"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.1_ifconv:0  %right_border_buf_2_20 = load i8* %right_border_buf_2_s

]]></Node>
<StgValue><ssdm name="right_border_buf_2_20"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.1_ifconv:1  %right_border_buf_2_21 = load i8* %right_border_buf_2_13

]]></Node>
<StgValue><ssdm name="right_border_buf_2_21"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.1_ifconv:2  %right_border_buf_2_22 = load i8* %right_border_buf_2_15

]]></Node>
<StgValue><ssdm name="right_border_buf_2_22"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.1_ifconv:4  %k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_load"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.1_ifconv:5  %tmp_86 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_19, i8 %right_border_buf_2_22, i8 undef, i2 %col_assign_3_0_t)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.1_ifconv:6  %col_buf_2_val_0_0 = select i1 %brmerge, i8 %k_buf_2_val_3_load, i8 %tmp_86

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_0"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.1_ifconv:8  %k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4_load"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.1_ifconv:9  %tmp_87 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_18, i8 %right_border_buf_2_21, i8 undef, i2 %col_assign_3_0_t)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.1_ifconv:10  %col_buf_2_val_1_0 = select i1 %brmerge, i8 %k_buf_2_val_4_load, i8 %tmp_87

]]></Node>
<StgValue><ssdm name="col_buf_2_val_1_0"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.1_ifconv:12  %k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_load"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.1_ifconv:13  %tmp_88 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_17, i8 %right_border_buf_2_20, i8 undef, i2 %col_assign_3_0_t)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.1_ifconv:14  %col_buf_2_val_2_0 = select i1 %brmerge, i8 %k_buf_2_val_5_load, i8 %tmp_88

]]></Node>
<StgValue><ssdm name="col_buf_2_val_2_0"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit424.i.2.0:0  %tmp_156 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.2.0:0  store i8 %tmp_156, i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.2.0:1  br label %._crit_edge409.i.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_428_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.2.1:0  store i8 %tmp_156, i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_428_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.2.1:1  br label %._crit_edge409.i.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.2.2:0  store i8 %tmp_156, i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.2.2:1  br label %._crit_edge409.i.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.2:0  store i8 %k_buf_2_val_4_load, i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.2:1  store i8 %k_buf_2_val_3_load, i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:2  %tmp_157 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.2:3  store i8 %tmp_157, i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:4  store i8 %col_buf_2_val_0_0, i8* %right_border_buf_2_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:5  store i8 %right_border_buf_2_19, i8* %right_border_buf_2_15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:6  store i8 %col_buf_2_val_1_0, i8* %right_border_buf_2_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:7  store i8 %right_border_buf_2_18, i8* %right_border_buf_2_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:8  store i8 %col_buf_2_val_2_0, i8* %right_border_buf_2_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:9  store i8 %right_border_buf_2_17, i8* %right_border_buf_2_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.i.preheader.2:10  br label %._crit_edge407.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.2_ifconv:0  %tmp_89 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_10_0_0_t)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.2_ifconv:1  %src_kernel_win_2_va_26 = select i1 %tmp_37, i8 %tmp_89, i8 %col_buf_2_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_26"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.2_ifconv:2  %tmp_90 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_10_0_1_t)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.2_ifconv:3  %src_kernel_win_2_va_27 = select i1 %tmp_37, i8 %tmp_90, i8 %col_buf_2_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_27"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.2_ifconv:4  %tmp_91 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_10_0_2_t)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.2_ifconv:5  %src_kernel_win_2_va_28 = select i1 %tmp_37, i8 %tmp_91, i8 %col_buf_2_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_28"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:3  %src_kernel_win_2_va_32 = load i8* %src_kernel_win_2_va_21

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_32"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:4  %src_kernel_win_2_va_33 = load i8* %src_kernel_win_2_va_22

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_33"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:5  %OP1_V_2_0_cast = zext i8 %src_kernel_win_2_va_33 to i9

]]></Node>
<StgValue><ssdm name="OP1_V_2_0_cast"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:6  %r_V_8_2 = sub i9 0, %OP1_V_2_0_cast

]]></Node>
<StgValue><ssdm name="r_V_8_2"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="9">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:7  %tmp_472_2_0_cast = sext i9 %r_V_8_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_472_2_0_cast"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:8  %OP1_V_2_0_1_cast = zext i8 %src_kernel_win_2_va_32 to i10

]]></Node>
<StgValue><ssdm name="OP1_V_2_0_1_cast"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:9  %r_V_8_2_0_1 = mul i10 %OP2_V_0_0_1_cast, %OP1_V_2_0_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_2_0_1"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:10  %tmp_472_2_0_1_cast = sext i10 %r_V_8_2_0_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_472_2_0_1_cast"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:11  %p_Val2_89_2_0_1 = add i11 %tmp_472_2_0_cast, %tmp_472_2_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_89_2_0_1"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:2  %src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_21

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_33"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:5  %src_kernel_win_1_va_33 = load i8* %src_kernel_win_1_va_21

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_33"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:8  %src_kernel_win_2_va_25 = load i8* %src_kernel_win_2_va_21

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_25"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:10  store i8 %src_kernel_win_2_va_25, i8* %src_kernel_win_2_va_22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:11  store i8 %src_kernel_win_2_va_28, i8* %src_kernel_win_2_va_21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:16  store i8 %src_kernel_win_1_va_33, i8* %src_kernel_win_1_va_22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:17  store i8 %src_kernel_win_1_va_25, i8* %src_kernel_win_1_va_21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:22  store i8 %src_kernel_win_0_va_33, i8* %src_kernel_win_0_va_22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:23  store i8 %src_kernel_win_0_va_25, i8* %src_kernel_win_0_va_21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:0  %src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_26"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:1  %src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_27"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:2  %src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_20

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_28"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:12  %OP1_V_0_0_2_cast = zext i8 %src_kernel_win_0_va_25 to i10

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_2_cast"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:13  %r_V_8_0_0_2 = mul i10 %OP2_V_0_0_2_cast, %OP1_V_0_0_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_0_0_2"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:14  %tmp_472_0_0_2_cast_c = sext i10 %r_V_8_0_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_472_0_0_2_cast_c"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:15  %p_Val2_89_0_0_2 = add i11 %tmp_472_0_0_2_cast_c, %p_Val2_89_0_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_89_0_0_2"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:16  %p_Val2_89_0_0_2_ca = sext i11 %p_Val2_89_0_0_2 to i12

]]></Node>
<StgValue><ssdm name="p_Val2_89_0_0_2_ca"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:17  %OP1_V_0_1_cast = zext i8 %src_kernel_win_0_va_28 to i11

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_cast"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:18  %r_V_8_0_1 = mul i11 %OP2_V_0_1_cast, %OP1_V_0_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_0_1"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:19  %tmp_472_0_1_cast_cas = sext i11 %r_V_8_0_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_472_0_1_cast_cas"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:20  %tmp_140 = trunc i11 %r_V_8_0_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:21  %tmp_141 = trunc i11 %p_Val2_89_0_0_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:22  %p_Val2_89_0_1_1 = add i12 %tmp_472_0_1_cast_cas, %p_Val2_89_0_0_2_ca

]]></Node>
<StgValue><ssdm name="p_Val2_89_0_1_1"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:23  %OP1_V_0_1_2_cast = zext i8 %src_kernel_win_0_va_24 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_2_cast"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:24  %r_V_8_0_1_2 = mul i12 %OP2_V_0_1_2_cast, %OP1_V_0_1_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_0_1_2"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:25  %tmp_142 = trunc i12 %r_V_8_0_1_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:26  %tmp_69 = add i8 %tmp_141, %tmp_140

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:27  %OP1_V_0_2_cast = zext i8 %src_kernel_win_0_va_27 to i10

]]></Node>
<StgValue><ssdm name="OP1_V_0_2_cast"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:28  %r_V_8_0_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_0_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_0_2"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:29  %tmp_143 = trunc i10 %r_V_8_0_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:30  %OP1_V_0_2_1_cast = zext i8 %src_kernel_win_0_va_26 to i11

]]></Node>
<StgValue><ssdm name="OP1_V_0_2_1_cast"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:31  %r_V_8_0_2_1 = mul i11 %OP2_V_0_2_1_cast, %OP1_V_0_2_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_0_2_1"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:32  %tmp_144 = trunc i11 %r_V_8_0_2_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:33  %tmp_472_0_2_2_cast_c = zext i8 %src_kernel_win_0_va_23 to i10

]]></Node>
<StgValue><ssdm name="tmp_472_0_2_2_cast_c"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:35  %tmp4 = add i10 %tmp_472_0_2_2_cast_c, %r_V_8_0_2

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:36  %tmp4_cast = sext i10 %tmp4 to i11

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:37  %tmp3 = add i11 %r_V_8_0_2_1, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:41  %tmp5 = add i8 %tmp_69, %tmp_142

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:42  %tmp7 = add i8 %src_kernel_win_0_va_23, %tmp_144

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:0  %src_kernel_win_1_va_26 = load i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_26"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:1  %src_kernel_win_1_va_27 = load i8* %src_kernel_win_1_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_27"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:2  %src_kernel_win_1_va_28 = load i8* %src_kernel_win_1_va_20

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_28"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:12  %OP1_V_1_0_2_cast = zext i8 %src_kernel_win_1_va_25 to i10

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_2_cast"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:13  %r_V_8_1_0_2 = mul i10 %OP2_V_0_0_2_cast, %OP1_V_1_0_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_1_0_2"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:14  %tmp_472_1_0_2_cast_c = sext i10 %r_V_8_1_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_472_1_0_2_cast_c"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:15  %p_Val2_89_1_0_2 = add i11 %tmp_472_1_0_2_cast_c, %p_Val2_89_1_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_89_1_0_2"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:16  %p_Val2_89_1_0_2_ca = sext i11 %p_Val2_89_1_0_2 to i12

]]></Node>
<StgValue><ssdm name="p_Val2_89_1_0_2_ca"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:17  %OP1_V_1_1_cast = zext i8 %src_kernel_win_1_va_28 to i11

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_cast"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:18  %r_V_8_1_1 = mul i11 %OP2_V_0_1_cast, %OP1_V_1_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_1_1"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:19  %tmp_472_1_1_cast_cas = sext i11 %r_V_8_1_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_472_1_1_cast_cas"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:20  %tmp_149 = trunc i11 %r_V_8_1_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:21  %tmp_150 = trunc i11 %p_Val2_89_1_0_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:22  %p_Val2_89_1_1_1 = add i12 %tmp_472_1_1_cast_cas, %p_Val2_89_1_0_2_ca

]]></Node>
<StgValue><ssdm name="p_Val2_89_1_1_1"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:23  %OP1_V_1_1_2_cast = zext i8 %src_kernel_win_1_va_24 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_2_cast"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:24  %r_V_8_1_1_2 = mul i12 %OP2_V_0_1_2_cast, %OP1_V_1_1_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_1_1_2"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:25  %tmp_151 = trunc i12 %r_V_8_1_1_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:26  %tmp_83 = add i8 %tmp_150, %tmp_149

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:27  %OP1_V_1_2_cast = zext i8 %src_kernel_win_1_va_27 to i10

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_cast"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:28  %r_V_8_1_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_1_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_1_2"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:29  %tmp_152 = trunc i10 %r_V_8_1_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:30  %OP1_V_1_2_1_cast = zext i8 %src_kernel_win_1_va_26 to i11

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_1_cast"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:31  %r_V_8_1_2_1 = mul i11 %OP2_V_0_2_1_cast, %OP1_V_1_2_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_1_2_1"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:32  %tmp_153 = trunc i11 %r_V_8_1_2_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:33  %tmp_472_1_2_2_cast_c = zext i8 %src_kernel_win_1_va_23 to i10

]]></Node>
<StgValue><ssdm name="tmp_472_1_2_2_cast_c"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:35  %tmp12 = add i10 %tmp_472_1_2_2_cast_c, %r_V_8_1_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:36  %tmp12_cast = sext i10 %tmp12 to i11

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:37  %tmp11 = add i11 %r_V_8_1_2_1, %tmp12_cast

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:41  %tmp13 = add i8 %tmp_83, %tmp_151

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:42  %tmp15 = add i8 %src_kernel_win_1_va_23, %tmp_153

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:0  %src_kernel_win_2_va_29 = load i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_29"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:1  %src_kernel_win_2_va_30 = load i8* %src_kernel_win_2_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_30"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:2  %src_kernel_win_2_va_31 = load i8* %src_kernel_win_2_va_20

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_31"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:12  %OP1_V_2_0_2_cast = zext i8 %src_kernel_win_2_va_28 to i10

]]></Node>
<StgValue><ssdm name="OP1_V_2_0_2_cast"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:13  %r_V_8_2_0_2 = mul i10 %OP2_V_0_0_2_cast, %OP1_V_2_0_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_2_0_2"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:14  %tmp_472_2_0_2_cast_c = sext i10 %r_V_8_2_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_472_2_0_2_cast_c"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:15  %p_Val2_89_2_0_2 = add i11 %tmp_472_2_0_2_cast_c, %p_Val2_89_2_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_89_2_0_2"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:16  %p_Val2_89_2_0_2_ca = sext i11 %p_Val2_89_2_0_2 to i12

]]></Node>
<StgValue><ssdm name="p_Val2_89_2_0_2_ca"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:17  %OP1_V_2_1_cast = zext i8 %src_kernel_win_2_va_31 to i11

]]></Node>
<StgValue><ssdm name="OP1_V_2_1_cast"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:18  %r_V_8_2_1 = mul i11 %OP2_V_0_1_cast, %OP1_V_2_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_2_1"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:19  %tmp_472_2_1_cast_cas = sext i11 %r_V_8_2_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_472_2_1_cast_cas"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:20  %tmp_158 = trunc i11 %r_V_8_2_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:21  %tmp_159 = trunc i11 %p_Val2_89_2_0_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:22  %p_Val2_89_2_1_1 = add i12 %tmp_472_2_1_cast_cas, %p_Val2_89_2_0_2_ca

]]></Node>
<StgValue><ssdm name="p_Val2_89_2_1_1"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:23  %OP1_V_2_1_2_cast = zext i8 %src_kernel_win_2_va_27 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_2_1_2_cast"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:24  %r_V_8_2_1_2 = mul i12 %OP2_V_0_1_2_cast, %OP1_V_2_1_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_2_1_2"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:25  %tmp_160 = trunc i12 %r_V_8_2_1_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:26  %tmp_92 = add i8 %tmp_159, %tmp_158

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:27  %OP1_V_2_2_cast = zext i8 %src_kernel_win_2_va_30 to i10

]]></Node>
<StgValue><ssdm name="OP1_V_2_2_cast"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:28  %r_V_8_2_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_2_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_2_2"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:29  %tmp_161 = trunc i10 %r_V_8_2_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:30  %OP1_V_2_2_1_cast = zext i8 %src_kernel_win_2_va_29 to i11

]]></Node>
<StgValue><ssdm name="OP1_V_2_2_1_cast"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:31  %r_V_8_2_2_1 = mul i11 %OP2_V_0_2_1_cast, %OP1_V_2_2_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_2_2_1"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:32  %tmp_162 = trunc i11 %r_V_8_2_2_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:33  %tmp_472_2_2_2_cast_c = zext i8 %src_kernel_win_2_va_26 to i10

]]></Node>
<StgValue><ssdm name="tmp_472_2_2_2_cast_c"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:35  %tmp20 = add i10 %tmp_472_2_2_2_cast_c, %r_V_8_2_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:36  %tmp20_cast = sext i10 %tmp20 to i11

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:37  %tmp19 = add i11 %r_V_8_2_2_1, %tmp20_cast

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:41  %tmp21 = add i8 %tmp_92, %tmp_160

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:42  %tmp23 = add i8 %src_kernel_win_2_va_26, %tmp_162

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:0  %src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_31"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:1  %src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_32"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:3  %src_kernel_win_1_va_31 = load i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_31"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:4  %src_kernel_win_1_va_32 = load i8* %src_kernel_win_1_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_32"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:6  %src_kernel_win_2_va_23 = load i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_23"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:7  %src_kernel_win_2_va_24 = load i8* %src_kernel_win_2_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_24"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge414.i.2:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:12  store i8 %src_kernel_win_2_va_24, i8* %src_kernel_win_2_va_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:13  store i8 %src_kernel_win_2_va_27, i8* %src_kernel_win_2_va_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:14  store i8 %src_kernel_win_2_va_23, i8* %src_kernel_win_2_va_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:15  store i8 %src_kernel_win_2_va_26, i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:18  store i8 %src_kernel_win_1_va_32, i8* %src_kernel_win_1_va_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:19  store i8 %src_kernel_win_1_va_24, i8* %src_kernel_win_1_va_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:20  store i8 %src_kernel_win_1_va_31, i8* %src_kernel_win_1_va_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:21  store i8 %src_kernel_win_1_va_23, i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:24  store i8 %src_kernel_win_0_va_32, i8* %src_kernel_win_0_va_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:25  store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:26  store i8 %src_kernel_win_0_va_31, i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:27  store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge414.i.2:28  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="476" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:34  %tmp2 = add i12 %r_V_8_0_1_2, %p_Val2_89_0_1_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:38  %tmp3_cast = sext i11 %tmp3 to i12

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:39  %p_Val2_27 = add i12 %tmp2, %tmp3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:40  %isneg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_27, i32 11)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:43  %tmp6 = add i8 %tmp_143, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:44  %p_Val2_7 = add i8 %tmp5, %tmp6

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:45  %tmp_72 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_27, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:46  %tmp_i_i = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:47  %not_i_i_i = icmp ne i4 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="not_i_i_i"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:48  %overflow = and i1 %not_i_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:49  %p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="p_mux_i_i_cast"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:50  %tmp_i_i_104 = or i1 %isneg, %overflow

]]></Node>
<StgValue><ssdm name="tmp_i_i_104"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:51  %p_Val2_33 = select i1 %tmp_i_i_104, i8 %p_mux_i_i_cast, i8 %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:34  %tmp10 = add i12 %r_V_8_1_1_2, %p_Val2_89_1_1_1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:38  %tmp11_cast = sext i11 %tmp11 to i12

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:39  %p_Val2_29 = add i12 %tmp10, %tmp11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:40  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_29, i32 11)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:43  %tmp14 = add i8 %tmp_152, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:44  %p_Val2_8 = add i8 %tmp13, %tmp14

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:45  %tmp_85 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_29, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:46  %tmp_i_i4 = xor i1 %isneg_1, true

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:47  %not_i_i_i5 = icmp ne i4 %tmp_85, 0

]]></Node>
<StgValue><ssdm name="not_i_i_i5"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:48  %overflow_1 = and i1 %not_i_i_i5, %tmp_i_i4

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:49  %p_mux_i_i7_cast = select i1 %tmp_i_i4, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="p_mux_i_i7_cast"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:50  %tmp_i_i8 = or i1 %isneg_1, %overflow_1

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:51  %p_Val2_34 = select i1 %tmp_i_i8, i8 %p_mux_i_i7_cast, i8 %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:34  %tmp18 = add i12 %r_V_8_2_1_2, %p_Val2_89_2_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:38  %tmp19_cast = sext i11 %tmp19 to i12

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:39  %p_Val2_s = add i12 %tmp18, %tmp19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:40  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)

]]></Node>
<StgValue><ssdm name="isneg_2"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:43  %tmp22 = add i8 %tmp_161, %tmp23

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:44  %p_Val2_31 = add i8 %tmp21, %tmp22

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:45  %tmp_93 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_s, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:46  %tmp_i_i1 = xor i1 %isneg_2, true

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:47  %not_i_i_i1 = icmp ne i4 %tmp_93, 0

]]></Node>
<StgValue><ssdm name="not_i_i_i1"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:48  %overflow_2 = and i1 %not_i_i_i1, %tmp_i_i1

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:49  %p_mux_i_i16_cast = select i1 %tmp_i_i1, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="p_mux_i_i16_cast"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:50  %tmp_i_i1_105 = or i1 %isneg_2, %overflow_2

]]></Node>
<StgValue><ssdm name="tmp_i_i1_105"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:51  %p_Val2_35 = select i1 %tmp_i_i1_105, i8 %p_mux_i_i16_cast, i8 %p_Val2_31

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="515" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:52  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_Val2_33)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0:53  br label %._crit_edge414.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:52  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_Val2_34)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1:53  br label %._crit_edge414.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:52  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_Val2_35)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2:53  br label %._crit_edge414.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="521" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
