Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Nov 20 12:41:51 2024
| Host         : yoga716 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file Mercury_XU5_PE1_utilization_placed.rpt -pb Mercury_XU5_PE1_utilization_placed.pb
| Design       : Mercury_XU5_PE1
| Device       : xczu2eg-sfvc784-1-i
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 11301 |     0 |          0 |     47232 | 23.93 |
|   LUT as Logic             | 10435 |     0 |          0 |     47232 | 22.09 |
|   LUT as Memory            |   866 |     0 |          0 |     28800 |  3.01 |
|     LUT as Distributed RAM |   596 |     0 |            |           |       |
|     LUT as Shift Register  |   270 |     0 |            |           |       |
| CLB Registers              | 16291 |     2 |          0 |     94464 | 17.25 |
|   Register as Flip Flop    | 16290 |     2 |          0 |     94464 | 17.24 |
|   Register as Latch        |     0 |     0 |          0 |     94464 |  0.00 |
|   Register as AND/OR       |     1 |     0 |          0 |     94464 | <0.01 |
| CARRY8                     |    69 |     0 |          0 |      8820 |  0.78 |
| F7 Muxes                   |   508 |     0 |          0 |     35280 |  1.44 |
| F8 Muxes                   |   184 |     0 |          0 |     17640 |  1.04 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 173   |          Yes |           - |          Set |
| 407   |          Yes |           - |        Reset |
| 389   |          Yes |         Set |            - |
| 15321 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2858 |     0 |          0 |      8820 | 32.40 |
|   CLBL                                     |  1711 |     0 |            |           |       |
|   CLBM                                     |  1147 |     0 |            |           |       |
| LUT as Logic                               | 10435 |     0 |          0 |     47232 | 22.09 |
|   using O5 output only                     |   330 |       |            |           |       |
|   using O6 output only                     |  7056 |       |            |           |       |
|   using O5 and O6                          |  3049 |       |            |           |       |
| LUT as Memory                              |   866 |     0 |          0 |     28800 |  3.01 |
|   LUT as Distributed RAM                   |   596 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    16 |       |            |           |       |
|     using O5 and O6                        |   580 |       |            |           |       |
|   LUT as Shift Register                    |   270 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   227 |       |            |           |       |
|     using O5 and O6                        |    43 |       |            |           |       |
| CLB Registers                              | 16291 |     0 |          0 |     94464 | 17.25 |
|   Register driven from within the CLB      |  7005 |       |            |           |       |
|   Register driven from outside the CLB     |  9286 |       |            |           |       |
|     LUT in front of the register is unused |  7053 |       |            |           |       |
|     LUT in front of the register is used   |  2233 |       |            |           |       |
| Unique Control Sets                        |   953 |       |          0 |     17640 |  5.40 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 25.5 |     0 |          0 |       150 | 17.00 |
|   RAMB36/FIFO*    |   25 |     0 |          0 |       150 | 16.67 |
|     RAMB36E2 only |   25 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |       300 |  0.33 |
|     RAMB18E2 only |    1 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    3 |     0 |          0 |       240 |  1.25 |
|   DSP48E2 only |    3 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  195 |   195 |          0 |       252 | 77.38 |
| HPIOB_M          |   60 |    60 |          0 |        72 | 83.33 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   11 |       |            |           |       |
|   BIDIR          |   48 |       |            |           |       |
| HPIOB_S          |   59 |    59 |          0 |        72 | 81.94 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   12 |       |            |           |       |
|   BIDIR          |   46 |       |            |           |       |
| HDIOB_M          |   34 |    34 |          0 |        48 | 70.83 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |   28 |       |            |           |       |
| HDIOB_S          |   35 |    35 |          0 |        48 | 72.92 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    5 |       |            |           |       |
|   BIDIR          |   27 |       |            |           |       |
| HPIOB_SNGL       |    7 |     7 |          0 |        12 | 58.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    7 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    3 |     3 |          0 |        72 |  4.17 |
|   DIFFINBUF      |    3 |     3 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    8 |     0 |          0 |        24 | 33.33 |
| BITSLICE_RX_TX   |   45 |    45 |          0 |       936 |  4.81 |
|   RXTX_BITSLICE  |   45 |    45 |            |           |       |
| BITSLICE_TX      |    8 |     0 |          0 |        24 | 33.33 |
| RIU_OR           |    4 |     0 |          0 |        12 | 33.33 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   18 |     0 |          0 |       196 |  9.18 |
|   BUFGCE             |   11 |     0 |          0 |        88 | 12.50 |
|   BUFGCE_DIV         |    1 |     0 |          0 |        12 |  8.33 |
|   BUFG_PS            |    2 |     0 |          0 |        72 |  2.78 |
|   BUFGCTRL*          |    2 |     0 |          0 |        24 |  8.33 |
| PLL                  |    1 |     0 |          0 |         6 | 16.67 |
| MMCM                 |    2 |     1 |          0 |         3 | 66.67 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    1 |     1 |          0 |         1 | 100.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 15321 |            Register |
| LUT6             |  4172 |                 CLB |
| LUT3             |  3165 |                 CLB |
| LUT5             |  2420 |                 CLB |
| LUT4             |  2207 |                 CLB |
| LUT2             |  1031 |                 CLB |
| RAMD32           |   944 |                 CLB |
| MUXF7            |   508 |                 CLB |
| LUT1             |   489 |                 CLB |
| FDCE             |   407 |            Register |
| FDSE             |   389 |            Register |
| RAMS32           |   216 |                 CLB |
| SRLC32E          |   209 |                 CLB |
| MUXF8            |   184 |                 CLB |
| FDPE             |   173 |            Register |
| IBUFCTRL         |   146 |              Others |
| INBUF            |   143 |                 I/O |
| SRL16E           |   104 |                 CLB |
| CARRY8           |    69 |                 CLB |
| OBUF             |    46 |                 I/O |
| RXTX_BITSLICE    |    45 |                 I/O |
| RAMB36E2         |    25 |            BLOCKRAM |
| OBUFT_DCIEN      |    18 |                 I/O |
| RAMD64E          |    16 |                 CLB |
| BUFGCE           |    11 |               Clock |
| TX_BITSLICE_TRI  |     8 |                 I/O |
| BITSLICE_CONTROL |     8 |                 I/O |
| OBUFT            |     7 |                 I/O |
| OSERDESE3        |     6 |                 I/O |
| IDDRE1           |     5 |            Register |
| RIU_OR           |     4 |                 I/O |
| INV              |     3 |                 CLB |
| DSP48E2          |     3 |          Arithmetic |
| DIFFINBUF        |     3 |                 I/O |
| MMCME4_ADV       |     2 |               Clock |
| HPIO_VREF        |     2 |                 I/O |
| BUFG_PS          |     2 |               Clock |
| BUFGCTRL         |     2 |               Clock |
| SYSMONE4         |     1 |            Advanced |
| RAMB18E2         |     1 |            BLOCKRAM |
| PS8              |     1 |            Advanced |
| PLLE4_ADV        |     1 |               Clock |
| BUFGCE_DIV       |     1 |               Clock |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| dbg_hub                             |    1 |
| Mercury_XU5_zynq_ultra_ps_e_0       |    1 |
| Mercury_XU5_system_management_wiz_0 |    1 |
| Mercury_XU5_smartconnect_00_0       |    1 |
| Mercury_XU5_reg_bank_0_0            |    1 |
| Mercury_XU5_ps_sys_rst_0            |    1 |
| Mercury_XU5_led_0                   |    1 |
| Mercury_XU5_ddr4_sys_rst_0          |    1 |
| Mercury_XU5_ddr4_0_phy              |    1 |
| Mercury_XU5_ddr4_0                  |    1 |
| Mercury_XU5_clk_wiz_0_0             |    1 |
| Mercury_XU5_auto_cc_0               |    1 |
+-------------------------------------+------+


