<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:BN522:@XP_HELP">BN522</a> : <!@TM:0> | Property syn_clock_priority is not supported for this target technology</font> 
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\ram_fsm.vhd:16:22:16:30:@W:MT529:@XP_MSG">ram_fsm.vhd(16)</a><!@TM:0> | Found inferred clock rcb|clk which controls 151 sequential elements including ram_state_machine.data_del[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

</pre></samp></body></html>
