
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ipc1_public/client_001.champsimtrace.xz
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 0 Entangling TLB prefetcher
cpu0_L1D next line prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2697742 heartbeat IPC: 3.7068 cumulative IPC: 3.7068 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5630805 heartbeat IPC: 3.40941 cumulative IPC: 3.55189 (Simulation time: 0 hr 0 min 51 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6886409 (Simulation time: 0 hr 1 min 2 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 10733972 heartbeat IPC: 1.95957 cumulative IPC: 1.29952 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 18021170 heartbeat IPC: 1.37227 cumulative IPC: 1.34713 (Simulation time: 0 hr 2 min 14 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23895999 heartbeat IPC: 1.70218 cumulative IPC: 1.46976 (Simulation time: 0 hr 2 min 54 sec) 
Finished CPU 0 instructions: 25000000 cycles: 17009590 cumulative IPC: 1.46976 (Simulation time: 0 hr 2 min 54 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.46976 instructions: 25000000 cycles: 17009590
cpu0_DTLB TOTAL     ACCESS:    5140320  HIT:    5002829  MISS:     137491
cpu0_DTLB LOAD      ACCESS:    3840186  HIT:    3708526  MISS:     131660
cpu0_DTLB RFO       ACCESS:    1300134  HIT:    1294303  MISS:       5831
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.1553 cycles
cpu0_ITLB TOTAL     ACCESS:    1577558  HIT:    1549140  MISS:      28418
cpu0_ITLB LOAD      ACCESS:    1577558  HIT:    1549140  MISS:      28418
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.0541 cycles
cpu0_L1I TOTAL     ACCESS:    2166437  HIT:    2018853  MISS:     147584
cpu0_L1I LOAD      ACCESS:    2166437  HIT:    2018853  MISS:     147584
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 21.7645 cycles
cpu0_STLB TOTAL     ACCESS:     165909  HIT:     163630  MISS:       2279
cpu0_STLB LOAD      ACCESS:     160078  HIT:     158169  MISS:       1909
cpu0_STLB RFO       ACCESS:       5831  HIT:       5461  MISS:        370
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:     187436  ISSUED:        128  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 80.4871 cycles
cpu0_L1D TOTAL     ACCESS:    9561207  HIT:    8841204  MISS:     720003
cpu0_L1D LOAD      ACCESS:    3870467  HIT:    3521020  MISS:     349447
cpu0_L1D RFO       ACCESS:    1989305  HIT:    1948367  MISS:      40938
cpu0_L1D PREFETCH  ACCESS:    3699180  HIT:    3370184  MISS:     328996
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2255  HIT:       1633  MISS:        622
cpu0_L1D PREFETCH  REQUESTED:    3912286  ISSUED:    3829300  USEFUL:     194427  USELESS:     150620
cpu0_L1D AVERAGE MISS LATENCY: 55.4198 cycles
cpu0_L2C TOTAL     ACCESS:     969251  HIT:     702632  MISS:     266619
cpu0_L2C LOAD      ACCESS:     481660  HIT:     359052  MISS:     122608
cpu0_L2C RFO       ACCESS:      40219  HIT:      14011  MISS:      26208
cpu0_L2C PREFETCH  ACCESS:     345060  HIT:     227460  MISS:     117600
cpu0_L2C WRITEBACK ACCESS:     101690  HIT:     101552  MISS:        138
cpu0_L2C TRANSLATION ACCESS:        622  HIT:        557  MISS:         65
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 131.942 cycles
LLC TOTAL     ACCESS:     331106  HIT:     237479  MISS:      93627
LLC LOAD      ACCESS:     122607  HIT:      88561  MISS:      34046
LLC RFO       ACCESS:      26208  HIT:       4325  MISS:      21883
LLC PREFETCH  ACCESS:     117600  HIT:      80107  MISS:      37493
LLC WRITEBACK ACCESS:      64626  HIT:      64444  MISS:        182
LLC TRANSLATION ACCESS:         65  HIT:         42  MISS:         23
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 315.953 cycles
CPU 0 TLB Entangling prefetcher final stats
ACCESS:0 HIT:0 MISS:0
IP accesses: 5550 5550000 2409 / 160078
IP misses: 18 18000 10 / 1909
IP hits: 0 0 0 / 0
IP late: 6087 6087000 1 / 2
IP wrong: 0 0 0 / 0
miss rate: 0.0119254
coverage: 0
coverage_late: 0.00104767
accuracy: 0
accuracy_late: 1
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 464
max bb size: 26
formats: 352 102 599 308 137 184 0 
hist_lookups: 2289 1487 270 111 56 35 28 27 29 17 7 7 3 2 0 0 6 32 
hist_lookups_evict: 0.136178 %
hist_lookups_shortlat: 0.726282 %
bb_found_hist: 0 24812 2479 793 305 271 102 144 94 8 0 0 0 0 0 0 
bb_found_summary: 37168 29008 1.2813
entangled_found_hist: 0 40594 14629 18904 920 156 0 0 
entangled_found_summary: 131024 75203 1.74227
bb_ent_found_hist: 0 13257 1061 785 210 0 18 6 76 13 0 0 0 0 0 0 
bb_ent_found_summary: 19449 15426 1.26079

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      20534  ROW_BUFFER_MISS:      72856
 DBUS AVG_CONGESTED_CYCLE:    3.88496
 WQ ROW_BUFFER_HIT:       5649  ROW_BUFFER_MISS:      41802  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.4623% MPKI: 9.58692 Average ROB Occupancy at Mispredict: 183.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00684
BRANCH_INDIRECT: 0.1394
BRANCH_CONDITIONAL: 8.57544
BRANCH_DIRECT_CALL: 0.00968
BRANCH_INDIRECT_CALL: 0.7376
BRANCH_RETURN: 0.11796

