*****************************************************************

  Device    [APPFF]

  Author    [jblu]

  Abstract  [The Prim Device Of CLMA or CLMS]

  Revision History:

********************************************************************************/
prim
device APPFF
{
    parameter
    (  
        config string CP_RS_MODE    = "SYNC", 
        config string CP_GRS_EN     = "TRUE",  
        config bit    CP_FFAPP_INIT = 1'b1 ,
        config string CP_FFAPP_RS   = "SET" 
        
    );
    port 
    ( 
        // Input Ports of APPFF      
        input  D,
        input  CE,
        input  CLK,
        input  RS,   
        
        // Output Ports for APPFF
        output Q
    );

};

/**Device***********************************************************************

  Device    [APPFF]

  Abstract  [This specified how to propagate the input signal to the outputs based on
             configuration]

  Revision History:

********************************************************************************/
propagation pop of APPFF
{
    propagate ( D   |-> Q );
    propagate ( RS  |-> Q );
    propagate ( CE  |-> Q );
    propagate ( CLK |-> Q );
}; // end of propagation for FF

/**Device***********************************************************************

  Device    [APPFF]

  Author    [kongbiao]

  Abstract  []

  Revision History:

********************************************************************************/

timing ff_tnl of APPFF
{
    if(CP_RS_MODE == "SYNC")
    {
        operator V_FFSYN FF
            parameter map 
            (
                GRS_EN    =>  CP_GRS_EN,
                SET_RESET =>  CP_FFAPP_RS,
                //INIT      => (CP_FFAPP_INIT == 1'b1) ? "HIGH" : "LOW",
                LRS_EN    => "TRUE"
            )
            port map 
            (
               Q => Q,
               D => D, 
               SR => RS, 
               CK => CLK, 
               CE => CE
            ); 
    }
    else if(CP_RS_MODE == "ASYNC")
    {
        operator V_FFASYN FF
            parameter map 
            (
                GRS_EN    =>  CP_GRS_EN,
                SET_RESET =>  CP_FFAPP_RS,
                //INIT      => (CP_FFAPP_INIT == 1'b1) ? "HIGH" : "LOW",
                LRS_EN    => "TRUE"
            )
            port map 
            (
               Q => Q,
               D => D, 
               SR => RS, 
               CK => CLK, 
               CE => CE
            ); 
    } 
    else
    {
        error("Illegal configuration to generate timing model");
    }
}; // End of timing netlist for APPFF
