Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 24 16:38:47 2020
| Host         : DESKTOP-U2J9HLS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ov_carplate_wrapper_control_sets_placed.rpt
| Design       : ov_carplate_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1629 |
|    Minimum number of control sets                        |  1629 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  4054 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1629 |
| >= 0 to < 4        |    58 |
| >= 4 to < 6        |   268 |
| >= 6 to < 8        |    65 |
| >= 8 to < 10       |   167 |
| >= 10 to < 12      |   154 |
| >= 12 to < 14      |    84 |
| >= 14 to < 16      |    62 |
| >= 16              |   771 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5965 |         1387 |
| No           | No                    | Yes                    |              42 |            8 |
| No           | Yes                   | No                     |            2709 |          835 |
| Yes          | No                    | No                     |           28550 |         7011 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |           10588 |         2607 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                                                           Enable Signal                                                                                                                           |                                                                                                                                  Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_by_7_U/U_ov_carplate_v_mix_0_0_fifo_w32_d3_A_ram/shiftReg_ce                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_420_to_42279_U0/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                          | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                         |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                          | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                              | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                     |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_10[0]                                                                                        | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                               |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_0_2_U/Resize_opr_linearbkb_ram_U/icmp_ln2403_reg_30710                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/sext_ln2401_reg_20820                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/sext_ln2401_reg_20820                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                         |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd2dre_valid_reg                                  |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_0_2_U/Resize_opr_linearbkb_ram_U/sext_ln2401_reg_30160                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                              | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                     |                1 |              1 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/dilate1_cols_V_c_U/U_fifo_w12_d8_A_ram/shiftReg_ce                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                               | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                               |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate5_cols_V_c_U/U_fifo_w10_d12_A_ram/shiftReg_ce                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/gen_master_slots[10].reg_slice_mi/reset                                                                                                                                |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                               | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                               |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                 |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_by_6_U/U_ov_carplate_v_mix_0_0_fifo_w32_d3_A_ram/shiftReg_ce                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/sel                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/erode_blur_cols_V_c_U/U_fifo_w12_d7_A_ram/shiftReg_ce                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/internal_full_n_reg                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/resize_dilate_cols_V_1_U/U_fifo_w12_d14_A_ram/shiftReg_ce                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate2_cols_V_c_U/U_fifo_w10_d8_A_ram/shiftReg_ce                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/dilate_copy2_cols_V_s_U/U_fifo_w10_d14_A_ram/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/sub_ln703_3_reg_1186_reg0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                        |                1 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                               | ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                               |                1 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                1 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                1 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                1 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                2 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                        |                1 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_dma_0/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                       |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                          | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                                |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/ap_CS_fsm_state2                                                                                                                                                                                             | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/bias2_V_U/Fullc2_Cal_bias2_V_rom_U/q0[3]_i_1_n_5                                                                                                                                                                              |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool1_Cal_fu_383/i_0_reg_156[4]_i_2_n_5                                                                                                                                                                                        | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool1_Cal_fu_383/i_0_reg_156                                                                                                                                                                                                                    |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                             | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                   |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                    | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                         |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                       | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]                                                                   | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]                                                                   | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]                                                                   | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]                                                                   | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]                                                                   | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool2_Cal_fu_391/Q[0]                                                                                                                                                                                                          | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool2_Cal_fu_391/j_0_reg_164                                                                                                                                                                                                                    |                3 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_44483_U0/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_420_to_42282_U0/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/start_for_v_mix_ceOg_U/mOutPtr[3]_i_1__1_n_2                                                                                                                                                                                           | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_yuv2rgb84_U0/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                          | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                           |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                        |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                              | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]                                                | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_burst_dbeat_cntr_reg[3][0]                       |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  cmos_pclk_i_0_IBUF_BUFG                           |                                                                                                                                                                                                                                                                   | ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                         |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                         | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/out_d3_0_reg_2760                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                         | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  cmos_pclk_i_0_IBUF_BUFG                           | ov_carplate_i/OV5640_DRIVE_0/inst/cmos_fps[3]_i_1_n_0                                                                                                                                                                                                             | ov_carplate_i/OV5640_DRIVE_0/inst/rgb2[4]_i_1_n_0                                                                                                                                                                                                                                  |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                        | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                     | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/plate_cols_V_c_U/mOutPtr[3]_i_1__0_n_1                                                                                                                                                                                                   | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                            | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/plate_rows_V_c_U/mOutPtr[3]_i_1_n_1                                                                                                                                                                                                      | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                     | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_c_U/U_ov_carplate_v_mix_0_0_fifo_w32_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_by_U/U_ov_carplate_v_mix_0_0_fifo_w32_d2_A_ram/shiftReg_ce                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                                               | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                   | ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                     |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerStartY_1_s_U/mOutPtr[3]_i_1_n_2                                                                                                                                                                                             | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerStartX_1_s_U/mOutPtr[3]_i_1__0_n_2                                                                                                                                                                                          | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state3                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/shiftReg_ce_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                   | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/rdata[3]_i_1_n_5                                                                                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/shiftReg_ce_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[4]_0[0]                                                                                                                                               | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/shiftReg_ce                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                          | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                              | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                              | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                             | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                  | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                          |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                           | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                               | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                  | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                          | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/standard_plate_cols_1_U/U_fifo_w9_d5_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                              | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                               | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                  | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                         |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                  | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                              | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                             | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                          | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                           |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/standard_plate_cols_1_U/mOutPtr[3]_i_1__2_n_1                                                                                                                                                                                            | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                              | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                      |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/standard_plate_rows_1_U/U_fifo_w7_d5_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/standard_plate_rows_1_U/mOutPtr[3]_i_1__1_n_1                                                                                                                                                                                            | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/start_for_Resize2Ee0_U/mOutPtr[3]_i_1__18_n_1                                                                                                                                                                                            | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/start_for_Resize_U0_U/mOutPtr[3]_i_1__3_n_1                                                                                                                                                                                              | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/start_for_Dilate2DeQ_U/mOutPtr[3]_i_1__19_n_1                                                                                                                                                                                            | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/resize_dilate_rows_V_1_U/U_fifo_w11_d14_A_ram/shiftReg_ce                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/resize_dilate_cols_V_U/U_fifo_w12_d2_A_ram/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[8].w_issuing_cnt_reg[67][0]                                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate2_rows_V_c_U/mOutPtr[3]_i_1__6_n_1                                                                                                                                                                                                | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate2_rows_V_c_U/U_fifo_w9_d8_A_ram/shiftReg_ce                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate2_cols_V_c_U/mOutPtr[3]_i_1__7_n_1                                                                                                                                                                                                | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                 |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate2_cols_V_c58_U/U_fifo_w10_d2_A_ram/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/erode_blur_rows_V_c_U/mOutPtr[3]_i_1__2_n_1                                                                                                                                                                                              | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/erode_blur_rows_V_c_U/U_fifo_w11_d7_A_ram/shiftReg_ce                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/erode_blur_cols_V_c_U/mOutPtr[3]_i_1__3_n_1                                                                                                                                                                                              | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/dilate_copy2_rows_V_s_U/U_fifo_w9_d14_A_ram/shiftReg_ce                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[6].w_issuing_cnt_reg[51][0]                                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/dilate1_rows_V_c_U/U_fifo_w11_d8_A_ram/shiftReg_ce                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/dilate1_cols_V_c_U/mOutPtr[3]_i_1__5_n_1                                                                                                                                                                                                 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                   |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/dilate1_rows_V_c_U/mOutPtr[3]_i_1__4_n_1                                                                                                                                                                                                 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                      | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/top_sdiv_44ns_28smb6_U83/top_sdiv_44ns_28smb6_div_U/start0                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[9].w_issuing_cnt_reg[75][0]                                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/top_sdiv_44ns_28smb6_U83/top_sdiv_44ns_28smb6_div_U/start0                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[5].w_issuing_cnt_reg[43][0]                                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_CS_fsm_state4                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/In_Range_U0/icmp_ln126_1_reg_2930                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_CS_fsm_state17                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_NS_fsm18_out                                                                                                                                                                                               | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/col_0_reg_221                                                                                                                                                                                                                  |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                  |                2 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/and_ln118_9_reg_1182[0]_i_1_n_1                                                                                                                                                                                             | ov_carplate_i/top_0/inst/Dilate205_U0/x_reg_1186[5]_i_1__2_n_1                                                                                                                                                                                                                     |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_NS_fsm19_out                                                                                                                                                                                               | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/row_0_reg_210                                                                                                                                                                                                                  |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_CS_fsm_state16                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_NS_fsm1                                                                                                                                                                                                    | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/j2_0_reg_265                                                                                                                                                                                                                   |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_CS_fsm_state5                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_NS_fsm14_out                                                                                                                                                                                               | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_NS_fsm112_out                                                                                                                                                                                                               |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/j2_0_reg_2650                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                          | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                                |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_1/s04_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/ap_CS_fsm_state3                                                                                                                                                                          | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/m_7_reg_577[46]_i_1_n_5                                                                                                                                                                                    |                3 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/ap_CS_fsm_state3                                                                                                                                                                          | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/m_7_reg_577[30]_i_1_n_5                                                                                                                                                                                    |                3 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                        | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                       | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                  | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/box_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_NS_fsm18_out                                                                                                                                                                                               | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/row_0_reg_197                                                                                                                                                                                                                  |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/and_ln118_reg_8310                                                                                                                                                                                                              | ov_carplate_i/top_0/inst/Erode_U0/k_buf_0_val_3_addr_reg_847[6]_i_1_n_1                                                                                                                                                                                                            |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/pre_fy_0_fu_210[15]_i_1__0_n_1                                                                                                                                                                    | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/pre_fy_0_fu_210[8]_i_1__0_n_1                                                                                                                                                                                      |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                          |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/dilate_copy2_cols_V_s_U/mOutPtr[4]_i_1__5_n_1                                                                                                                                                                                            | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/dilate_copy2_rows_V_s_U/mOutPtr[4]_i_1__6_n_1                                                                                                                                                                                            | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate3_cols_V_c_U/mOutPtr[4]_i_1__16_n_1                                                                                                                                                                                               | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate3_rows_V_c_U/mOutPtr[4]_i_1__17_n_1                                                                                                                                                                                               | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                      |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                       | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                      |                3 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate4_cols_V_c_U/mOutPtr[4]_i_1__14_n_1                                                                                                                                                                                               | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate4_rows_V_c_U/mOutPtr[4]_i_1__15_n_1                                                                                                                                                                                               | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                  | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate5_cols_V_c_U/mOutPtr[4]_i_1__12_n_1                                                                                                                                                                                               | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                         | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                                          |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate5_rows_V_c_U/mOutPtr[4]_i_1__13_n_1                                                                                                                                                                                               | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/resize_dilate_cols_V_1_U/mOutPtr[4]_i_1__3_n_1                                                                                                                                                                                           | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/resize_dilate_rows_V_1_U/mOutPtr[4]_i_1__4_n_1                                                                                                                                                                                           | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool1_Cal_fu_383/grp_Pool1_Cal_fu_383_layer3_V_ce0                                                                                                                                                                             | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool1_Cal_fu_383/j_0_reg_168                                                                                                                                                                                                                    |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/start_for_Add_RecHfu_U/mOutPtr[4]_i_1__11_n_1                                                                                                                                                                                            | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                    |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                        | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                           | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                                                        |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                    | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool2_Cal_fu_391/ap_NS_fsm11_out                                                                                                                                                                                               | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool2_Cal_fu_391/in_d_0_reg_141                                                                                                                                                                                                                 |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/start_for_Dilate2Ffa_U/mOutPtr[4]_i_1__10_n_1                                                                                                                                                                                            | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/start_for_Dilate2Gfk_U/mOutPtr[4]_i_1__9_n_1                                                                                                                                                                                             | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool2_Cal_fu_391/ap_CS_fsm_state2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/start_for_Dilate_U0_U/mOutPtr[4]_i_1__8_n_1                                                                                                                                                                                              | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_CS_fsm_state4                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/start_for_Resize_U0_U/mOutPtr[4]_i_1__7_n_1                                                                                                                                                                                              | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_CS_fsm_state6                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/xleft_c_U/mOutPtr[4]_i_1__2_n_1                                                                                                                                                                                                          | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/xright_c_U/mOutPtr[4]_i_1__1_n_1                                                                                                                                                                                                         | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/ydown_c_U/mOutPtr[4]_i_1_n_1                                                                                                                                                                                                             | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_CS_fsm_state17                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                        | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/ytop_c_U/mOutPtr[4]_i_1__0_n_1                                                                                                                                                                                                           | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_NS_fsm1                                                                                                                                                                                                    | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/j2_0_reg_242                                                                                                                                                                                                                   |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_NS_fsm17_out                                                                                                                                                                                               | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/col_0_reg_208                                                                                                                                                                                                                  |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/grp_Conv1_Cal_fu_371_layer1_V_ce0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_NS_fsm113_out                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/out_d3_0_reg_2530                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                         | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                                          |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_NS_fsm17_out                                                                                                                                                                                               | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/out_d_0_reg_232                                                                                                                                                                                                                |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                        | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_CS_fsm_state6                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_CS_fsm_state21                                                                                                                                                                                             | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/out_d3_0_reg_276                                                                                                                                                                                                               |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Flatten_Layer_fu_411/ap_CS_fsm_state4                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Flatten_Layer_fu_411/grp_Flatten_Layer_fu_411_flatten1_V_ce0                                                                                                                                                                   | ov_carplate_i/Lenet_HLS_0/inst/grp_Flatten_Layer_fu_411/t_0_reg_133                                                                                                                                                                                                                |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                           | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                                                        |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_1/s02_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                4 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                    | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              5 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/box_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                          | ov_carplate_i/axi_interconnect_1/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                3 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool1_Cal_fu_383/i_0_reg_1560                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | ov_carplate_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/and_ln118_12_reg_1176[0]_i_1_n_1                                                                                                                                                                                            | ov_carplate_i/top_0/inst/Dilate203_U0/x_reg_1180[7]_i_1_n_1                                                                                                                                                                                                                        |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                        |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_CS_fsm_state48                                                                                                                                                                                                                  | ov_carplate_i/Lenet_HLS_0/inst/j_0_reg_297                                                                                                                                                                                                                                         |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_NS_fsm112_out                                                                                                                                                                                                                   | ov_carplate_i/Lenet_HLS_0/inst/ap_NS_fsm115_out                                                                                                                                                                                                                                    |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/hdmi_display_0/inst/my_sccb/my_sccb_control/sccb_count                                                                                                                                                                                              | ov_carplate_i/hdmi_display_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_1_n_0                                                                                                                                                                                                    |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/CvtColor_U0/ap_CS_fsm_state8                                                                                                                                                                                                             | ov_carplate_i/box_0/inst/CvtColor_U0/i_0_i_reg_201                                                                                                                                                                                                                                 |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                        | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_CS_fsm_state2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_CS_fsm_state3                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_CS_fsm_state2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_CS_fsm_state16                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Loop_CACHE_LEN_proc2_U0/j_0_reg_1180                                                                                                                                                                                                     | ov_carplate_i/top_0/inst/Loop_CACHE_LEN_proc2_U0/j_0_reg_118                                                                                                                                                                                                                       |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                        | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                3 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                        | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/CvtColor_U0/Q[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_1_U0/CvtColor_1_U0_p_src_cols_V_read                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s04_mmu/inst/register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                 | ov_carplate_i/axi_interconnect_1/s04_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s03_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                          | ov_carplate_i/axi_interconnect_1/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s03_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                 | ov_carplate_i/axi_interconnect_1/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_CS_fsm_state3                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/ap_CS_fsm_state3                                                                                                                                                                          | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/m_7_reg_577[14]_i_1_n_5                                                                                                                                                                                    |                3 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s02_mmu/inst/register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                 | ov_carplate_i/axi_interconnect_1/s02_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s01_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                 | ov_carplate_i/axi_interconnect_1/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                        | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                        |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_NS_fsm14_out                                                                                                                                                                                               | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_NS_fsm111_out                                                                                                                                                                                                               |                1 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                 | ov_carplate_i/axi_interconnect_1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/j2_0_reg_2420                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/ap_done                                                                                                                                                                                                 | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/ap_rst_n_0[0]                                                                                                                                                                                                            |                6 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                    | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/ap_CS_fsm_reg[2]                                                                                                                            | ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/loop[0].remd_tmp[1][7]_i_1_n_1                                                                                                                               |                2 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/hdmi_display_0/inst/my_sccb/initial_INDEX                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                                 |                3 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/ap_CS_fsm_state4                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                  | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                   |                2 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                    | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/ap_CS_fsm_reg[2]                                                                                                                            | ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/loop[0].remd_tmp[1][7]_i_1__0_n_1                                                                                                                            |                2 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/and_ln2426_reg_30830                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/Lenet_HLS_dcmp_64g8j_U18/Lenet_HLS_ap_dcmp_0_no_dsp_64_u/p_1_in[0]                                                                                                                                         |                3 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/flatten2_V_addr_reg_5010                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                   | ov_carplate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                1 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/ap_CS_fsm_state8                                                                                                                                                                                             | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/j_0_reg_144                                                                                                                                                                                                                   |                3 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                                 |                4 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/ap_CS_fsm_state3                                                                                                                                                                          | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/m_7_reg_577[6]_i_1_n_5                                                                                                                                                                                     |                2 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/ap_NS_fsm[2]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/and_ln2426_reg_21110                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_CS_fsm_state63                                                                                                                                                                                                                  | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/SR[0]                                                                                                                                                                                                                         |                3 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/and_ln2426_reg_21110                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |              7 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                         | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/select_ln188_reg_12470                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_3[0]                                                                                | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                             |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_3[0]                                                                                | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                            |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                               | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                      |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s02_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                              | ov_carplate_i/axi_interconnect_1/s02_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                               | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                          |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                               | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/top_sdiv_43ns_27sncg_U84/top_sdiv_43ns_27sncg_div_U/start0                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                              | ov_carplate_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                   |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                      |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/select_ln188_3_reg_12530                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                     | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_1_0_U/Resize_opr_linearlbW_ram_U/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                          | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                            |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/select_ln188_reg_12470                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/tmp_17_reg_21370                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                      | ov_carplate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[23][0]                                                                                                                                                                              |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                              | ov_carplate_i/axi_interconnect_1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Duplicate_U0/ap_CS_fsm_state5                                                                                                                                                                                                            | ov_carplate_i/top_0/inst/Duplicate_U0/t_V_reg_118_0                                                                                                                                                                                                                                |                4 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                          | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/MedianBlur_5_U0/shiftReg_ce                                                                                                                                                                                                              | ov_carplate_i/top_0/inst/MedianBlur_5_U0/icmp_ln172_reg_478_pp0_iter10_reg_reg[0]__0_0                                                                                                                                                                                             |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                               | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                               | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/select_ln188_31_reg_1253[7]_i_1_n_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/select_ln188_reg_1247[7]_i_1__2_n_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/select_ln188_34_reg_1259[7]_i_1_n_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/CvtColor_U0/j_0_i_reg_2120                                                                                                                                                                                                               | ov_carplate_i/box_0/inst/CvtColor_U0/j_0_i_reg_212                                                                                                                                                                                                                                 |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/CvtColor_U0/CvtColor_U0_p_src_rows_V_read                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/MedianBlur_5_U0/shiftReg_ce                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/select_ln188_17_reg_12530                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/select_ln162_3_reg_8960                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/select_ln162_6_reg_9020                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Duplicate_U0/ap_CS_fsm_state2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                 | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/select_ln188_6_reg_12590                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                       | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                 | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                                |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/icmp_ln899_reg_793[0]_i_1_n_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerScaleFactor_1[7]_i_1_n_2                                                                                                                                                                             | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerScaleFactor_0[7]_i_1_n_2                                                                                                                                                                             | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/select_ln188_reg_12410                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerVideoFormat_1[7]_i_1_n_2                                                                                                                                                                             | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                   | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/select_ln188_27_reg_12530                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/select_ln188_24_reg_12470                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/col_0_reg_2210                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerVideoFormat_0[7]_i_1_n_2                                                                                                                                                                             | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_CS_fsm_state18                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/out_d_0_reg_2320                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/select_ln162_reg_8900                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                  | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                  |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                              | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                    |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/select_ln188_20_reg_12590                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                    | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                            |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                    | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                   | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/select_ln188_reg_12470                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                         | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool2_Cal_fu_391/i_0_reg_1520                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                             | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/tmp_17_reg_21370                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                     | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                               | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                       | ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                        |                2 |              8 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt                                                                                                                                                                                                        | ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                        |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                               | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_1_0_U/Resize_opr_linearlbW_ram_U/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                          | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                               | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                          | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                            |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/dilate1_cols_V_c_U/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                               | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                              | ov_carplate_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                   |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                         | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                             | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/select_ln188_10_reg_12530                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s04_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                              | ov_carplate_i/axi_interconnect_1/s04_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/dilate_copy2_cols_V_s_U/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/Dilate203_U0_p_src_cols_V_read                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                              | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                    |                1 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/select_ln188_13_reg_12590                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/standard_plate_cols_s_U/U_fifo_w9_d2_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/standard_plate_rows_s_U/U_fifo_w7_d2_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/top_sdiv_43ns_27sncg_U84/top_sdiv_43ns_27sncg_div_U/start0                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                              |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/and_ln118_reg_8310                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               |                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/i_0_reg_1380                                                                                                                                                                              | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/Lenet_HLS_dcmp_64g8j_U18/Lenet_HLS_ap_dcmp_0_no_dsp_64_u/SR[0]                                                                                                                                             |                2 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/MedianBlur_5_U0/line_buffer_4_U/MedianBlur_5_linedEe_ram_U/internal_full_n_reg                                                                                                                                                           | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                2 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/flatten1_V_ce0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                2 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/ap_CS_fsm_state8                                                                                                                                                                                             | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/j_0_reg_154                                                                                                                                                                                                                   |                4 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/Dilate206_U0_p_src_cols_V_read                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Duplicate_U0/t_V_6_reg_1290                                                                                                                                                                                                              | ov_carplate_i/top_0/inst/Duplicate_U0/t_V_6_reg_129                                                                                                                                                                                                                                |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                         |                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                 |                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                   | ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                   |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                              |                2 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/CvtColor_U0/p_Val2_37_reg_402[7]_i_1_n_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                      | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                2 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                               |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_1/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                4 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                 |                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/Dilate205_U0_p_src_cols_V_read                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                4 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                         |                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/Dilate207_U0_p_src_cols_V_read                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Flatten_Layer_fu_411/ap_CS_fsm[4]_i_1__6_n_5                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/Dilate_U0_p_src_cols_V_read                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Flatten_Layer_fu_411/ap_NS_fsm[2]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Flatten_Layer_fu_411/ap_NS_fsm[3]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/pre_fy_0_fu_210[15]_i_1__0_n_1                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                              | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                4 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_1/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                              | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                3 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                               |                2 |              9 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                5 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/icmp_ln899_reg_1138[0]_i_1__0_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/Range1_all_ones_reg_22300                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/hdmi_display_0/inst/my_sccb/clear                                                                                                                                                                                                                                    |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/and_ln2403_reg_21070                                                                                                                                                                           | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_0_0_ad_reg_2093[10]_i_1_n_1                                                                                                                                                                       |                4 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/sext_ln2401_reg_20820                                                                                                                                                                          | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/sext_ln2401_reg_2082[10]_i_1_n_1                                                                                                                                                                                |                4 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/icmp_ln899_reg_1138[0]_i_1_n_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/ap_CS_fsm_state2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/ap_CS_fsm_state8                                                                                                                                                                                                                | ov_carplate_i/top_0/inst/Erode_U0/t_V_reg_236                                                                                                                                                                                                                                      |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/col_0_reg_2080                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/In_Range_U0/ap_CS_fsm_state2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/In_Range_U0/ap_CS_fsm_state6                                                                                                                                                                                                             | ov_carplate_i/top_0/inst/In_Range_U0/i_0_reg_149_0                                                                                                                                                                                                                                 |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/ap_CS_fsm_state8                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/icmp_ln899_reg_1138[0]_i_1__2_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool2_Cal_fu_391/ap_CS_fsm_state5                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_NS_fsm[4]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                          | ov_carplate_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                      | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                  |                4 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                      | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                                                     |                4 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/MedianBlur_5_U0/r_0_reg_232                                                                                                                                                                                                              | ov_carplate_i/top_0/inst/MedianBlur_5_U0/c_0_reg_243                                                                                                                                                                                                                               |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                                         | ov_carplate_i/top_0/inst/Mat2AXIvideo_U0/t_V_reg_179                                                                                                                                                                                                                               |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/and_ln118_12_reg_1176[0]_i_1_n_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                      | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/MedianBlur_5_U0/line_buffer_4_U/MedianBlur_5_linedEe_ram_U/internal_full_n_reg                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/icmp_ln899_reg_1132[0]_i_1_n_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Return_Plate_U0/i_0_i_reg_265[9]_i_1_n_1                                                                                                                                                                                                 | ov_carplate_i/box_0/inst/Return_Plate_U0/i_0_i_reg_265                                                                                                                                                                                                                             |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/ap_CS_fsm_state34                                                                                                                                                                                                            | ov_carplate_i/top_0/inst/CvtColor_U0/i_0_i_reg_283                                                                                                                                                                                                                                 |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/ap_CS_fsm_state2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                                         | ov_carplate_i/box_0/inst/Mat2AXIvideo_U0/t_V_reg_179                                                                                                                                                                                                                               |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_1_U0/ap_CS_fsm_state2                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_1_U0/ap_CS_fsm_state5                                                                                                                                                                                                           | ov_carplate_i/top_0/inst/CvtColor_1_U0/i_0_i_reg_182_0                                                                                                                                                                                                                             |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Add_Rectangle_U0/ap_CS_fsm_state5                                                                                                                                                                                                        | ov_carplate_i/top_0/inst/Add_Rectangle_U0/i_0_i_reg_259                                                                                                                                                                                                                            |                5 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Add_Rectangle_U0/ap_CS_fsm_state2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/sext_ln2401_reg_20820                                                                                                                                                                             | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/sext_ln2401_reg_2082[10]_i_1__0_n_1                                                                                                                                                                                |                3 |             10 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                               | ov_carplate_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                           |                6 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_ddiv_64qcK_U36/Lenet_HLS_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                                                                  |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/icmp_ln899_reg_1138[0]_i_1__1_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/and_ln2403_reg_21070                                                                                                                                                                              | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_0_0_ad_reg_2093[10]_i_1__0_n_1                                                                                                                                                                       |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/Range1_all_ones_reg_22300                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Add_Rectangle_U0/ap_CS_fsm_state5                                                                                                                                                                                                        | ov_carplate_i/box_0/inst/Add_Rectangle_U0/i_0_i_reg_259                                                                                                                                                                                                                            |                4 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Add_Rectangle_U0/ap_CS_fsm_state2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_0_2_U/Resize_opr_linearbkb_ram_U/icmp_ln2403_reg_30710                                                                                                                              | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_0_0_ad_reg_3053[10]_i_1_n_1                                                                                                                                                                          |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_0_2_U/Resize_opr_linearbkb_ram_U/sext_ln2401_reg_30160                                                                                                                              | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/sext_ln2401_reg_3016[10]_i_1_n_1                                                                                                                                                                                   |                2 |             10 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter21_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter30_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_CS_fsm_state53                                                                                                                                                                                 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/tmp_V_4_reg_2806[15]_i_1_n_1                                                                                                                                                                                       |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_CS_fsm_state53                                                                                                                                                                                 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/tmp_V_5_reg_2811[15]_i_1_n_1                                                                                                                                                                                       |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter28_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Loop_CACHE_LEN_proc2_U0/buffer_V_EN_A                                                                                                                                                                                                    | ov_carplate_i/top_0/inst/Loop_CACHE_LEN_proc2_U0/i_0_reg_93                                                                                                                                                                                                                        |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Loop_CACHE_LEN_proc2_U0/ap_CS_fsm_state2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter2_dx_reg_3630                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter7_dx_reg_3630                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter21_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter10_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_CS_fsm_state91                                                                                                                                                                              | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/p_Val2_7_reg_331                                                                                                                                                                                                |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                            | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter22_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg[0]                                                                                                                                         | ov_carplate_i/top_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/SR[0]                                                                                                                                                                                   |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/x_1_fu_262[10]_i_1_n_1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter16_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter6_dx_reg_3630                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/In_Range_U0/j_0_reg_1600                                                                                                                                                                                                                 | ov_carplate_i/top_0/inst/In_Range_U0/j_0_reg_160                                                                                                                                                                                                                                   |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter29_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_CS_fsm_state91                                                                                                                                                                                 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/p_Val2_7_reg_331                                                                                                                                                                                                   |                3 |             11 |
|  cmos_pclk_i_0_IBUF_BUFG                           |                                                                                                                                                                                                                                                                   | ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter25_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_CS_fsm_state50                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_CS_fsm_state50                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter9_dx_reg_3630                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter2_dx_reg_3630                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter11_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter28_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter18_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter4_dx_reg_3630                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/regslice_both_input_layer_data_V_U/obuf_inst/E[0]                                                                                                                                                                                  | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool2_Cal_fu_391/ap_CS_fsm_state8                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter24_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                            |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter26_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/j_0_i_reg_2940                                                                                                                                                                                                               | ov_carplate_i/top_0/inst/CvtColor_U0/j_0_i_reg_294                                                                                                                                                                                                                                 |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter9_dx_reg_3630                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter5_dx_reg_3630                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Add_Rectangle_U0/j_0_i_reg_2700                                                                                                                                                                                                          | ov_carplate_i/box_0/inst/Add_Rectangle_U0/j_0_i_reg_270                                                                                                                                                                                                                            |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Add_Rectangle_U0/j_0_i_reg_2700                                                                                                                                                                                                          | ov_carplate_i/top_0/inst/Add_Rectangle_U0/j_0_i_reg_270                                                                                                                                                                                                                            |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter14_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                              |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter3_dx_reg_3630                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter17_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter27_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter27_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter12_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter26_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter12_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter8_dx_reg_3630                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter24_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter20_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                  | ov_carplate_i/box_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/SR[0]                                                                                                                                                                                   |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter6_dx_reg_3630                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter5_dx_reg_3630                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                            |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter4_dx_reg_3630                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter25_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter22_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter30_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter18_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter19_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter16_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_NS_fsm[18]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter15_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter13_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_1_U0/j_0_i_reg_1930                                                                                                                                                                                                             | ov_carplate_i/top_0/inst/CvtColor_1_U0/j_0_i_reg_193                                                                                                                                                                                                                               |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter8_dx_reg_3630                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter14_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/t_V_5_reg_2470                                                                                                                                                                                                                  | ov_carplate_i/top_0/inst/Erode_U0/t_V_5_reg_247                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter13_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                  | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter7_dx_reg_3630                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                     |                                                                                                                                                                                                                                                                                    |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter23_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                             | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter10_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter3_dx_reg_3630                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter11_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter17_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter19_dx_reg_3630                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter15_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter20_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter23_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |             11 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter29_dx_reg_3630                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                            | ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                         |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__4_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/p_Val2_8_reg_3420                                                                                                                                                                              | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/p_Val2_8_reg_342                                                                                                                                                                                                |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/dilate_copy2_cols_V_s_U/Resize_U0_p_dst_cols_V_out_write                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__9_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                  | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                              |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/internal_full_n_reg[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                   | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/j_0_reg_144_reg[6]_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/j_0_reg_144_reg[6]_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                           | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/ap_CS_fsm_state6                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/flatten2_V_addr_reg_501_reg[6]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/and_ln118_9_reg_1182[0]_i_1_n_1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/flatten3_V_addr_reg_472_reg[6]_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/reg_1750                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/flatten2_V_ce0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Flatten_Layer_fu_411/index_1_reg_1000                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Flatten_Layer_fu_411/ap_NS_fsm10_out                                                                                                                                                                                           | ov_carplate_i/Lenet_HLS_0/inst/grp_Flatten_Layer_fu_411/i_0_reg_77                                                                                                                                                                                                                 |                4 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Flatten_Layer_fu_411/index_2_reg_1220                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/dilate1_cols_V_c_U/Resize204_U0_p_dst_cols_V_out_write                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/index_1_reg_332_reg[6]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/waddr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_CS_fsm_state14                                                                                                                                                                                             | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/select_ln340_3_reg_1537                                                                                                                                                                                                        |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_CS_fsm_state14                                                                                                                                                                                             | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/select_ln340_5_reg_1387                                                                                                                                                                                                        |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_CS_fsm_state20                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/p_Val2_8_reg_3420                                                                                                                                                                                 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/p_Val2_8_reg_342                                                                                                                                                                                                   |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                   | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                    |                4 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                           | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/mul_ln703_reg_1196_reg0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                              | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                               | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             12 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                    | ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                         |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_CS_fsm_state20                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/layer2_V_addr_reg_14260                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                           | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                         |                3 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Loop_BRAM_LOOP_proc1_U0/Q[1]                                                                                                                                                                                                             | ov_carplate_i/box_0/inst/Loop_BRAM_LOOP_proc1_U0/i_0_reg_97                                                                                                                                                                                                                        |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_10[0]                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                            | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                     |                3 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                      | ov_carplate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                3 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                    |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                     |                3 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                    |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                5 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                3 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                2 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                            | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                4 |             13 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt                                                                                                                                                                                                       | ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                             |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                           | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                     |                3 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool1_Cal_fu_383/ap_CS_fsm_state8                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool1_Cal_fu_383/ap_CS_fsm_state5                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                   | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                5 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                4 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                2 |             13 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/pre_fy_0_fu_258[15]_i_2_n_1                                                                                                                                                                       | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/pre_fy_0_fu_258[15]_i_1_n_1                                                                                                                                                                                        |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__5_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                       |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                  | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                     |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                      | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/p_1_in[5]                                                                                                                                                                                          | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/row_wr_1_fu_198[0]_i_1_n_1                                                                                                                                                                     | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/i___5_n_1                                                                                                                                                                                                       |                6 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__6_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__7_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__8_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__2_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__3_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                      | ov_carplate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                      | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                     |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                  | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                            |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                  | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                            |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                      | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                   | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                6 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                            | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                             |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                      | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                     |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                  | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                     |                5 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                       |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_CS_fsm_state62                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                7 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/pre_fy_0_fu_210[15]_i_2_n_1                                                                                                                                                                    | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/pre_fy_0_fu_210[15]_i_1_n_1                                                                                                                                                                                     |                4 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/p_Val2_13_reg_5680                                                                                                                                                                                | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/p_Val2_13_reg_568                                                                                                                                                                                                  |                4 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                3 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                5 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                          | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                        | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                     |                5 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/MedianBlur_5_U0/icmp_ln151_reg_4730                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/ap_CS_fsm_state11                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/ap_CS_fsm_state11                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_CS_fsm_state54                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                4 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/row_wr_1_fu_198[0]_i_1_n_1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                7 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                        | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                     |                4 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_CS_fsm_state99                                                                                                                                                                                 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/p_Val2_12_reg_557                                                                                                                                                                                                  |                4 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                4 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                               | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_CS_fsm_state47                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |             15 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                     | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                6 |             15 |
|  cmos_pclk_i_0_IBUF_BUFG                           | ov_carplate_i/OV5640_DRIVE_0/inst/cmos_href_r                                                                                                                                                                                                                     | ov_carplate_i/OV5640_DRIVE_0/inst/rgb2[4]_i_1_n_0                                                                                                                                                                                                                                  |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/out422_V_val_2_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/outLayer0_V_val_0_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/outLayer0_V_val_1_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/outLayer0_V_val_2_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/outYuv_V_val_0_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/outYuv_V_val_1_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/outYuv_V_val_2_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer0Yuv422_V_va_1_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer0Yuv422_V_va_2_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                    | ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                     |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer0Yuv422_V_va_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer0Yuv_V_val_0_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer0Yuv_V_val_1_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer0Yuv_V_val_2_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer0_V_val_0_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer0_V_val_1_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer0_V_val_2_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1Rgb_V_val_0_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1Rgb_V_val_1_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1Rgb_V_val_2_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter29_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter8_dx_reg_5880                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter31_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter32_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter9_dx_reg_5880                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/debouncer_0/inst/state__0[0]                                                                                                                                                                                                                                         |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/debouncer_1/inst/state__0[0]                                                                                                                                                                                                                                         |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/internal_full_n_reg_1[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/internal_full_n_reg_0[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/internal_full_n_reg[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                    | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                    | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                    | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                    | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                    | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                    | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                    | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                            |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                        | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                    | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter14_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter13_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter11_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter12_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter10_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_condition_401                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter28_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter27_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter26_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter25_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter24_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter22_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter23_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter21_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter20_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter19_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter18_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter17_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter16_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter15_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rgb_img_data_stream_1_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                   | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                               | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                       | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                    | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                          | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                          | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/src_kernel_win_0_va_73_fu_1560                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Return_Plate_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Return_Plate_U0/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Return_Plate_U0/internal_full_n_reg[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/CvtColor_U0/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                       | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                    | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                    | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                          | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                          | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Add_Rectangle_U0/shiftReg_ce                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Add_Rectangle_U0/shiftReg_ce_1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Add_Rectangle_U0/shiftReg_ce_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/src_kernel_win_0_va_56_fu_1580                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/shiftReg_ce                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/and_ln118_6_reg_1182[0]_i_1_n_1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/src_kernel_win_0_va_39_fu_1580                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/shiftReg_ce                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/and_ln118_3_reg_1182[0]_i_1_n_1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/shiftReg_ce                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/src_kernel_win_0_va_22_fu_1580                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/and_ln118_15_reg_11820                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/shiftReg_ce                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/src_kernel_win_0_va_90_fu_158[7]_i_1_n_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Duplicate_U0/shiftReg_ce                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/src_kernel_win_0_va_2_fu_1300                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/shiftReg_ce                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/src_kernel_win_0_va_1_fu_1260                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/src_kernel_win_0_va_4_fu_1380                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                     | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/ap_CS_fsm_state10                                                                                                                                                                                            | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/ap_CS_fsm_state4                                                                                                                                                                                                              |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_294/ap_NS_fsm1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_300/ap_NS_fsm1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/j_0_i_reg_2140                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/j_0_i_reg_214                                                                                                                                                                   |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/grp_reg_unsigned_short_s_fu_294/ap_NS_fsm1                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/grp_reg_unsigned_short_s_fu_300/ap_NS_fsm1                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_4                                                                                                                                         | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/j_0_i_reg_214                                                                                                                                                               |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/hsv_img_data_stream_2_U/U_fifo_w8_d2_A_ram/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Add_Rectangle_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rdilate2_data_stream_U/U_fifo_w8_d2_A_ram/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Add_Rectangle_U0/internal_full_n_reg[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Add_Rectangle_U0/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/resize_dilate_data_s_U/U_fifo_w8_d2_A_ram/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_1_U0/shiftReg_ce                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rgb_img_data_stream_2_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/rgb_img_data_stream_s_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/G_1_reg_11280                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/count_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state9                                                                                                                                                                                               | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/i1_0_reg_190                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/icmp_ln1170_loc_chan_U/U_ov_carplate_v_mix_0_0_fifo_w1_d2_A_ram/i_reg_4230                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/out422_V_val_0_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerStartX_1_s_U/U_ov_carplate_v_mix_0_0_fifo_w16_d7_A_ram/shiftReg_ce                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerStartY_1_s_U/U_ov_carplate_v_mix_0_0_fifo_w16_d7_A_ram/shiftReg_ce                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_212/ap_NS_fsm1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_218/ap_NS_fsm1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/sel                                                                                                                                                          | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                                                                                                                                   |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state10                                                                                                                                                                                              | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state4                                                                                                                                                                                                                |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/rgb_img_data_stream_2_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/rgb_img_data_stream_1_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_ca_U/U_ov_carplate_v_mix_0_0_fifo_w1_d2_A_ram/SRL_SIG_reg[1][0]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/plate_rows_V_c_U/U_fifo_w32_d5_A_ram/shiftReg_ce                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/plate_cols_V_c_U/U_fifo_w32_d5_A_ram/shiftReg_ce                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/rgb_img_data_stream_s_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/copy2_data_stream_2_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/copy2_data_stream_1_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/copy2_data_stream_0_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/copy1_data_stream_2_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/copy1_data_stream_1_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/copy1_data_stream_0_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_background_Y_R[15]_i_1_n_2                                                                                                                                                                                | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerAlpha_0[15]_i_1_n_2                                                                                                                                                                                  | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_2                                                                                                                                                                                        | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                               | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_background_U_G[15]_i_1_n_2                                                                                                                                                                                | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerAlpha_1[15]_i_1_n_2                                                                                                                                                                                  | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_background_V_B[15]_i_1_n_2                                                                                                                                                                                | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerHeight_1[15]_i_1_n_2                                                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStartX_0[15]_i_1_n_2                                                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStartX_1[15]_i_1_n_2                                                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStartY_0[15]_i_1_n_2                                                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerHeight_0[15]_i_1_n_2                                                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStride_1[15]_i_1_n_2                                                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStride_0[15]_i_1_n_2                                                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStartY_1[15]_i_1_n_2                                                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerWidth_0[15]_i_1_n_2                                                                                                                                                                                  | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerWidth_1[15]_i_1_n_2                                                                                                                                                                                  | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_video_format[15]_i_1_n_2                                                                                                                                                                                  | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_reserve[15]_i_1_n_2                                                                                                                                                                                       | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/p_0_in0                                                                                                                                                                                                             | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_core_alpha_U0/x_0_i_reg_2000                                                                                                                                                                                                     | ov_carplate_i/v_mix_0/inst/v_mix_core_alpha_U0/p_0_in2_in                                                                                                                                                                                                                          |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_core_alpha_U0/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_core_alpha_U0/Q[2]                                                                                                                                                                                                               | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_by_U/SR[0]                                                                                                                                                                                                                            |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_core_alpha_U0/Q[1]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_core_alpha_U0/internal_full_n_reg[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_core_alpha_U0/internal_full_n_reg_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_rgb2yuv_false_U0/ap_CS_fsm_state5                                                                                                                                                                                                | ov_carplate_i/v_mix_0/inst/v_mix_rgb2yuv_false_U0/y_0_reg_95                                                                                                                                                                                                                       |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_rgb2yuv_false_U0/x_0_reg_1060                                                                                                                                                                                                    | ov_carplate_i/v_mix_0/inst/v_mix_rgb2yuv_false_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                         |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_rgb2yuv_false_U0/Q[1]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_upsample_U0/ap_CS_fsm_state5                                                                                                                                                                                                     | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_by_1_U/U_ov_carplate_v_mix_0_0_fifo_w32_d2_A_ram/SR[0]                                                                                                                                                                                |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_upsample_U0/y_reg_2080                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_upsample_U0/x_0_i_reg_1340                                                                                                                                                                                                       | ov_carplate_i/v_mix_0/inst/v_mix_upsample_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                              |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_yuv2rgb81_U0/x_0_i_reg_1180                                                                                                                                                                                                      | ov_carplate_i/v_mix_0/inst/v_mix_yuv2rgb81_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                             |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_yuv2rgb81_U0/ap_CS_fsm_state5                                                                                                                                                                                                    | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_by_4_U/U_ov_carplate_v_mix_0_0_fifo_w32_d2_A_ram/SR[0]                                                                                                                                                                                |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_yuv2rgb81_U0/y_reg_1880                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_yuv2rgb84_U0/x_0_i_reg_1320                                                                                                                                                                                                      | ov_carplate_i/v_mix_0/inst/v_mix_yuv2rgb84_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                             |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_yuv2rgb84_U0/ap_CS_fsm_state5                                                                                                                                                                                                    | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_by_2_U/U_ov_carplate_v_mix_0_0_fifo_w32_d2_A_ram/SR[0]                                                                                                                                                                                |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_yuv2rgb84_U0/y_reg_2060                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1x_V_val_2_s_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1Yuv422_V_va_1_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1Yuv422_V_va_2_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1Yuv422_V_va_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1Yuv_V_val_0_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1Yuv_V_val_1_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1Yuv_V_val_2_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1_V_val_0_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1_V_val_1_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1_V_val_2_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1x_V_val_0_s_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/srcLayer1x_V_val_1_s_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_420_to_42279_U0/ap_CS_fsm_state5                                                                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/v_mix_420_to_42279_U0/y_0_i_reg_1190                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_420_to_42279_U0/y_reg_2000                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_420_to_42279_U0/x_0_i_reg_1300                                                                                                                                                                                                   | ov_carplate_i/v_mix_0/inst/v_mix_420_to_42279_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                          |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_420_to_42282_U0/ap_CS_fsm_state5                                                                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/v_mix_420_to_42282_U0/y_0_i_reg_1210                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_420_to_42282_U0/x_0_i_reg_1320                                                                                                                                                                                                   | ov_carplate_i/v_mix_0/inst/v_mix_420_to_42282_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                          |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_420_to_42282_U0/y_reg_2060                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_420_U0/shiftReg_ce_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_420_U0/shiftReg_ce_1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_420_U0/ap_CS_fsm_state5                                                                                                                                                                                                   | ov_carplate_i/v_mix_0/inst/v_mix_422_to_420_U0/y_0_reg_95                                                                                                                                                                                                                          |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_420_U0/shiftReg_ce                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_420_U0/x_0_reg_1060                                                                                                                                                                                                       | ov_carplate_i/v_mix_0/inst/v_mix_422_to_420_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                            |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_420_U0/Q[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_44480_U0/ap_CS_fsm_state5                                                                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_by_5_U/U_ov_carplate_v_mix_0_0_fifo_w32_d2_A_ram/SR[0]                                                                                                                                                                                |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_44480_U0/y_reg_2000                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_44480_U0/x_0_i_reg_1300                                                                                                                                                                                                   | ov_carplate_i/v_mix_0/inst/v_mix_422_to_44480_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                          |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_44483_U0/ap_CS_fsm_state5                                                                                                                                                                                                 | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_by_3_U/U_ov_carplate_v_mix_0_0_fifo_w32_d2_A_ram/SR[0]                                                                                                                                                                                |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_44483_U0/x_0_i_reg_1320                                                                                                                                                                                                   | ov_carplate_i/v_mix_0/inst/v_mix_422_to_44483_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                          |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_422_to_44483_U0/y_reg_2060                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter7_dx_reg_5880                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_444_to_422_U0/ap_CS_fsm_state5                                                                                                                                                                                                   | ov_carplate_i/v_mix_0/inst/v_mix_444_to_422_U0/y_0_reg_95                                                                                                                                                                                                                          |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_444_to_422_U0/x_0_reg_1060                                                                                                                                                                                                       | ov_carplate_i/v_mix_0/inst/v_mix_444_to_422_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                            |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_444_to_422_U0/Q[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_5880                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_5880                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter2_dx_reg_5880                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter30_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter34_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_5880                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_5880                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter33_dx_reg_5880                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/out422_V_val_1_V_U/U_ov_carplate_v_mix_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/regslice_both_input_layer_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                             | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/ap_rst_n_0[0]                                                                                                                                                                                                            |                3 |             17 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/ap_NS_fsm16_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             17 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/regslice_both_input_layer_data_V_U/obuf_inst/odata_reg[16]_0[0]                                                                                                                                                                    | ov_carplate_i/Lenet_HLS_0/inst/regslice_both_input_layer_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                  |                3 |             17 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                3 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/p_15_in                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                    | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                3 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                          | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                4 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/in_d_0_reg_2430                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                   | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                4 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/top_mul_mul_8ns_2qcK_U90/top_mul_mul_8ns_2qcK_DSP48_1_U/icmp_ln2314_reg_1981_pp0_iter34_reg_reg[0]                                                                                                | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/p_Val2_18_reg_2153[19]_i_1__0_n_1                                                                                                                                                                                  |                6 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                             | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                4 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/p_Val2_15_reg_2115_reg0                                                                                                                                                                           | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/p_Val2_15_reg_2115[19]_i_1__0_n_1                                                                                                                                                                                  |                7 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                7 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/top_mul_mul_8ns_2qcK_U90/top_mul_mul_8ns_2qcK_DSP48_1_U/icmp_ln2314_reg_1981_pp0_iter34_reg_reg[0]                                                                                             | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/p_Val2_18_reg_2153[19]_i_1_n_1                                                                                                                                                                                  |                6 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                4 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/p_15_in                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                6 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                             | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                4 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/and_ln512_reg_1205_pp0_iter1_reg[0]_i_1__2_n_1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/p_Val2_15_reg_2115_reg0                                                                                                                                                                           | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/p_Val2_16_reg_2121[19]_i_1__0_n_1                                                                                                                                                                                  |                7 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                   | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                4 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/pre_fx_0_fu_254[15]_i_1_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                8 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/p_Val2_15_reg_2115_reg0                                                                                                                                                                        | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/p_Val2_16_reg_2121[19]_i_1_n_1                                                                                                                                                                                  |                5 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                7 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/p_Val2_15_reg_2115_reg0                                                                                                                                                                        | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/p_Val2_15_reg_2115[19]_i_1_n_1                                                                                                                                                                                  |                6 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/p_15_in                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                          | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                3 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/p_15_in                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             18 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/Range1_all_ones_reg_12410                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                5 |             19 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/flatten3_V_U/Lenet_HLS_flattenmb6_ram_U/E[0]                                                                                                                                                                                       | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/SR[0]                                                                                                                                                                                                                         |                4 |             19 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                            |                                                                                                                                                                                                                                                                                    |                3 |             19 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                      |                                                                                                                                                                                                                                                                                    |                3 |             19 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/ap_NS_fsm1                                                                                                                                                                                                   | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/i_0_reg_121                                                                                                                                                                                                                   |                6 |             20 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc2_Cal_fu_399/ap_CS_fsm_state2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                5 |             20 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                           | ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                5 |             21 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                5 |             21 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                          | ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                         |                6 |             21 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |             21 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |             21 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv1_Cal_fu_371/add_ln1117_7_reg_13070                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                5 |             21 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                              | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                5 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                    | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                         |                5 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_enable_reg_pp0_iter00                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                5 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                  | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                            |                4 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                    | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                         |                5 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                      | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                         |                4 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                   | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                                    |                5 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                   | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                    |                4 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                7 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                7 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_enable_reg_pp0_iter00                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                7 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                              | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                5 |             22 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm110_out                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             23 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool2_Cal_fu_391/add_ln1494_6_reg_5690                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             23 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/E[0]                                                                                                                                                                                      | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/SR[0]                                                                                                                                                                                                      |                7 |             23 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Conv2_Cal_fu_359/add_ln1116_1_reg_14520                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                6 |             23 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_condition_342                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             23 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_condition_342                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |             23 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool2_Cal_fu_391/ap_CS_fsm_state6                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             23 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                                    |                4 |             23 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               11 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_3[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_2[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                8 |             24 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                   | ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                         |               10 |             24 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/hdmi_display_0/inst/my_convert_444_422/b2_out_r                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                8 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/ap_CS_fsm_reg[50]                                                                                                | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/i___7_n_1                                                                                                                                                                                                          |                7 |             24 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                               | ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                               |                3 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                7 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                9 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                       |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_mul_mul_8ns_2kbM_U60/box_mul_mul_8ns_2kbM_DSP48_0_U/select_ln2350_3_reg_3008_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                9 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_core_alpha_U0/ap_condition_238                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                7 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                       |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_core_alpha_U0/p_26_in                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                7 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_core_alpha_U0/p_26_in                                                                                                                                                                                                            | ov_carplate_i/v_mix_0/inst/v_mix_core_alpha_U0/ap_phi_reg_pp0_iter2_tmp_val_0_V_reg_266[7]_i_1_n_2                                                                                                                                                                                 |                7 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4]_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               13 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                   | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/rdata[31]_i_1_n_5                                                                                                                                                                                                        |                7 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                8 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                           |                                                                                                                                                                                                                                                                                    |                6 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                           |                                                                                                                                                                                                                                                                                    |                6 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/tmp_113_reg_10920                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                7 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/p_src_data_stream_V_read1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               14 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                       |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                       |                                                                                                                                                                                                                                                                                    |                6 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4]_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                7 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_1[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                8 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_mul_mul_8ns_2kbM_U64/box_mul_mul_8ns_2kbM_DSP48_0_U/win_val_0_val_1_0_1_fu_2860                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                           |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_mul_mul_8ns_2kbM_U70/box_mul_mul_8ns_2kbM_DSP48_0_U/v1_V_reg_3099_reg0                                                                                                                        | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/p_Val2_23_reg_3110[18]_i_1_n_1                                                                                                                                                                                     |                8 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/MedianBlur_5_U0/line_buffer_1_U/MedianBlur_5_linedEe_ram_U/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/ap_CS_fsm_reg[50]                                                                                             | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/i___8_n_1                                                                                                                                                                                                       |                7 |             24 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/ap_CS_fsm_reg[50]                                                                                             | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/i___9_n_1                                                                                                                                                                                                       |                7 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/ap_CS_fsm_reg[50]                                                                                                | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/i___8_n_1                                                                                                                                                                                                          |                7 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool2_Cal_fu_391/j_0_reg_1640                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_sitofp_ocq_U34/Lenet_HLS_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                        |                8 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                7 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ireg_reg[24][0]                                                                                                                                                | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                8 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1_n_1                                                                                                                                                      | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                4 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata[24]_i_1__0_n_2                                                                                                                                           | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                4 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_1[0]                                                                                                                                                     | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                   |                5 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                   | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                6 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_1[0]                                                                                                                                                     | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                   |                5 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                         | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg[24]_i_1__1_n_2                                                                                                                                                           |                7 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/p_Val2_20_reg_3087_reg0                                                                                                                                                                           | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/p_Val2_21_reg_3093[19]_i_1_n_1                                                                                                                                                                                     |                9 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[1][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_reg[24]_2[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/p_0_in                                                                                                                                                                 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |                8 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1_n_1                                                                                                                                                      | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |                4 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[23]_i_1__1_n_2                                                                                                                                         | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                7 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ireg_reg[24][0]                                                                                                                                            | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                5 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                   | ov_carplate_i/box_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg[32]_i_1__0_n_1                                                                                                                                                                     |                9 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[24]_2[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SRL_SIG_reg[1][0][0]                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/p_0_in                                                                                                                                                                 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                8 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_ca_U/U_ov_carplate_v_mix_0_0_fifo_w1_d2_A_ram/ap_CS_fsm_reg[4][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                4 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                   | ov_carplate_i/top_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg[32]_i_1_n_1                                                                                                                                                                        |                8 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[24]_i_1__1_n_2                                                                                                                                       | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                4 |             25 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                            |                                                                                                                                                                                                                                                                                    |               12 |             26 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                7 |             26 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ap_CS_fsm_reg[6][0]                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |             26 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/ap_CS_fsm_state2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                9 |             26 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool1_Cal_fu_383/ap_NS_fsm[4]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                9 |             26 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             26 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                4 |             26 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             26 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                            |                                                                                                                                                                                                                                                                                    |                8 |             26 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                8 |             26 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                4 |             26 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             27 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/and_ln512_reg_865_pp0_iter1_reg0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               10 |             27 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                   | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                6 |             27 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                               | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/rdata[31]_i_1_n_1                                                                                                                                                                                                                    |                7 |             27 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/box_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                               | ov_carplate_i/box_0/inst/box_AXILiteS_s_axi_U/rdata[31]_i_1_n_1                                                                                                                                                                                                                    |                8 |             27 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                       |                                                                                                                                                                                                                                                                                    |                6 |             27 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                       |                                                                                                                                                                                                                                                                                    |                5 |             27 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             27 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             27 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |             27 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                8 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               10 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/diff_reg_11470                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                9 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                      |                                                                                                                                                                                                                                                                                    |                6 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/p_Val2_20_reg_3087_reg0                                                                                                                                                                           | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/p_Val2_20_reg_3087[19]_i_1_n_1                                                                                                                                                                                     |                9 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Erode_U0/k_buf_0_val_5_U/Erode_k_buf_0_val_3_ram_U/internal_empty_n_reg                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               11 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                7 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                   | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                7 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/ap_block_pp0_stage0_subdone7_in                                                                                                                                                                                              | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |               12 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                8 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                      |                                                                                                                                                                                                                                                                                    |                5 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |             28 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool1_Cal_fu_383/ap_CS_fsm_state6                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               10 |             29 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                          | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                   |                6 |             29 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                              | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                   |                9 |             29 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/ap_CS_fsm_reg[54]                                                                                                | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[0].remd_tmp[1][29]_i_1_n_1                                                                                                   |                8 |             29 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/ap_CS_fsm_reg[54]                                                                                                | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[0].remd_tmp[1][29]_i_1__0_n_1                                                                                                |                8 |             29 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                          | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                   |                6 |             29 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/row_wr_1_fu_198[0]_i_1__0_n_1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |               10 |             29 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                              | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                   |                9 |             29 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Pool1_Cal_fu_383/j_0_reg_1680                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                9 |             30 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/ap_CS_fsm_state3                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             30 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                       | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |               10 |             30 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/Range1_all_ones_1_reg_33430                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               10 |             30 |
|  cmos_pclk_i_0_IBUF_BUFG                           | ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                  | ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                |                7 |             31 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               11 |             31 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Return_Plate_U0/i_0_i_reg_2651                                                                                                                                                                                                           | ov_carplate_i/box_0/inst/Return_Plate_U0/i_0_i_reg_265                                                                                                                                                                                                                             |                7 |             31 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                 | ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                7 |             31 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/MedianBlur_5_U0/c_0_reg_2430                                                                                                                                                                                                             | ov_carplate_i/top_0/inst/MedianBlur_5_U0/c_0_reg_243                                                                                                                                                                                                                               |                8 |             31 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                            | ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                         |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/ytop_c37_U/U_fifo_w32_d4_A_ram/shiftReg_ce                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/ap_CS_fsm_state2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                    | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                           |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                        |                                                                                                                                                                                                                                                                                    |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                    |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/top_sdiv_44ns_28smb6_U83/top_sdiv_44ns_28smb6_div_U/top_sdiv_44ns_28smb6_div_u_0/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/xleft_c_U/U_fifo_w32_d16_A_ram/shiftReg_ce                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/xright_c_U/U_fifo_w32_d16_A_ram/shiftReg_ce                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/ydown_c_U/U_fifo_w32_d16_A_ram/shiftReg_ce                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                          |                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_300/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/ap_CS_fsm_state9                                                                                                                                                                                                            | ov_carplate_i/top_0/inst/Dilate207_U0/t_V_reg_270                                                                                                                                                                                                                                  |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/top_sdiv_43ns_27sncg_U84/top_sdiv_43ns_27sncg_div_U/top_sdiv_43ns_27sncg_div_u_0/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |               12 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               12 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/ap_CS_fsm_state9                                                                                                                                                                                                            | ov_carplate_i/top_0/inst/Dilate205_U0/t_V_reg_270                                                                                                                                                                                                                                  |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                               | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                      | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                    | ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                                                                                                                                                 |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/int_id[31]_i_1_n_5                                                                                                                                                                                      | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/ap_rst_n_0[0]                                                                                                                                                                                                            |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/top_sdiv_44ns_28smb6_U83/top_sdiv_44ns_28smb6_div_U/top_sdiv_44ns_28smb6_div_u_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/top_sdiv_43ns_27sncg_U84/top_sdiv_43ns_27sncg_div_U/top_sdiv_43ns_27sncg_div_u_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/t_V_7_reg_2810                                                                                                                                                                                                              | ov_carplate_i/top_0/inst/Dilate207_U0/t_V_7_reg_281[0]_i_1_n_1                                                                                                                                                                                                                     |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                                                                                                                                         | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                                                                          |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/ap_CS_fsm_state2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                              |                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/sel                                                                                                                                                                    | ov_carplate_i/top_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_12_reg_300                                                                                                                                                                          |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                              |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/ap_CS_fsm_state2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/ytop_c_U/U_fifo_w32_d16_A_ram/shiftReg_ce                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                          |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/ap_CS_fsm_state2                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/ap_CS_fsm_state9                                                                                                                                                                                                               | ov_carplate_i/top_0/inst/Dilate_U0/t_V_reg_270                                                                                                                                                                                                                                     |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                    | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/src_kernel_win_0_va_88_fu_150[7]_i_1_n_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/ap_CS_fsm_state9                                                                                                                                                                                                            | ov_carplate_i/top_0/inst/Dilate203_U0/t_V_reg_268                                                                                                                                                                                                                                  |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/ap_CS_fsm_state2__0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/ydown_c_U/U_fifo_w32_d4_A_ram/shiftReg_ce                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerStartX_1_s_21_U/U_ov_carplate_v_mix_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/src_kernel_win_0_va_70_fu_1440                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/ydown_c38_U/U_fifo_w32_d4_A_ram/shiftReg_ce                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerStartY_1_s_20_U/U_ov_carplate_v_mix_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/xright_c_U/U_fifo_w32_d4_A_ram/shiftReg_ce                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Loop_CACHE_LEN_proc2_U0/p_0_1_reg_105[31]_i_1_n_1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_212/ap_NS_fsm111_out                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/t_V_11_reg_2810                                                                                                                                                                                                                | ov_carplate_i/top_0/inst/Dilate_U0/t_V_11_reg_281                                                                                                                                                                                                                                  |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/xright_c36_U/U_fifo_w32_d4_A_ram/shiftReg_ce                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/xleft_c_U/U_fifo_w32_d4_A_ram/shiftReg_ce                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/t_V_10_reg_2790                                                                                                                                                                                                             | ov_carplate_i/top_0/inst/Dilate203_U0/t_V_10_reg_279                                                                                                                                                                                                                               |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerEnable[31]_i_1_n_2                                                                                                                                                                                   | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |                6 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/grp_reg_unsigned_short_s_fu_294/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                        |                                                                                                                                                                                                                                                                                    |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_enable_reg_pp0_iter00                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/box_AXILiteS_s_axi_U/int_ydown_s[31]_i_1_n_1                                                                                                                                                                                             | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |                6 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                             | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                6 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                    |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/int_ydown_s[31]_i_1_n_1                                                                                                                                                                                             | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/int_xright_s[31]_i_1_n_1                                                                                                                                                                                            | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                    | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                     |                6 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/box_AXILiteS_s_axi_U/int_ytop_s[31]_i_1_n_1                                                                                                                                                                                              | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |                6 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                               | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                6 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/box_AXILiteS_s_axi_U/int_xright_s[31]_i_1_n_1                                                                                                                                                                                            | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                      | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/int_ytop_s[31]_i_1_n_1                                                                                                                                                                                              | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                6 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/xleft_c35_U/U_fifo_w32_d4_A_ram/shiftReg_ce                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                    | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Duplicate_U0/ap_CS_fsm_state5                                                                                                                                                                                                            | ov_carplate_i/box_0/inst/Duplicate_U0/t_V_reg_278                                                                                                                                                                                                                                  |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Duplicate_U0/t_V_7_reg_2890                                                                                                                                                                                                              | ov_carplate_i/box_0/inst/Duplicate_U0/t_V_7_reg_289                                                                                                                                                                                                                                |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                                                                                                                                         | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                                                                          |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/sel                                                                                                                                                                    | ov_carplate_i/box_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_8_reg_300                                                                                                                                                                           |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                6 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/grp_Resize_opr_linear_fu_220_ap_start_reg_reg[0]                                                                                              |                                                                                                                                                                                                                                                                                    |               18 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Duplicate_U0/Q[1]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Loop_BRAM_LOOP_proc1_U0/Loop_BRAM_LOOP_proc1_U0_gray_plate_data_stream_0_V_read                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/ytop_c_U/U_fifo_w32_d4_A_ram/shiftReg_ce                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                          | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                            | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                    |                6 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                          | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/src_kernel_win_0_va_53_fu_1460                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/t_V_9_reg_2810                                                                                                                                                                                                              | ov_carplate_i/top_0/inst/Dilate205_U0/t_V_9_reg_281[0]_i_1_n_1                                                                                                                                                                                                                     |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                            | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                    |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/ap_CS_fsm_state2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/ap_CS_fsm_state9                                                                                                                                                                                                            | ov_carplate_i/top_0/inst/Dilate206_U0/t_V_reg_270                                                                                                                                                                                                                                  |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/src_kernel_win_0_va_36_fu_1460                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | ov_carplate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | ov_carplate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                6 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/t_V_8_reg_2810                                                                                                                                                                                                              | ov_carplate_i/top_0/inst/Dilate206_U0/t_V_8_reg_281[0]_i_1_n_1                                                                                                                                                                                                                     |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/box_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                             | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |                5 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                9 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/src_kernel_win_0_va_19_fu_1460                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                7 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                8 |             32 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |               12 |             33 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                  | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |               11 |             33 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |               12 |             33 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                  | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |               10 |             33 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                          |                                                                                                                                                                                                                                                                                    |                7 |             34 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/mul_ln703_1_reg_20150                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               11 |             34 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                          |                                                                                                                                                                                                                                                                                    |               14 |             34 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/mul_ln1118_1_reg_21730                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               12 |             34 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/mul_ln1118_1_reg_21730                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               13 |             34 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/mul_ln703_1_reg_29490                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               14 |             34 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                7 |             34 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                9 |             34 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/mul_ln703_1_reg_20150                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               12 |             34 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                    | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                    |                6 |             35 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                9 |             35 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                    | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                    |                6 |             35 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                        | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                        |                8 |             36 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                8 |             36 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                        | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                        |                7 |             36 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                9 |             36 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                             |                                                                                                                                                                                                                                                                                    |               11 |             37 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/lshr_ln1148_7_reg_12170                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               10 |             37 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                             |                                                                                                                                                                                                                                                                                    |               11 |             37 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                     | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                       |                9 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               12 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                6 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                      |                8 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                     | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                       |                9 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                6 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                      | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                       |               13 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               11 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                      |                8 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                         |                                                                                                                                                                                                                                                                                    |                9 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                      | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                       |               10 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/internal_full_n_reg                                                                                                                                | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |               17 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_1_0_U/Resize_opr_linearlbW_ram_U/ap_enable_reg_pp0_iter39_reg                                                                                                                    | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |               20 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                         |                                                                                                                                                                                                                                                                                    |               13 |             38 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             39 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             39 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                    |                7 |             40 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                             | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                          |                7 |             40 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/Resize_U0_p_dst_rows_V_read                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                6 |             40 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s02_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |             41 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                    |                6 |             41 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                             | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                          |                8 |             41 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s04_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             41 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               12 |             42 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s03_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               12 |             42 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                            | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                           |                6 |             42 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             42 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_1_2_U/Resize_opr_lineareOg_ram_U/internal_empty_n_reg                                                                                                                               | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |               16 |             42 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                     | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                       |                6 |             42 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               10 |             43 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               12 |             43 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                               | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                     |                7 |             43 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                     | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                     |                7 |             43 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                               | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                       |                7 |             44 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               12 |             44 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               11 |             44 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                7 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                8 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               12 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               11 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_5[0]                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_9[0]                                                                                         |                                                                                                                                                                                                                                                                                    |               10 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_8[0]                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                8 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_3[0]                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_4[0]                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_7[0]                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_6[0]                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                           |                                                                                                                                                                                                                                                                                    |                8 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                8 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               10 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                8 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                8 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                8 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                8 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               14 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               10 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                7 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_2[0]                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               10 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                7 |             45 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1                                                                                                        | ov_carplate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                9 |             47 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                      | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                7 |             48 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                             | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                              |               11 |             48 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                       | ov_carplate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               11 |             48 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                      | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                9 |             48 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                             | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                              |               11 |             48 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                                                                    |                7 |             50 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                            | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                |                8 |             50 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                            | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                |                7 |             50 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                                                                    |                7 |             50 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                                                                    |                7 |             50 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                          | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                |                8 |             50 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                          | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                |                9 |             50 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                                                                    |                7 |             50 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_ddiv_64qcK_U36/Lenet_HLS_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                                                                  |               14 |             51 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate206_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ap_enable_reg_pp0_iter5_reg                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               19 |             53 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate203_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ap_enable_reg_pp0_iter5_reg                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               16 |             53 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |               16 |             53 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate205_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ap_enable_reg_pp0_iter5_reg                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               13 |             53 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/internal_empty_n_reg                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               15 |             53 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Dilate207_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ap_enable_reg_pp0_iter5_reg                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               13 |             53 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             | ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                    | ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                         |               13 |             55 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |               22 |             56 |
|  cmos_pclk_i_0_IBUF_BUFG                           | ov_carplate_i/OV5640_DRIVE_0/inst/clk_ce                                                                                                                                                                                                                          | ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/VID_RESET0                                                                                                                                                                                          |                8 |             56 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               14 |             59 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               11 |             59 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               12 |             59 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               11 |             59 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/ap_CS_fsm_state4                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               13 |             59 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/grp_my_tanh_fu_165/ap_CS_fsm_state5__0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               14 |             59 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_CS_fsm_state49                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               17 |             62 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_CS_fsm_state49                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               18 |             62 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/r_stage_reg[48]_0[0]                                                                                             |                                                                                                                                                                                                                                                                                    |               16 |             64 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               12 |             64 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               17 |             64 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               18 |             64 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               11 |             64 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_CS_fsm_state44                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               23 |             64 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             65 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             65 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                    |               15 |             67 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                    |               15 |             67 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/v_mix_0/inst/HwReg_layerEnable_by_U/v_mix_core_alpha_U0_hwReg_layerStartX_1_read                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               20 |             68 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               13 |             70 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               13 |             70 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               18 |             72 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               16 |             73 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                     | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               20 |             78 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                         | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               12 |             78 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                         | ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               12 |             78 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                               | ov_carplate_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               22 |             78 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/add_ln1192_reg_21930                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               19 |             82 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/add_ln1192_reg_21930                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               22 |             82 |
|  cmos_pclk_i_0_IBUF_BUFG                           |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               15 |             83 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                            |                                                                                                                                                                                                                                                                                    |               17 |             98 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                            |                                                                                                                                                                                                                                                                                    |               33 |             98 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/ap_block_pp0_stage0_subdone7_in                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               24 |            100 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/fx_V_reg_29590                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               25 |            100 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/fx_V_reg_20250                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               29 |            100 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/fx_V_reg_20250                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               29 |            100 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_1_0_U/Resize_opr_linearlbW_ram_U/ap_enable_reg_pp0_iter39_reg                                                                                                                    |                                                                                                                                                                                                                                                                                    |               30 |            102 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/mul_ln1118_11_reg_32140                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               20 |            102 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/internal_full_n_reg                                                                                                                                |                                                                                                                                                                                                                                                                                    |               30 |            102 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                         |                                                                                                                                                                                                                                                                                    |               21 |            109 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                         |                                                                                                                                                                                                                                                                                    |               17 |            109 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_CS_fsm_state46                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               41 |            114 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_CS_fsm_state53                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               32 |            116 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/ap_CS_fsm_state48                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               24 |            116 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_1_2_U/Resize_opr_lineareOg_ram_U/internal_empty_n_reg                                                                                                                               |                                                                                                                                                                                                                                                                                    |               29 |            116 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_CS_fsm_state48                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               20 |            116 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_CS_fsm_state52                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               26 |            116 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/ydown_c_U/Return_Plate_U0_ydown_read                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |               16 |            128 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/MedianBlur_5_U0/window_1_fu_1320                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               47 |            132 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                        | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               27 |            141 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                            | ov_carplate_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               26 |            141 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                            | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               25 |            141 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                        | ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               22 |            141 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/Lenet_HLS_0/inst/ap_CS_fsm_state45                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               50 |            143 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/grp_median_5_fu_254_ap_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               54 |            171 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/ap_rst_n_0[0]                                                                                                                                                                                                            |               51 |            190 |
|  ov_carplate_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               54 |            213 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/add_ln1192_4_reg_32740                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               49 |            246 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/ap_rst_n_0                                                                                                                        |               97 |            259 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                |               62 |            264 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | ov_carplate_i/top_0/inst/top_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                                                                                                                                           |              126 |            357 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Add_Rectangle_U0/Add_Rectangle_U0_ydown_read                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               79 |            380 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Add_Rectangle_U0/Add_Rectangle_U0_ydown_read                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               76 |            380 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/ap_CS_fsm_reg[2]                                                                                                                            |                                                                                                                                                                                                                                                                                    |              189 |            994 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_ce_reg                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |              229 |           1139 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/ap_CS_fsm_reg[50]                                                                                             |                                                                                                                                                                                                                                                                                    |              719 |           3114 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/ap_CS_fsm_reg[50]                                                                                                |                                                                                                                                                                                                                                                                                    |              658 |           3114 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 | ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/ap_CS_fsm_reg[54]                                                                                                |                                                                                                                                                                                                                                                                                    |              881 |           3945 |
|  ov_carplate_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |             1320 |           5754 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


