; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_per_fused__native_batch_norm_legit_no_training_mean_relu_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8) local_unnamed_addr !dbg !7 {
__nv_sqrtf.exit:
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %10 = shl i32 %9, 5, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = lshr i32 %11, 2, !dbg !12
  %13 = and i32 %12, 31, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = icmp slt i32 %14, 256, !dbg !14
  %16 = shl i32 %11, 2, !dbg !15
  %17 = and i32 %16, 12, !dbg !15
  %18 = srem i32 %14, 64, !dbg !16
  %19 = shl i32 %14, 4, !dbg !17
  %20 = or disjoint i32 %19, %17, !dbg !18
  %21 = sext i32 %20 to i64, !dbg !19
  %22 = getelementptr float, ptr addrspace(1) %1, i64 %21, !dbg !19
  %23 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %22, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #5, !dbg !20
  %24 = sext i32 %18 to i64, !dbg !21
  %25 = getelementptr float, ptr addrspace(1) %2, i64 %24, !dbg !21
  %26 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %25, i1 %15) #5, !dbg !22
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %25, i1 %15) #5, !dbg !22
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %25, i1 %15) #5, !dbg !22
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %25, i1 %15) #5, !dbg !22
  %30 = getelementptr float, ptr addrspace(1) %3, i64 %24, !dbg !23
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 %15) #5, !dbg !24
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 %15) #5, !dbg !24
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 %15) #5, !dbg !24
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 %15) #5, !dbg !24
  %35 = bitcast i32 %34 to float, !dbg !24
  %36 = getelementptr float, ptr addrspace(1) %4, i64 %24, !dbg !25
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %15) #5, !dbg !26
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %15) #5, !dbg !26
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %15) #5, !dbg !26
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %15) #5, !dbg !26
  %41 = getelementptr float, ptr addrspace(1) %5, i64 %24, !dbg !27
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 %15) #5, !dbg !28
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 %15) #5, !dbg !28
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 %15) #5, !dbg !28
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 %15) #5, !dbg !28
  %46 = fadd float %35, 0x3EE4F8B580000000, !dbg !29
  %47 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !30
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !30
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !30
  %50 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !30
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !30
  %52 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !30
  %53 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !30
  %.not.i13 = icmp eq i32 %53, 0, !dbg !30
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !30
  %.not1.i16 = icmp eq i32 %54, 0, !dbg !30
  br i1 %.not.i13, label %60, label %55, !dbg !30

55:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i16, label %58, label %56, !dbg !30

56:                                               ; preds = %55
  %57 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %46) #5, !dbg !30
  br label %__nv_sqrtf.exit17, !dbg !30

58:                                               ; preds = %55
  %59 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %46) #5, !dbg !30
  br label %__nv_sqrtf.exit17, !dbg !30

60:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i16, label %63, label %61, !dbg !30

61:                                               ; preds = %60
  %62 = tail call float @llvm.nvvm.sqrt.rn.f(float %46) #5, !dbg !30
  br label %__nv_sqrtf.exit17, !dbg !30

63:                                               ; preds = %60
  %64 = tail call float @llvm.nvvm.sqrt.approx.f(float %46) #5, !dbg !30
  br label %__nv_sqrtf.exit17, !dbg !30

__nv_sqrtf.exit17:                                ; preds = %56, %58, %61, %63
  %.0.i15 = phi float [ %57, %56 ], [ %59, %58 ], [ %62, %61 ], [ %64, %63 ], !dbg !30
  %65 = extractvalue { i32, i32, i32, i32 } %23, 3, !dbg !20
  %66 = extractvalue { i32, i32, i32, i32 } %23, 2, !dbg !20
  %67 = extractvalue { i32, i32, i32, i32 } %23, 1, !dbg !20
  %68 = extractvalue { i32, i32, i32, i32 } %23, 0, !dbg !20
  %69 = and i32 %11, 31, !dbg !12
  %70 = or disjoint i32 %10, %69, !dbg !13
  %71 = icmp slt i32 %70, 256, !dbg !14
  %72 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i15) #5, !dbg !31
  %73 = insertelement <4 x i32> poison, i32 %65, i64 0, !dbg !20
  %74 = insertelement <4 x i32> %73, i32 %66, i64 1, !dbg !20
  %75 = insertelement <4 x i32> %74, i32 %67, i64 2, !dbg !20
  %76 = insertelement <4 x i32> %75, i32 %68, i64 3, !dbg !20
  %77 = bitcast <4 x i32> %76 to <4 x float>, !dbg !20
  %78 = insertelement <4 x i32> poison, i32 %29, i64 0, !dbg !32
  %79 = bitcast <4 x i32> %78 to <4 x float>, !dbg !32
  %80 = shufflevector <4 x float> %79, <4 x float> poison, <4 x i32> zeroinitializer, !dbg !32
  %81 = fsub <4 x float> %77, %80, !dbg !32
  %82 = insertelement <4 x float> poison, float %72, i64 0, !dbg !33
  %83 = shufflevector <4 x float> %82, <4 x float> poison, <4 x i32> zeroinitializer, !dbg !33
  %84 = fmul <4 x float> %81, %83, !dbg !33
  %85 = insertelement <4 x i32> poison, i32 %40, i64 0, !dbg !34
  %86 = bitcast <4 x i32> %85 to <4 x float>, !dbg !34
  %87 = shufflevector <4 x float> %86, <4 x float> poison, <4 x i32> zeroinitializer, !dbg !34
  %88 = fmul <4 x float> %84, %87, !dbg !34
  %89 = insertelement <4 x i32> poison, i32 %45, i64 0, !dbg !35
  %90 = bitcast <4 x i32> %89 to <4 x float>, !dbg !35
  %91 = shufflevector <4 x float> %90, <4 x float> poison, <4 x i32> zeroinitializer, !dbg !35
  %92 = fadd <4 x float> %88, %91, !dbg !35
  %93 = fcmp olt <4 x float> %92, zeroinitializer, !dbg !36
  %94 = extractelement <4 x i1> %93, i64 3, !dbg !40
  %95 = extractelement <4 x float> %92, i64 3, !dbg !40
  %96 = select i1 %94, float 0.000000e+00, float %95, !dbg !40
  %97 = extractelement <4 x i1> %93, i64 2, !dbg !40
  %98 = extractelement <4 x float> %92, i64 2, !dbg !40
  %99 = select i1 %97, float 0.000000e+00, float %98, !dbg !40
  %100 = extractelement <4 x i1> %93, i64 1, !dbg !40
  %101 = extractelement <4 x float> %92, i64 1, !dbg !40
  %102 = select i1 %100, float 0.000000e+00, float %101, !dbg !40
  %103 = extractelement <4 x i1> %93, i64 0, !dbg !40
  %104 = extractelement <4 x float> %92, i64 0, !dbg !40
  %105 = select i1 %103, float 0.000000e+00, float %104, !dbg !40
  %106 = fadd float %96, %99, !dbg !41
  %107 = fadd float %102, %106, !dbg !41
  %108 = fadd float %105, %107, !dbg !41
  %109 = select i1 %15, float %108, float 0.000000e+00, !dbg !41
  %110 = bitcast float %109 to i32, !dbg !46
  %111 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %110, i32 2, i32 31), !dbg !46
  %112 = bitcast i32 %111 to float, !dbg !46
  %113 = fadd float %109, %112, !dbg !41
  %114 = bitcast float %113 to i32, !dbg !46
  %115 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %114, i32 1, i32 31), !dbg !46
  %116 = bitcast i32 %115 to float, !dbg !46
  %117 = fadd float %113, %116, !dbg !41
  %118 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %13, !dbg !47
  %119 = bitcast float %117 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %118, <1 x i32> %119, i1 true) #5, !dbg !47
  tail call void @llvm.nvvm.barrier0(), !dbg !47
  %120 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %69, !dbg !47
  %121 = load float, ptr addrspace(3) %120, align 4, !dbg !47
  %122 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %121, float 1.600000e+01) #5, !dbg !47
  %123 = getelementptr float, ptr addrspace(1) %6, i64 %21, !dbg !48
  %124 = bitcast float %96 to i32, !dbg !49
  %125 = bitcast float %99 to i32, !dbg !49
  %126 = bitcast float %102 to i32, !dbg !49
  %127 = bitcast float %105 to i32, !dbg !49
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %124, i32 %125, i32 %126, i32 %127, ptr addrspace(1) %123, i1 %15) #5, !dbg !49
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %128 = sext i32 %70 to i64, !dbg !51
  %129 = getelementptr float, ptr addrspace(1) %0, i64 %128, !dbg !51
  %130 = and i32 %11, 96, !dbg !52
  %131 = icmp eq i32 %130, 0, !dbg !52
  %132 = bitcast float %122 to i32, !dbg !52
  %133 = and i1 %131, %71, !dbg !52
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %132, ptr addrspace(1) %129, i1 %133) #5, !dbg !52
  ret void, !dbg !53
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "crjpf54ftccapmv2t6ez4tzpz4qhb22rgeznkuxqq22zcbv56evp.py", directory: "inductor_cache/rj")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_mean_relu_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_mean_relu_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_no_training_mean_relu_0", linkageName: "triton_per_fused__native_batch_norm_legit_no_training_mean_relu_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 19, scope: !7)
!17 = !DILocation(line: 32, column: 38, scope: !7)
!18 = !DILocation(line: 32, column: 35, scope: !7)
!19 = !DILocation(line: 32, column: 30, scope: !7)
!20 = !DILocation(line: 32, column: 43, scope: !7)
!21 = !DILocation(line: 33, column: 30, scope: !7)
!22 = !DILocation(line: 33, column: 35, scope: !7)
!23 = !DILocation(line: 34, column: 30, scope: !7)
!24 = !DILocation(line: 34, column: 35, scope: !7)
!25 = !DILocation(line: 35, column: 31, scope: !7)
!26 = !DILocation(line: 35, column: 36, scope: !7)
!27 = !DILocation(line: 36, column: 31, scope: !7)
!28 = !DILocation(line: 36, column: 36, scope: !7)
!29 = !DILocation(line: 39, column: 18, scope: !7)
!30 = !DILocation(line: 40, column: 26, scope: !7)
!31 = !DILocation(line: 42, column: 18, scope: !7)
!32 = !DILocation(line: 37, column: 18, scope: !7)
!33 = !DILocation(line: 45, column: 19, scope: !7)
!34 = !DILocation(line: 46, column: 20, scope: !7)
!35 = !DILocation(line: 47, column: 20, scope: !7)
!36 = !DILocation(line: 118, column: 15, scope: !37, inlinedAt: !39)
!37 = distinct !DILexicalBlockFile(scope: !7, file: !38, discriminator: 0)
!38 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!39 = !DILocation(line: 49, column: 42, scope: !7)
!40 = !DILocation(line: 121, column: 29, scope: !37, inlinedAt: !39)
!41 = !DILocation(line: 256, column: 15, scope: !42, inlinedAt: !45)
!42 = distinct !DILexicalBlockFile(scope: !44, file: !43, discriminator: 0)
!43 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!44 = distinct !DILexicalBlockFile(scope: !7, file: !43, discriminator: 0)
!45 = !DILocation(line: 52, column: 26, scope: !7)
!46 = !DILocation(line: 267, column: 36, scope: !44, inlinedAt: !45)
!47 = !DILocation(line: 54, column: 20, scope: !7)
!48 = !DILocation(line: 55, column: 25, scope: !7)
!49 = !DILocation(line: 55, column: 45, scope: !7)
!50 = !DILocation(line: 56, column: 4, scope: !7)
!51 = !DILocation(line: 57, column: 28, scope: !7)
!52 = !DILocation(line: 57, column: 40, scope: !7)
!53 = !DILocation(line: 57, column: 4, scope: !7)
