// Seed: 3613340193
module module_0 (
    output wor id_0,
    input wire id_1,
    input wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wand id_8
);
  assign id_0 = -1;
  logic [1 : 1] id_10;
  ;
  assign id_0 = 1;
  wire id_11;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd72,
    parameter id_2 = 32'd36
) (
    input  uwire _id_0,
    input  uwire id_1,
    input  wor   _id_2,
    output wor   id_3,
    output uwire id_4,
    input  uwire id_5
);
  wire [id_0 : id_2] id_7;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_3,
      id_5,
      id_5,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  wire id_8;
endmodule
