Info: Starting: Create simulation model
Info: qsys-generate C:\UNI\Y4S1\P4P\p4p-2024-group57\Implementation_Test\QuartusProject\DynamicPLL\Nios_System_4A.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\UNI\Y4S1\P4P\p4p-2024-group57\Implementation_Test\QuartusProject\DynamicPLL\Nios_System_4A\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DynamicPLL/Nios_System_4A.qsys
Progress: Reading input file
Progress: Adding BUTTON_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module BUTTON_pio
Progress: Adding LED_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module LED_pio
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding cpu [altera_nios2_gen2 23.1]
Progress: Parameterizing module cpu
Progress: Adding high_res_timer [altera_avalon_timer 23.1]
Progress: Parameterizing module high_res_timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory
Progress: Adding seg1_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module seg1_pio
Progress: Adding seg2_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module seg2_pio
Progress: Adding seg3_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module seg3_pio
Progress: Adding seg4_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module seg4_pio
Progress: Adding switch_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module switch_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_System_4A.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_4A.clocks: Refclk Freq: 50.0
Warning: Nios_System_4A.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: Nios_System_4A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_System_4A.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_4A: Generating Nios_System_4A "Nios_System_4A" for SIM_VHDL
Info: BUTTON_pio: Starting RTL generation for module 'Nios_System_4A_BUTTON_pio'
Info: BUTTON_pio:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_BUTTON_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0002_BUTTON_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0002_BUTTON_pio_gen//Nios_System_4A_BUTTON_pio_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0002_BUTTON_pio_gen/}]
Info: BUTTON_pio: Done RTL generation for module 'Nios_System_4A_BUTTON_pio'
Info: BUTTON_pio: "Nios_System_4A" instantiated altera_avalon_pio "BUTTON_pio"
Info: LED_pio: Starting RTL generation for module 'Nios_System_4A_LED_pio'
Info: LED_pio:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_LED_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0003_LED_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0003_LED_pio_gen//Nios_System_4A_LED_pio_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0003_LED_pio_gen/}]
Info: LED_pio: Done RTL generation for module 'Nios_System_4A_LED_pio'
Info: LED_pio: "Nios_System_4A" instantiated altera_avalon_pio "LED_pio"
Info: clocks: "Nios_System_4A" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: cpu: "Nios_System_4A" instantiated altera_nios2_gen2 "cpu"
Info: high_res_timer: Starting RTL generation for module 'Nios_System_4A_high_res_timer'
Info: high_res_timer:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_System_4A_high_res_timer --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0004_high_res_timer_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0004_high_res_timer_gen//Nios_System_4A_high_res_timer_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0004_high_res_timer_gen/}]
Info: high_res_timer: Done RTL generation for module 'Nios_System_4A_high_res_timer'
Info: high_res_timer: "Nios_System_4A" instantiated altera_avalon_timer "high_res_timer"
Info: jtag_uart: Starting RTL generation for module 'Nios_System_4A_jtag_uart'
Info: jtag_uart:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_System_4A_jtag_uart --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0005_jtag_uart_gen//Nios_System_4A_jtag_uart_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0005_jtag_uart_gen/}]
Info: jtag_uart: Done RTL generation for module 'Nios_System_4A_jtag_uart'
Info: jtag_uart: "Nios_System_4A" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory: Starting RTL generation for module 'Nios_System_4A_onchip_memory'
Info: onchip_memory:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_System_4A_onchip_memory --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0006_onchip_memory_gen//Nios_System_4A_onchip_memory_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0006_onchip_memory_gen/}]
Info: onchip_memory: Done RTL generation for module 'Nios_System_4A_onchip_memory'
Info: onchip_memory: "Nios_System_4A" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: seg1_pio: Starting RTL generation for module 'Nios_System_4A_seg1_pio'
Info: seg1_pio:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_seg1_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0007_seg1_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0007_seg1_pio_gen//Nios_System_4A_seg1_pio_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0007_seg1_pio_gen/}]
Info: seg1_pio: Done RTL generation for module 'Nios_System_4A_seg1_pio'
Info: seg1_pio: "Nios_System_4A" instantiated altera_avalon_pio "seg1_pio"
Info: switch_pio: Starting RTL generation for module 'Nios_System_4A_switch_pio'
Info: switch_pio:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_switch_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0008_switch_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0008_switch_pio_gen//Nios_System_4A_switch_pio_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0008_switch_pio_gen/}]
Info: switch_pio: Done RTL generation for module 'Nios_System_4A_switch_pio'
Info: switch_pio: "Nios_System_4A" instantiated altera_avalon_pio "switch_pio"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios_System_4A" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios_System_4A" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios_System_4A" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: Generating simgen model
Info: sys_pll: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition     Info: Copyright (C) 2024  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and any partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details, at     Info: https://fpgasoftware.intel.com/eula.     Info: Processing started: Thu Jun 27 02:21:04 2024 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition     Info: Copyright (C) 2024  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and any partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details, at     Info: https://fpgasoftware.intel.com/eula.     Info: Processing started: Thu Jun 27 02:21:04 2024 Info: Command: quartus_map Nios_System_4A_clocks_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance. Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected Info (12021): Found 1 design units, including 1 entities, in source file nios_system_4a_clocks_sys_pll.v     Info (12023): Found entity 1: Nios_System_4A_clocks_sys_pll File: C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0011_sys_pll_gen/Nios_System_4A_clocks_sys_pll.v Line: 2 Info (12127): Elaborating entity "Nios_System_4A_clocks_sys_pll" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0011_sys_pll_gen/Nios_System_4A_clocks_sys_pll.v Line: 88 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0011_sys_pll_gen/Nios_System_4A_clocks_sys_pll.v Line: 88 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0011_sys_pll_gen/Nios_System_4A_clocks_sys_pll.v Line: 88     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "2"     Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"     Info (12134): Parameter "phase_shift1" = "-3000 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 4792 megabytes     Info: Processing ended: Thu Jun 27 02:21:11 2024     Info: Elapsed time: 00:00:07     Info: Total CPU time (on all processors): 00:00:01 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4665 megabytes     Info: Processing ended: Thu Jun 27 02:21:11 2024     Info: Elapsed time: 00:00:07     Info: Total CPU time (on all processors): 00:00:01
Info: sys_pll: Simgen was successful
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'Nios_System_4A_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Nios_System_4A_cpu_cpu --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0013_cpu_gen//Nios_System_4A_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0013_cpu_gen/  ]
Info: cpu: # 2024.06.27 02:21:13 (*) Starting Nios II generation
Info: cpu: # 2024.06.27 02:21:13 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.06.27 02:21:13 (*)   Creating all objects for CPU
Info: cpu: # 2024.06.27 02:21:14 (*)   Creating 'C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0013_cpu_gen//Nios_System_4A_cpu_cpu_nios2_waves.do'
Info: cpu: # 2024.06.27 02:21:14 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.06.27 02:21:14 (*)   Creating plain-text RTL
Info: cpu: # 2024.06.27 02:21:14 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios_System_4A_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Nios_System_4A: Done "Nios_System_4A" with 34 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\UNI\Y4S1\P4P\p4p-2024-group57\Implementation_Test\QuartusProject\DynamicPLL\Nios_System_4A\Nios_System_4A.spd --output-directory=C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\UNI\Y4S1\P4P\p4p-2024-group57\Implementation_Test\QuartusProject\DynamicPLL\Nios_System_4A\Nios_System_4A.spd --output-directory=C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\UNI\Y4S1\P4P\p4p-2024-group57\Implementation_Test\QuartusProject\DynamicPLL\Nios_System_4A.qsys --block-symbol-file --output-directory=C:\UNI\Y4S1\P4P\p4p-2024-group57\Implementation_Test\QuartusProject\DynamicPLL\Nios_System_4A --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DynamicPLL/Nios_System_4A.qsys
Progress: Reading input file
Progress: Adding BUTTON_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module BUTTON_pio
Progress: Adding LED_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module LED_pio
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding cpu [altera_nios2_gen2 23.1]
Progress: Parameterizing module cpu
Progress: Adding high_res_timer [altera_avalon_timer 23.1]
Progress: Parameterizing module high_res_timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory
Progress: Adding seg1_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module seg1_pio
Progress: Adding seg2_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module seg2_pio
Progress: Adding seg3_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module seg3_pio
Progress: Adding seg4_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module seg4_pio
Progress: Adding switch_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module switch_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_System_4A.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_4A.clocks: Refclk Freq: 50.0
Warning: Nios_System_4A.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: Nios_System_4A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_System_4A.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\UNI\Y4S1\P4P\p4p-2024-group57\Implementation_Test\QuartusProject\DynamicPLL\Nios_System_4A.qsys --synthesis=VHDL --output-directory=C:\UNI\Y4S1\P4P\p4p-2024-group57\Implementation_Test\QuartusProject\DynamicPLL\Nios_System_4A\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DynamicPLL/Nios_System_4A.qsys
Progress: Reading input file
Progress: Adding BUTTON_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module BUTTON_pio
Progress: Adding LED_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module LED_pio
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding cpu [altera_nios2_gen2 23.1]
Progress: Parameterizing module cpu
Progress: Adding high_res_timer [altera_avalon_timer 23.1]
Progress: Parameterizing module high_res_timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory
Progress: Adding seg1_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module seg1_pio
Progress: Adding seg2_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module seg2_pio
Progress: Adding seg3_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module seg3_pio
Progress: Adding seg4_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module seg4_pio
Progress: Adding switch_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module switch_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_System_4A.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_4A.clocks: Refclk Freq: 50.0
Warning: Nios_System_4A.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: Nios_System_4A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_System_4A.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_4A: Generating Nios_System_4A "Nios_System_4A" for QUARTUS_SYNTH
Info: BUTTON_pio: Starting RTL generation for module 'Nios_System_4A_BUTTON_pio'
Info: BUTTON_pio:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_BUTTON_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0032_BUTTON_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0032_BUTTON_pio_gen//Nios_System_4A_BUTTON_pio_component_configuration.pl --do_build_sim=0}]
Info: BUTTON_pio: Done RTL generation for module 'Nios_System_4A_BUTTON_pio'
Info: BUTTON_pio: "Nios_System_4A" instantiated altera_avalon_pio "BUTTON_pio"
Info: LED_pio: Starting RTL generation for module 'Nios_System_4A_LED_pio'
Info: LED_pio:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_LED_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0033_LED_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0033_LED_pio_gen//Nios_System_4A_LED_pio_component_configuration.pl --do_build_sim=0}]
Info: LED_pio: Done RTL generation for module 'Nios_System_4A_LED_pio'
Info: LED_pio: "Nios_System_4A" instantiated altera_avalon_pio "LED_pio"
Info: clocks: "Nios_System_4A" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: cpu: "Nios_System_4A" instantiated altera_nios2_gen2 "cpu"
Info: high_res_timer: Starting RTL generation for module 'Nios_System_4A_high_res_timer'
Info: high_res_timer:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_System_4A_high_res_timer --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0034_high_res_timer_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0034_high_res_timer_gen//Nios_System_4A_high_res_timer_component_configuration.pl --do_build_sim=0}]
Info: high_res_timer: Done RTL generation for module 'Nios_System_4A_high_res_timer'
Info: high_res_timer: "Nios_System_4A" instantiated altera_avalon_timer "high_res_timer"
Info: jtag_uart: Starting RTL generation for module 'Nios_System_4A_jtag_uart'
Info: jtag_uart:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_System_4A_jtag_uart --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0035_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0035_jtag_uart_gen//Nios_System_4A_jtag_uart_component_configuration.pl --do_build_sim=0}]
Info: jtag_uart: Done RTL generation for module 'Nios_System_4A_jtag_uart'
Info: jtag_uart: "Nios_System_4A" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory: Starting RTL generation for module 'Nios_System_4A_onchip_memory'
Info: onchip_memory:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_System_4A_onchip_memory --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0036_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0036_onchip_memory_gen//Nios_System_4A_onchip_memory_component_configuration.pl --do_build_sim=0}]
Info: onchip_memory: Done RTL generation for module 'Nios_System_4A_onchip_memory'
Info: onchip_memory: "Nios_System_4A" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: seg1_pio: Starting RTL generation for module 'Nios_System_4A_seg1_pio'
Info: seg1_pio:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_seg1_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0037_seg1_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0037_seg1_pio_gen//Nios_System_4A_seg1_pio_component_configuration.pl --do_build_sim=0}]
Info: seg1_pio: Done RTL generation for module 'Nios_System_4A_seg1_pio'
Info: seg1_pio: "Nios_System_4A" instantiated altera_avalon_pio "seg1_pio"
Info: switch_pio: Starting RTL generation for module 'Nios_System_4A_switch_pio'
Info: switch_pio:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_switch_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0038_switch_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0038_switch_pio_gen//Nios_System_4A_switch_pio_component_configuration.pl --do_build_sim=0}]
Info: switch_pio: Done RTL generation for module 'Nios_System_4A_switch_pio'
Info: switch_pio: "Nios_System_4A" instantiated altera_avalon_pio "switch_pio"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios_System_4A" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios_System_4A" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios_System_4A" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'Nios_System_4A_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Nios_System_4A_cpu_cpu --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0043_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0043_cpu_gen//Nios_System_4A_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.06.27 02:21:33 (*) Starting Nios II generation
Info: cpu: # 2024.06.27 02:21:33 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.06.27 02:21:33 (*)   Creating all objects for CPU
Info: cpu: # 2024.06.27 02:21:34 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.06.27 02:21:34 (*)   Creating plain-text RTL
Info: cpu: # 2024.06.27 02:21:34 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios_System_4A_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Nios_System_4A: Done "Nios_System_4A" with 34 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
