Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr 13 16:15:05 2019
| Host         : MAHAN-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 83 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.043        0.000                      0                 1051        0.110        0.000                      0                 1051        4.500        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.043        0.000                      0                 1051        0.110        0.000                      0                 1051        4.500        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.630ns (29.939%)  route 3.814ns (70.061%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          1.068     6.417    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[0]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.630ns (29.939%)  route 3.814ns (70.061%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          1.068     6.417    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[1]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.630ns (29.939%)  route 3.814ns (70.061%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          1.068     6.417    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[2]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.630ns (29.939%)  route 3.814ns (70.061%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          1.068     6.417    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[3]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/cur_1_in_reg_154_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/cur1_reg_130_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 3.530ns (60.146%)  route 2.339ns (39.854%))
  Logic Levels:           13  (CARRY4=9 LUT1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y72         FDRE                                         r  bd_0_i/hls_inst/inst/cur_1_in_reg_154_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/cur_1_in_reg_154_reg[1]/Q
                         net (fo=2, routed)           1.002     2.431    bd_0_i/hls_inst/inst/cur_1_in_reg_154_reg_n_0_[1]
    SLICE_X47Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.555 r  bd_0_i/hls_inst/inst/cur1_reg_130[0]_i_6/O
                         net (fo=1, routed)           0.000     2.555    bd_0_i/hls_inst/inst/cur1_reg_130[0]_i_6_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.105    bd_0_i/hls_inst/inst/cur1_reg_130_reg[0]_i_2_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.418 f  bd_0_i/hls_inst/inst/cur1_reg_130_reg[8]_i_8/O[3]
                         net (fo=1, routed)           0.478     3.896    bd_0_i/hls_inst/inst/p_neg_fu_276_p2[7]
    SLICE_X46Y69         LUT1 (Prop_lut1_I0_O)        0.306     4.202 r  bd_0_i/hls_inst/inst/cur1_reg_130[8]_i_6/O
                         net (fo=1, routed)           0.000     4.202    bd_0_i/hls_inst/inst/cur1_reg_130[8]_i_6_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.735 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.735    bd_0_i/hls_inst/inst/cur1_reg_130_reg[8]_i_2_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.852 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.852    bd_0_i/hls_inst/inst/cur1_reg_130_reg[12]_i_2_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.969 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.969    bd_0_i/hls_inst/inst/cur1_reg_130_reg[16]_i_2_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.086 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.086    bd_0_i/hls_inst/inst/cur1_reg_130_reg[20]_i_2_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.203 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.203    bd_0_i/hls_inst/inst/cur1_reg_130_reg[24]_i_2_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.320 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.329    bd_0_i/hls_inst/inst/cur1_reg_130_reg[28]_i_2_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.558 f  bd_0_i/hls_inst/inst/cur1_reg_130_reg[30]_i_3/CO[2]
                         net (fo=1, routed)           0.421     5.979    bd_0_i/hls_inst/inst/cur1_reg_130_reg[30]_i_3_n_1
    SLICE_X46Y76         LUT6 (Prop_lut6_I3_O)        0.310     6.289 r  bd_0_i/hls_inst/inst/cur1_reg_130[31]_i_2/O
                         net (fo=1, routed)           0.429     6.718    bd_0_i/hls_inst/inst/p_1_in__0[31]
    SLICE_X45Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.842 r  bd_0_i/hls_inst/inst/cur1_reg_130[31]_i_1/O
                         net (fo=1, routed)           0.000     6.842    bd_0_i/hls_inst/inst/cur1_reg_130[31]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y76         FDRE                                         r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X45Y76         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/cur1_reg_130_reg[31]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.630ns (30.734%)  route 3.674ns (69.266%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          0.927     6.277    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y72         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[4]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.630ns (30.734%)  route 3.674ns (69.266%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          0.927     6.277    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y72         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[5]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.630ns (30.734%)  route 3.674ns (69.266%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          0.927     6.277    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y72         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[6]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.630ns (30.734%)  route 3.674ns (69.266%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          0.927     6.277    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y72         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[7]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 1.630ns (30.830%)  route 3.657ns (69.170%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          0.910     6.260    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y73         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y73         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y73         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[10]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  4.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_data_user_V_0_payload_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_data_user_V_tmp_reg_352_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y75         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_user_V_0_payload_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/in_data_user_V_0_payload_A_reg[0]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/in_data_user_V_0_payload_A
    SLICE_X54Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.662 r  bd_0_i/hls_inst/inst/in_data_user_V_tmp_reg_352[0]_i_1/O
                         net (fo=1, routed)           0.000     0.662    bd_0_i/hls_inst/inst/in_data_user_V_0_data_out
    SLICE_X54Y75         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_user_V_tmp_reg_352_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y75         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_user_V_tmp_reg_352_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y75         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/in_data_user_V_tmp_reg_352_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/int_buf_len_V_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.559%)  route 0.077ns (35.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.410     0.410    bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/ap_clk
    SLICE_X59Y69         FDRE                                         r  bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/int_buf_len_V_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/int_buf_len_V_reg[14]/Q
                         net (fo=3, routed)           0.077     0.629    bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/Q[14]
    SLICE_X58Y69         FDRE                                         r  bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.432     0.432    bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y69         FDRE                                         r  bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/rdata_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/buf_len_V_0_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y69         FDRE                                         r  bd_0_i/hls_inst/inst/buf_len_V_0_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/buf_len_V_0_data_reg_reg[14]/Q
                         net (fo=1, routed)           0.058     0.609    bd_0_i/hls_inst/inst/buf_len_V_0_data_reg[14]
    SLICE_X56Y69         FDRE                                         r  bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X56Y69         FDRE                                         r  bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_data_strb_V_0_payload_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_data_strb_V_tmp_reg_347_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y78         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_strb_V_0_payload_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/in_data_strb_V_0_payload_B_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/in_data_strb_V_0_payload_B[0]
    SLICE_X54Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/in_data_strb_V_tmp_reg_347[0]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/in_data_strb_V_0_data_out[0]
    SLICE_X54Y78         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_strb_V_tmp_reg_347_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y78         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_strb_V_tmp_reg_347_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y78         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/in_data_strb_V_tmp_reg_347_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_data_dest_V_0_payload_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_data_dest_V_tmp_reg_367_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y75         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_dest_V_0_payload_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_payload_A_reg[0]/Q
                         net (fo=2, routed)           0.098     0.649    bd_0_i/hls_inst/inst/in_data_dest_V_0_payload_A
    SLICE_X54Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.694 r  bd_0_i/hls_inst/inst/in_data_dest_V_tmp_reg_367[0]_i_1/O
                         net (fo=1, routed)           0.000     0.694    bd_0_i/hls_inst/inst/in_data_dest_V_0_data_out
    SLICE_X54Y75         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_dest_V_tmp_reg_367_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y75         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_dest_V_tmp_reg_367_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y75         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/in_data_dest_V_tmp_reg_367_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/out_data_id_V_1_sel_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_data_id_V_1_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y72         FDRE                                         r  bd_0_i/hls_inst/inst/out_data_id_V_1_sel_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/out_data_id_V_1_sel_wr_reg/Q
                         net (fo=3, routed)           0.075     0.626    bd_0_i/hls_inst/inst/out_data_id_V_1_sel_wr
    SLICE_X53Y72         LUT5 (Prop_lut5_I3_O)        0.045     0.671 r  bd_0_i/hls_inst/inst/out_data_id_V_1_payload_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.671    bd_0_i/hls_inst/inst/out_data_id_V_1_payload_B[0]_i_1_n_0
    SLICE_X53Y72         FDRE                                         r  bd_0_i/hls_inst/inst/out_data_id_V_1_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y72         FDRE                                         r  bd_0_i/hls_inst/inst/out_data_id_V_1_payload_B_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y72         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/out_data_id_V_1_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/out_data_id_V_1_sel_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_data_id_V_1_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y72         FDRE                                         r  bd_0_i/hls_inst/inst/out_data_id_V_1_sel_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/out_data_id_V_1_sel_wr_reg/Q
                         net (fo=3, routed)           0.076     0.627    bd_0_i/hls_inst/inst/out_data_id_V_1_sel_wr
    SLICE_X53Y72         LUT5 (Prop_lut5_I3_O)        0.045     0.672 r  bd_0_i/hls_inst/inst/out_data_id_V_1_payload_A[0]_i_1/O
                         net (fo=1, routed)           0.000     0.672    bd_0_i/hls_inst/inst/out_data_id_V_1_payload_A[0]_i_1_n_0
    SLICE_X53Y72         FDRE                                         r  bd_0_i/hls_inst/inst/out_data_id_V_1_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y72         FDRE                                         r  bd_0_i/hls_inst/inst/out_data_id_V_1_payload_A_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y72         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/out_data_id_V_1_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/val_assign_reg_140_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_data_data_V_1_payload_B_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.870%)  route 0.116ns (45.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y75         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[17]/Q
                         net (fo=3, routed)           0.116     0.667    bd_0_i/hls_inst/inst/val_assign_reg_140_reg_n_0_[17]
    SLICE_X36Y75         FDRE                                         r  bd_0_i/hls_inst/inst/out_data_data_V_1_payload_B_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y75         FDRE                                         r  bd_0_i/hls_inst/inst/out_data_data_V_1_payload_B_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/out_data_data_V_1_payload_B_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/buf_len_V_0_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/buf_len_V_0_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/buf_len_V_0_data_reg_reg[18]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/inst/buf_len_V_0_data_reg[18]
    SLICE_X57Y72         FDRE                                         r  bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y72         FDRE                                         r  bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/buf_len_V_0_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y66         FDRE                                         r  bd_0_i/hls_inst/inst/buf_len_V_0_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/buf_len_V_0_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/inst/buf_len_V_0_data_reg[6]
    SLICE_X57Y67         FDRE                                         r  bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y67         FDRE                                         r  bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y67         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y74  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y70  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y74  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y67  bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y67  bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y67  bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y74  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y70  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y74  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67  bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67  bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67  bd_0_i/hls_inst/inst/buf_len_V_read_reg_324_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y74  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y74  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y70  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y70  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C



