module MUX_ALUSrc(
	input logic ALUSrc,
	input logic [31:0] RD2,
	input logic [31:0] SignImm,
	output logic [31:0] ALUSrc_out
);

	assign ALUSrc_out= ALUSrc ? SignImm : RD2;

endmodule
