
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.18

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.36 source latency div_counter[3]$_SDFFE_PN0P_/CLK ^
  -0.35 target latency counter[5]$_SDFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input26/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.10    0.19    0.20    0.40 v input26/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net26 (net)
                  0.19    0.00    0.40 v _261_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     6    0.09    0.26    0.21    0.60 ^ _261_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _027_ (net)
                  0.26    0.00    0.60 ^ _321_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.06    0.07    0.67 v _321_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _003_ (net)
                  0.06    0.00    0.67 v counter[3]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.67   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.11    0.23    0.22    0.35 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.23    0.00    0.35 ^ counter[3]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.35   clock reconvergence pessimism
                          0.11    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: div_counter[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.21    0.73    0.93 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.21    0.00    0.93 v _243_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    1.01 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _186_ (net)
                  0.09    0.00    1.01 ^ _427_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.15    0.37    1.38 v _427_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _188_ (net)
                  0.15    0.00    1.38 v _272_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.06    0.19    0.34    1.72 v _272_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _038_ (net)
                  0.19    0.00    1.72 v _274_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.06    0.16    0.25    1.97 v _274_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _040_ (net)
                  0.16    0.00    1.97 v _310_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.03    0.31    0.21    2.18 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _074_ (net)
                  0.31    0.00    2.18 ^ _313_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.12    0.34    0.24    2.43 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _077_ (net)
                  0.34    0.00    2.43 v _346_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.04    0.26    0.24    2.67 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _103_ (net)
                  0.26    0.00    2.67 ^ _347_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.10    0.20    0.24    2.91 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _104_ (net)
                  0.20    0.00    2.91 ^ _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.18    3.10 ^ _359_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _010_ (net)
                  0.07    0.00    3.10 ^ div_counter[11]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.10   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    15    0.12    0.25    0.24   10.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.25    0.00   10.36 ^ div_counter[11]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00   10.36   clock reconvergence pessimism
                         -0.08   10.27   library setup time
                                 10.27   data required time
-----------------------------------------------------------------------------
                                 10.27   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: div_counter[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.21    0.73    0.93 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.21    0.00    0.93 v _243_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    1.01 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _186_ (net)
                  0.09    0.00    1.01 ^ _427_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.15    0.37    1.38 v _427_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _188_ (net)
                  0.15    0.00    1.38 v _272_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.06    0.19    0.34    1.72 v _272_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _038_ (net)
                  0.19    0.00    1.72 v _274_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.06    0.16    0.25    1.97 v _274_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _040_ (net)
                  0.16    0.00    1.97 v _310_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.03    0.31    0.21    2.18 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _074_ (net)
                  0.31    0.00    2.18 ^ _313_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.12    0.34    0.24    2.43 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _077_ (net)
                  0.34    0.00    2.43 v _346_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.04    0.26    0.24    2.67 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _103_ (net)
                  0.26    0.00    2.67 ^ _347_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.10    0.20    0.24    2.91 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _104_ (net)
                  0.20    0.00    2.91 ^ _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.18    3.10 ^ _359_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _010_ (net)
                  0.07    0.00    3.10 ^ div_counter[11]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.10   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    15    0.12    0.25    0.24   10.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.25    0.00   10.36 ^ div_counter[11]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00   10.36   clock reconvergence pessimism
                         -0.08   10.27   library setup time
                                 10.27   data required time
-----------------------------------------------------------------------------
                                 10.27   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.131833553314209

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7614

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.26322227716445923

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9763

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: div_counter[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: div_counter[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.36 ^ div_counter[14]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.42    0.78 ^ div_counter[14]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    1.16 v _427_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.34    1.50 v _272_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    1.75 v _274_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.21    1.96 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
   0.24    2.20 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.24    2.45 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.24    2.69 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.18    2.87 ^ _359_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.00    2.87 ^ div_counter[11]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.87   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24   10.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00   10.36 ^ div_counter[11]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.36   clock reconvergence pessimism
  -0.08   10.27   library setup time
          10.27   data required time
---------------------------------------------------------
          10.27   data required time
          -2.87   data arrival time
---------------------------------------------------------
           7.40   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.22    0.35 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.35 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.42    0.77 v counter[7]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.12    0.89 ^ _250_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.08    0.98 v _341_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.00    0.98 v counter[7]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.98   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.22    0.35 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.35 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.35   clock reconvergence pessimism
   0.11    0.46   library hold time
           0.46   data required time
---------------------------------------------------------
           0.46   data required time
          -0.98   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3575

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3466

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.0974

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.1772

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
231.716924

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.38e-03   2.57e-05   1.48e-08   2.41e-03  48.3%
Combinational          7.89e-04   4.54e-04   4.69e-08   1.24e-03  25.0%
Clock                  5.30e-04   8.01e-04   8.68e-09   1.33e-03  26.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.70e-03   1.28e-03   7.04e-08   4.98e-03 100.0%
                          74.3%      25.7%       0.0%
