// Seed: 3568256332
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3
);
  reg   id_4;
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  always @(posedge "") begin
    if (id_0) id_4 <= 1;
  end
endmodule
