$date
	Wed Aug 16 14:16:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mag $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 1 $ a $end
$var reg 1 % b $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#1
1!
0#
1%
#2
1"
0!
0%
1$
#3
0"
1#
1%
#4
