// Copyright (c) 2017, Microsemi Corporation
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//     * Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     * Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in the
//       documentation and/or other materials provided with the distribution.
//     * Neither the name of the <organization> nor the
//       names of its contributors may be used to endorse or promote products
//       derived from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL MICROSEMI CORPORATIONM BE LIABLE FOR ANY
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
// Description:
//
// SVN Revision Information:
// SVN $Revision: $
// SVN $Date: $
//
// Resolved SARs
// SAR      Date     Who   Description
//
// Notes:
//
// ****************************************************************************/
`define RANDOMIZE
`timescale 1ns/10ps
module ACT_UNIQUE_MIV_RV32IMAF_L1_AHB_MUL_ADD_REC_FN_TO_RAW_POST_MUL(
  input         io_fromPreMul_isSigNaNAny,
  input         io_fromPreMul_isNaNAOrB,
  input         io_fromPreMul_isInfA,
  input         io_fromPreMul_isZeroA,
  input         io_fromPreMul_isInfB,
  input         io_fromPreMul_isZeroB,
  input         io_fromPreMul_signProd,
  input         io_fromPreMul_isNaNC,
  input         io_fromPreMul_isInfC,
  input         io_fromPreMul_isZeroC,
  input  [9:0]  io_fromPreMul_sExpSum,
  input         io_fromPreMul_doSubMags,
  input         io_fromPreMul_CIsDominant,
  input  [4:0]  io_fromPreMul_CDom_CAlignDist,
  input  [25:0] io_fromPreMul_highAlignedSigC,
  input         io_fromPreMul_bit0AlignedSigC,
  input  [48:0] io_mulAddResult,
  input  [2:0]  io_roundingMode,
  output        io_invalidExc,
  output        io_rawOut_isNaN,
  output        io_rawOut_isInf,
  output        io_rawOut_isZero,
  output        io_rawOut_sign,
  output [9:0]  io_rawOut_sExp,
  output [26:0] io_rawOut_sig
);
  wire  roundingMode_min;
  wire  CDom_sign;
  wire  _T_8;
  wire [26:0] _T_10;
  wire [25:0] _T_11;
  wire [25:0] _T_12;
  wire [47:0] _T_13;
  wire [73:0] _T_14;
  wire [74:0] sigSum;
  wire [1:0] _T_15;
  wire [9:0] _GEN_0;
  wire [10:0] _T_16;
  wire [9:0] _T_17;
  wire [9:0] CDom_sExp;
  wire [49:0] _T_18;
  wire [49:0] _T_19;
  wire [1:0] _T_21;
  wire [46:0] _T_22;
  wire [2:0] _T_23;
  wire [49:0] _T_24;
  wire [49:0] CDom_absSigSum;
  wire [23:0] _T_25;
  wire [23:0] _T_26;
  wire  _T_28;
  wire [24:0] _T_29;
  wire  _T_31;
  wire  CDom_absSigSumExtra;
  wire [80:0] _GEN_1;
  wire [80:0] _T_32;
  wire [28:0] CDom_mainSig;
  wire [23:0] _T_33;
  wire [26:0] _GEN_2;
  wire [26:0] _T_34;
  wire [3:0] _T_48;
  wire  _T_50;
  wire [3:0] _T_51;
  wire  _T_53;
  wire [3:0] _T_54;
  wire  _T_56;
  wire [3:0] _T_57;
  wire  _T_59;
  wire [3:0] _T_60;
  wire  _T_62;
  wire [3:0] _T_63;
  wire  _T_65;
  wire [2:0] _T_66;
  wire  _T_68;
  wire [1:0] _T_69;
  wire [2:0] _T_70;
  wire [1:0] _T_71;
  wire [1:0] _T_72;
  wire [3:0] _T_73;
  wire [6:0] _T_74;
  wire [2:0] _T_75;
  wire [2:0] _T_76;
  wire [8:0] _T_78;
  wire [5:0] _T_79;
  wire [3:0] _T_80;
  wire [1:0] _T_81;
  wire  _T_82;
  wire  _T_83;
  wire [1:0] _T_84;
  wire [1:0] _T_85;
  wire  _T_86;
  wire  _T_87;
  wire [1:0] _T_88;
  wire [3:0] _T_89;
  wire [1:0] _T_90;
  wire  _T_91;
  wire  _T_92;
  wire [1:0] _T_93;
  wire [5:0] _T_94;
  wire [6:0] _GEN_3;
  wire [6:0] _T_95;
  wire  CDom_reduced4SigExtra;
  wire [25:0] _T_97;
  wire [2:0] _T_98;
  wire  _T_100;
  wire  _T_101;
  wire  _T_102;
  wire [26:0] CDom_sig;
  wire  notCDom_signSigSum;
  wire [50:0] _T_103;
  wire [50:0] _T_104;
  wire [50:0] _GEN_4;
  wire [51:0] _T_106;
  wire [50:0] _T_107;
  wire [50:0] notCDom_absSigSum;
  wire [1:0] _T_140;
  wire  _T_142;
  wire [1:0] _T_143;
  wire  _T_145;
  wire [1:0] _T_146;
  wire  _T_148;
  wire [1:0] _T_149;
  wire  _T_151;
  wire [1:0] _T_152;
  wire  _T_154;
  wire [1:0] _T_155;
  wire  _T_157;
  wire [1:0] _T_158;
  wire  _T_160;
  wire [1:0] _T_161;
  wire  _T_163;
  wire [1:0] _T_164;
  wire  _T_166;
  wire [1:0] _T_167;
  wire  _T_169;
  wire [1:0] _T_170;
  wire  _T_172;
  wire [1:0] _T_173;
  wire  _T_175;
  wire [1:0] _T_176;
  wire  _T_178;
  wire [1:0] _T_179;
  wire  _T_181;
  wire [1:0] _T_182;
  wire  _T_184;
  wire [1:0] _T_185;
  wire  _T_187;
  wire [1:0] _T_188;
  wire  _T_190;
  wire [1:0] _T_191;
  wire  _T_193;
  wire [1:0] _T_194;
  wire  _T_196;
  wire [1:0] _T_197;
  wire  _T_199;
  wire [1:0] _T_200;
  wire  _T_202;
  wire [1:0] _T_203;
  wire  _T_205;
  wire [1:0] _T_206;
  wire  _T_208;
  wire [1:0] _T_209;
  wire  _T_211;
  wire [1:0] _T_212;
  wire  _T_214;
  wire  _T_215;
  wire [1:0] _T_218;
  wire [2:0] _T_219;
  wire [1:0] _T_220;
  wire [2:0] _T_221;
  wire [5:0] _T_222;
  wire [1:0] _T_223;
  wire [2:0] _T_224;
  wire [1:0] _T_225;
  wire [1:0] _T_226;
  wire [3:0] _T_227;
  wire [6:0] _T_228;
  wire [12:0] _T_229;
  wire [1:0] _T_230;
  wire [2:0] _T_231;
  wire [1:0] _T_232;
  wire [2:0] _T_233;
  wire [5:0] _T_234;
  wire [1:0] _T_235;
  wire [2:0] _T_236;
  wire [1:0] _T_237;
  wire [1:0] _T_238;
  wire [3:0] _T_239;
  wire [6:0] _T_240;
  wire [12:0] _T_241;
  wire [25:0] notCDom_reduced2AbsSigSum;
  wire [15:0] _T_242;
  wire [7:0] _T_247;
  wire [15:0] _T_248;
  wire [7:0] _T_249;
  wire [15:0] _GEN_5;
  wire [15:0] _T_250;
  wire [15:0] _T_252;
  wire [15:0] _T_253;
  wire [11:0] _T_257;
  wire [15:0] _GEN_6;
  wire [15:0] _T_258;
  wire [11:0] _T_259;
  wire [15:0] _GEN_7;
  wire [15:0] _T_260;
  wire [15:0] _T_262;
  wire [15:0] _T_263;
  wire [13:0] _T_267;
  wire [15:0] _GEN_8;
  wire [15:0] _T_268;
  wire [13:0] _T_269;
  wire [15:0] _GEN_9;
  wire [15:0] _T_270;
  wire [15:0] _T_272;
  wire [15:0] _T_273;
  wire [14:0] _T_277;
  wire [15:0] _GEN_10;
  wire [15:0] _T_278;
  wire [14:0] _T_279;
  wire [15:0] _GEN_11;
  wire [15:0] _T_280;
  wire [15:0] _T_282;
  wire [15:0] _T_283;
  wire [9:0] _T_284;
  wire [7:0] _T_285;
  wire [3:0] _T_290;
  wire [7:0] _T_291;
  wire [3:0] _T_292;
  wire [7:0] _GEN_12;
  wire [7:0] _T_293;
  wire [7:0] _T_295;
  wire [7:0] _T_296;
  wire [5:0] _T_300;
  wire [7:0] _GEN_13;
  wire [7:0] _T_301;
  wire [5:0] _T_302;
  wire [7:0] _GEN_14;
  wire [7:0] _T_303;
  wire [7:0] _T_305;
  wire [7:0] _T_306;
  wire [6:0] _T_310;
  wire [7:0] _GEN_15;
  wire [7:0] _T_311;
  wire [6:0] _T_312;
  wire [7:0] _GEN_16;
  wire [7:0] _T_313;
  wire [7:0] _T_315;
  wire [7:0] _T_316;
  wire [1:0] _T_317;
  wire  _T_318;
  wire  _T_319;
  wire [1:0] _T_320;
  wire [9:0] _T_321;
  wire [25:0] _T_322;
  wire  _T_323;
  wire  _T_324;
  wire  _T_325;
  wire  _T_326;
  wire  _T_327;
  wire  _T_328;
  wire  _T_329;
  wire  _T_330;
  wire  _T_331;
  wire  _T_332;
  wire  _T_333;
  wire  _T_334;
  wire  _T_335;
  wire  _T_336;
  wire  _T_337;
  wire  _T_338;
  wire  _T_339;
  wire  _T_340;
  wire  _T_341;
  wire  _T_342;
  wire  _T_343;
  wire  _T_344;
  wire  _T_345;
  wire  _T_346;
  wire  _T_347;
  wire [4:0] _T_375;
  wire [4:0] _T_376;
  wire [4:0] _T_377;
  wire [4:0] _T_378;
  wire [4:0] _T_379;
  wire [4:0] _T_380;
  wire [4:0] _T_381;
  wire [4:0] _T_382;
  wire [4:0] _T_383;
  wire [4:0] _T_384;
  wire [4:0] _T_385;
  wire [4:0] _T_386;
  wire [4:0] _T_387;
  wire [4:0] _T_388;
  wire [4:0] _T_389;
  wire [4:0] _T_390;
  wire [4:0] _T_391;
  wire [4:0] _T_392;
  wire [4:0] _T_393;
  wire [4:0] _T_394;
  wire [4:0] _T_395;
  wire [4:0] _T_396;
  wire [4:0] _T_397;
  wire [4:0] _T_398;
  wire [4:0] notCDom_normDistReduced2;
  wire [5:0] _GEN_17;
  wire [5:0] notCDom_nearNormDist;
  wire [6:0] _T_399;
  wire [9:0] _GEN_18;
  wire [10:0] _T_400;
  wire [9:0] _T_401;
  wire [9:0] notCDom_sExp;
  wire [113:0] _GEN_19;
  wire [113:0] _T_402;
  wire [28:0] notCDom_mainSig;
  wire [12:0] _T_403;
  wire [1:0] _T_418;
  wire  _T_420;
  wire [1:0] _T_421;
  wire  _T_423;
  wire [1:0] _T_424;
  wire  _T_426;
  wire [1:0] _T_427;
  wire  _T_429;
  wire [1:0] _T_430;
  wire  _T_432;
  wire [1:0] _T_433;
  wire  _T_435;
  wire  _T_436;
  wire [1:0] _T_439;
  wire [2:0] _T_440;
  wire [1:0] _T_441;
  wire [1:0] _T_442;
  wire [3:0] _T_443;
  wire [6:0] _T_444;
  wire [3:0] _T_445;
  wire [3:0] _T_446;
  wire [16:0] _T_448;
  wire [5:0] _T_449;
  wire [3:0] _T_450;
  wire [1:0] _T_451;
  wire  _T_452;
  wire  _T_453;
  wire [1:0] _T_454;
  wire [1:0] _T_455;
  wire  _T_456;
  wire  _T_457;
  wire [1:0] _T_458;
  wire [3:0] _T_459;
  wire [1:0] _T_460;
  wire  _T_461;
  wire  _T_462;
  wire [1:0] _T_463;
  wire [5:0] _T_464;
  wire [6:0] _GEN_20;
  wire [6:0] _T_465;
  wire  notCDom_reduced4SigExtra;
  wire [25:0] _T_467;
  wire [2:0] _T_468;
  wire  _T_470;
  wire  _T_471;
  wire [26:0] notCDom_sig;
  wire [1:0] _T_472;
  wire  notCDom_completeCancellation;
  wire  _T_474;
  wire  notCDom_sign;
  wire  notNaN_isInfProd;
  wire  notNaN_isInfOut;
  wire  _T_475;
  wire  notNaN_addZeros;
  wire  _T_476;
  wire  _T_477;
  wire  _T_478;
  wire  _T_479;
  wire  _T_481;
  wire  _T_483;
  wire  _T_484;
  wire  _T_485;
  wire  _T_486;
  wire  _T_487;
  wire  _T_489;
  wire  _T_490;
  wire  _T_491;
  wire  _T_492;
  wire  _T_493;
  wire  _T_494;
  wire  _T_496;
  wire  _T_497;
  wire  _T_498;
  wire  _T_499;
  wire  _T_500;
  wire  _T_501;
  wire  _T_502;
  wire  _T_503;
  wire  _T_504;
  wire  _T_506;
  wire  _T_508;
  wire  _T_509;
  wire  _T_510;
  wire  _T_511;
  wire  _T_512;
  wire [9:0] _T_513;
  wire [26:0] _T_514;
  assign io_invalidExc = _T_486;
  assign io_rawOut_isNaN = _T_487;
  assign io_rawOut_isInf = notNaN_isInfOut;
  assign io_rawOut_isZero = _T_491;
  assign io_rawOut_sign = _T_512;
  assign io_rawOut_sExp = _T_513;
  assign io_rawOut_sig = _T_514;
  assign roundingMode_min = io_roundingMode == 3'h2;
  assign CDom_sign = io_fromPreMul_signProd ^ io_fromPreMul_doSubMags;
  assign _T_8 = io_mulAddResult[48];
  assign _T_10 = io_fromPreMul_highAlignedSigC + 26'h1;
  assign _T_11 = _T_10[25:0];
  assign _T_12 = _T_8 ? _T_11 : io_fromPreMul_highAlignedSigC;
  assign _T_13 = io_mulAddResult[47:0];
  assign _T_14 = {_T_12,_T_13};
  assign sigSum = {_T_14,io_fromPreMul_bit0AlignedSigC};
  assign _T_15 = {1'b0,$signed(io_fromPreMul_doSubMags)};
  assign _GEN_0 = {{8{_T_15[1]}},_T_15};
  assign _T_16 = $signed(io_fromPreMul_sExpSum) - $signed(_GEN_0);
  assign _T_17 = _T_16[9:0];
  assign CDom_sExp = $signed(_T_17);
  assign _T_18 = sigSum[74:25];
  assign _T_19 = ~ _T_18;
  assign _T_21 = io_fromPreMul_highAlignedSigC[25:24];
  assign _T_22 = sigSum[72:26];
  assign _T_23 = {1'h0,_T_21};
  assign _T_24 = {_T_23,_T_22};
  assign CDom_absSigSum = io_fromPreMul_doSubMags ? _T_19 : _T_24;
  assign _T_25 = sigSum[24:1];
  assign _T_26 = ~ _T_25;
  assign _T_28 = _T_26 != 24'h0;
  assign _T_29 = sigSum[25:1];
  assign _T_31 = _T_29 != 25'h0;
  assign CDom_absSigSumExtra = io_fromPreMul_doSubMags ? _T_28 : _T_31;
  assign _GEN_1 = {{31'd0}, CDom_absSigSum};
  assign _T_32 = _GEN_1 << io_fromPreMul_CDom_CAlignDist;
  assign CDom_mainSig = _T_32[49:21];
  assign _T_33 = CDom_absSigSum[23:0];
  assign _GEN_2 = {{3'd0}, _T_33};
  assign _T_34 = _GEN_2 << 3;
  assign _T_48 = _T_34[3:0];
  assign _T_50 = _T_48 != 4'h0;
  assign _T_51 = _T_34[7:4];
  assign _T_53 = _T_51 != 4'h0;
  assign _T_54 = _T_34[11:8];
  assign _T_56 = _T_54 != 4'h0;
  assign _T_57 = _T_34[15:12];
  assign _T_59 = _T_57 != 4'h0;
  assign _T_60 = _T_34[19:16];
  assign _T_62 = _T_60 != 4'h0;
  assign _T_63 = _T_34[23:20];
  assign _T_65 = _T_63 != 4'h0;
  assign _T_66 = _T_34[26:24];
  assign _T_68 = _T_66 != 3'h0;
  assign _T_69 = {_T_56,_T_53};
  assign _T_70 = {_T_69,_T_50};
  assign _T_71 = {_T_62,_T_59};
  assign _T_72 = {_T_68,_T_65};
  assign _T_73 = {_T_72,_T_71};
  assign _T_74 = {_T_73,_T_70};
  assign _T_75 = io_fromPreMul_CDom_CAlignDist[4:2];
  assign _T_76 = ~ _T_75;
  assign _T_78 = $signed(-9'sh100) >>> _T_76;
  assign _T_79 = _T_78[6:1];
  assign _T_80 = _T_79[3:0];
  assign _T_81 = _T_80[1:0];
  assign _T_82 = _T_81[0];
  assign _T_83 = _T_81[1];
  assign _T_84 = {_T_82,_T_83};
  assign _T_85 = _T_80[3:2];
  assign _T_86 = _T_85[0];
  assign _T_87 = _T_85[1];
  assign _T_88 = {_T_86,_T_87};
  assign _T_89 = {_T_84,_T_88};
  assign _T_90 = _T_79[5:4];
  assign _T_91 = _T_90[0];
  assign _T_92 = _T_90[1];
  assign _T_93 = {_T_91,_T_92};
  assign _T_94 = {_T_89,_T_93};
  assign _GEN_3 = {{1'd0}, _T_94};
  assign _T_95 = _T_74 & _GEN_3;
  assign CDom_reduced4SigExtra = _T_95 != 7'h0;
  assign _T_97 = CDom_mainSig[28:3];
  assign _T_98 = CDom_mainSig[2:0];
  assign _T_100 = _T_98 != 3'h0;
  assign _T_101 = _T_100 | CDom_reduced4SigExtra;
  assign _T_102 = _T_101 | CDom_absSigSumExtra;
  assign CDom_sig = {_T_97,_T_102};
  assign notCDom_signSigSum = sigSum[51];
  assign _T_103 = sigSum[50:0];
  assign _T_104 = ~ _T_103;
  assign _GEN_4 = {{50'd0}, io_fromPreMul_doSubMags};
  assign _T_106 = _T_103 + _GEN_4;
  assign _T_107 = _T_106[50:0];
  assign notCDom_absSigSum = notCDom_signSigSum ? _T_104 : _T_107;
  assign _T_140 = notCDom_absSigSum[1:0];
  assign _T_142 = _T_140 != 2'h0;
  assign _T_143 = notCDom_absSigSum[3:2];
  assign _T_145 = _T_143 != 2'h0;
  assign _T_146 = notCDom_absSigSum[5:4];
  assign _T_148 = _T_146 != 2'h0;
  assign _T_149 = notCDom_absSigSum[7:6];
  assign _T_151 = _T_149 != 2'h0;
  assign _T_152 = notCDom_absSigSum[9:8];
  assign _T_154 = _T_152 != 2'h0;
  assign _T_155 = notCDom_absSigSum[11:10];
  assign _T_157 = _T_155 != 2'h0;
  assign _T_158 = notCDom_absSigSum[13:12];
  assign _T_160 = _T_158 != 2'h0;
  assign _T_161 = notCDom_absSigSum[15:14];
  assign _T_163 = _T_161 != 2'h0;
  assign _T_164 = notCDom_absSigSum[17:16];
  assign _T_166 = _T_164 != 2'h0;
  assign _T_167 = notCDom_absSigSum[19:18];
  assign _T_169 = _T_167 != 2'h0;
  assign _T_170 = notCDom_absSigSum[21:20];
  assign _T_172 = _T_170 != 2'h0;
  assign _T_173 = notCDom_absSigSum[23:22];
  assign _T_175 = _T_173 != 2'h0;
  assign _T_176 = notCDom_absSigSum[25:24];
  assign _T_178 = _T_176 != 2'h0;
  assign _T_179 = notCDom_absSigSum[27:26];
  assign _T_181 = _T_179 != 2'h0;
  assign _T_182 = notCDom_absSigSum[29:28];
  assign _T_184 = _T_182 != 2'h0;
  assign _T_185 = notCDom_absSigSum[31:30];
  assign _T_187 = _T_185 != 2'h0;
  assign _T_188 = notCDom_absSigSum[33:32];
  assign _T_190 = _T_188 != 2'h0;
  assign _T_191 = notCDom_absSigSum[35:34];
  assign _T_193 = _T_191 != 2'h0;
  assign _T_194 = notCDom_absSigSum[37:36];
  assign _T_196 = _T_194 != 2'h0;
  assign _T_197 = notCDom_absSigSum[39:38];
  assign _T_199 = _T_197 != 2'h0;
  assign _T_200 = notCDom_absSigSum[41:40];
  assign _T_202 = _T_200 != 2'h0;
  assign _T_203 = notCDom_absSigSum[43:42];
  assign _T_205 = _T_203 != 2'h0;
  assign _T_206 = notCDom_absSigSum[45:44];
  assign _T_208 = _T_206 != 2'h0;
  assign _T_209 = notCDom_absSigSum[47:46];
  assign _T_211 = _T_209 != 2'h0;
  assign _T_212 = notCDom_absSigSum[49:48];
  assign _T_214 = _T_212 != 2'h0;
  assign _T_215 = notCDom_absSigSum[50];
  assign _T_218 = {_T_148,_T_145};
  assign _T_219 = {_T_218,_T_142};
  assign _T_220 = {_T_157,_T_154};
  assign _T_221 = {_T_220,_T_151};
  assign _T_222 = {_T_221,_T_219};
  assign _T_223 = {_T_166,_T_163};
  assign _T_224 = {_T_223,_T_160};
  assign _T_225 = {_T_172,_T_169};
  assign _T_226 = {_T_178,_T_175};
  assign _T_227 = {_T_226,_T_225};
  assign _T_228 = {_T_227,_T_224};
  assign _T_229 = {_T_228,_T_222};
  assign _T_230 = {_T_187,_T_184};
  assign _T_231 = {_T_230,_T_181};
  assign _T_232 = {_T_196,_T_193};
  assign _T_233 = {_T_232,_T_190};
  assign _T_234 = {_T_233,_T_231};
  assign _T_235 = {_T_205,_T_202};
  assign _T_236 = {_T_235,_T_199};
  assign _T_237 = {_T_211,_T_208};
  assign _T_238 = {_T_215,_T_214};
  assign _T_239 = {_T_238,_T_237};
  assign _T_240 = {_T_239,_T_236};
  assign _T_241 = {_T_240,_T_234};
  assign notCDom_reduced2AbsSigSum = {_T_241,_T_229};
  assign _T_242 = notCDom_reduced2AbsSigSum[15:0];
  assign _T_247 = _T_242[15:8];
  assign _T_248 = {{8'd0}, _T_247};
  assign _T_249 = _T_242[7:0];
  assign _GEN_5 = {{8'd0}, _T_249};
  assign _T_250 = _GEN_5 << 8;
  assign _T_252 = _T_250 & 16'hff00;
  assign _T_253 = _T_248 | _T_252;
  assign _T_257 = _T_253[15:4];
  assign _GEN_6 = {{4'd0}, _T_257};
  assign _T_258 = _GEN_6 & 16'hf0f;
  assign _T_259 = _T_253[11:0];
  assign _GEN_7 = {{4'd0}, _T_259};
  assign _T_260 = _GEN_7 << 4;
  assign _T_262 = _T_260 & 16'hf0f0;
  assign _T_263 = _T_258 | _T_262;
  assign _T_267 = _T_263[15:2];
  assign _GEN_8 = {{2'd0}, _T_267};
  assign _T_268 = _GEN_8 & 16'h3333;
  assign _T_269 = _T_263[13:0];
  assign _GEN_9 = {{2'd0}, _T_269};
  assign _T_270 = _GEN_9 << 2;
  assign _T_272 = _T_270 & 16'hcccc;
  assign _T_273 = _T_268 | _T_272;
  assign _T_277 = _T_273[15:1];
  assign _GEN_10 = {{1'd0}, _T_277};
  assign _T_278 = _GEN_10 & 16'h5555;
  assign _T_279 = _T_273[14:0];
  assign _GEN_11 = {{1'd0}, _T_279};
  assign _T_280 = _GEN_11 << 1;
  assign _T_282 = _T_280 & 16'haaaa;
  assign _T_283 = _T_278 | _T_282;
  assign _T_284 = notCDom_reduced2AbsSigSum[25:16];
  assign _T_285 = _T_284[7:0];
  assign _T_290 = _T_285[7:4];
  assign _T_291 = {{4'd0}, _T_290};
  assign _T_292 = _T_285[3:0];
  assign _GEN_12 = {{4'd0}, _T_292};
  assign _T_293 = _GEN_12 << 4;
  assign _T_295 = _T_293 & 8'hf0;
  assign _T_296 = _T_291 | _T_295;
  assign _T_300 = _T_296[7:2];
  assign _GEN_13 = {{2'd0}, _T_300};
  assign _T_301 = _GEN_13 & 8'h33;
  assign _T_302 = _T_296[5:0];
  assign _GEN_14 = {{2'd0}, _T_302};
  assign _T_303 = _GEN_14 << 2;
  assign _T_305 = _T_303 & 8'hcc;
  assign _T_306 = _T_301 | _T_305;
  assign _T_310 = _T_306[7:1];
  assign _GEN_15 = {{1'd0}, _T_310};
  assign _T_311 = _GEN_15 & 8'h55;
  assign _T_312 = _T_306[6:0];
  assign _GEN_16 = {{1'd0}, _T_312};
  assign _T_313 = _GEN_16 << 1;
  assign _T_315 = _T_313 & 8'haa;
  assign _T_316 = _T_311 | _T_315;
  assign _T_317 = _T_284[9:8];
  assign _T_318 = _T_317[0];
  assign _T_319 = _T_317[1];
  assign _T_320 = {_T_318,_T_319};
  assign _T_321 = {_T_316,_T_320};
  assign _T_322 = {_T_283,_T_321};
  assign _T_323 = _T_322[0];
  assign _T_324 = _T_322[1];
  assign _T_325 = _T_322[2];
  assign _T_326 = _T_322[3];
  assign _T_327 = _T_322[4];
  assign _T_328 = _T_322[5];
  assign _T_329 = _T_322[6];
  assign _T_330 = _T_322[7];
  assign _T_331 = _T_322[8];
  assign _T_332 = _T_322[9];
  assign _T_333 = _T_322[10];
  assign _T_334 = _T_322[11];
  assign _T_335 = _T_322[12];
  assign _T_336 = _T_322[13];
  assign _T_337 = _T_322[14];
  assign _T_338 = _T_322[15];
  assign _T_339 = _T_322[16];
  assign _T_340 = _T_322[17];
  assign _T_341 = _T_322[18];
  assign _T_342 = _T_322[19];
  assign _T_343 = _T_322[20];
  assign _T_344 = _T_322[21];
  assign _T_345 = _T_322[22];
  assign _T_346 = _T_322[23];
  assign _T_347 = _T_322[24];
  assign _T_375 = _T_347 ? 5'h18 : 5'h19;
  assign _T_376 = _T_346 ? 5'h17 : _T_375;
  assign _T_377 = _T_345 ? 5'h16 : _T_376;
  assign _T_378 = _T_344 ? 5'h15 : _T_377;
  assign _T_379 = _T_343 ? 5'h14 : _T_378;
  assign _T_380 = _T_342 ? 5'h13 : _T_379;
  assign _T_381 = _T_341 ? 5'h12 : _T_380;
  assign _T_382 = _T_340 ? 5'h11 : _T_381;
  assign _T_383 = _T_339 ? 5'h10 : _T_382;
  assign _T_384 = _T_338 ? 5'hf : _T_383;
  assign _T_385 = _T_337 ? 5'he : _T_384;
  assign _T_386 = _T_336 ? 5'hd : _T_385;
  assign _T_387 = _T_335 ? 5'hc : _T_386;
  assign _T_388 = _T_334 ? 5'hb : _T_387;
  assign _T_389 = _T_333 ? 5'ha : _T_388;
  assign _T_390 = _T_332 ? 5'h9 : _T_389;
  assign _T_391 = _T_331 ? 5'h8 : _T_390;
  assign _T_392 = _T_330 ? 5'h7 : _T_391;
  assign _T_393 = _T_329 ? 5'h6 : _T_392;
  assign _T_394 = _T_328 ? 5'h5 : _T_393;
  assign _T_395 = _T_327 ? 5'h4 : _T_394;
  assign _T_396 = _T_326 ? 5'h3 : _T_395;
  assign _T_397 = _T_325 ? 5'h2 : _T_396;
  assign _T_398 = _T_324 ? 5'h1 : _T_397;
  assign notCDom_normDistReduced2 = _T_323 ? 5'h0 : _T_398;
  assign _GEN_17 = {{1'd0}, notCDom_normDistReduced2};
  assign notCDom_nearNormDist = _GEN_17 << 1;
  assign _T_399 = {1'b0,$signed(notCDom_nearNormDist)};
  assign _GEN_18 = {{3{_T_399[6]}},_T_399};
  assign _T_400 = $signed(io_fromPreMul_sExpSum) - $signed(_GEN_18);
  assign _T_401 = _T_400[9:0];
  assign notCDom_sExp = $signed(_T_401);
  assign _GEN_19 = {{63'd0}, notCDom_absSigSum};
  assign _T_402 = _GEN_19 << notCDom_nearNormDist;
  assign notCDom_mainSig = _T_402[51:23];
  assign _T_403 = notCDom_reduced2AbsSigSum[12:0];
  assign _T_418 = _T_403[1:0];
  assign _T_420 = _T_418 != 2'h0;
  assign _T_421 = _T_403[3:2];
  assign _T_423 = _T_421 != 2'h0;
  assign _T_424 = _T_403[5:4];
  assign _T_426 = _T_424 != 2'h0;
  assign _T_427 = _T_403[7:6];
  assign _T_429 = _T_427 != 2'h0;
  assign _T_430 = _T_403[9:8];
  assign _T_432 = _T_430 != 2'h0;
  assign _T_433 = _T_403[11:10];
  assign _T_435 = _T_433 != 2'h0;
  assign _T_436 = _T_403[12];
  assign _T_439 = {_T_426,_T_423};
  assign _T_440 = {_T_439,_T_420};
  assign _T_441 = {_T_432,_T_429};
  assign _T_442 = {_T_436,_T_435};
  assign _T_443 = {_T_442,_T_441};
  assign _T_444 = {_T_443,_T_440};
  assign _T_445 = notCDom_normDistReduced2[4:1];
  assign _T_446 = ~ _T_445;
  assign _T_448 = $signed(-17'sh10000) >>> _T_446;
  assign _T_449 = _T_448[6:1];
  assign _T_450 = _T_449[3:0];
  assign _T_451 = _T_450[1:0];
  assign _T_452 = _T_451[0];
  assign _T_453 = _T_451[1];
  assign _T_454 = {_T_452,_T_453};
  assign _T_455 = _T_450[3:2];
  assign _T_456 = _T_455[0];
  assign _T_457 = _T_455[1];
  assign _T_458 = {_T_456,_T_457};
  assign _T_459 = {_T_454,_T_458};
  assign _T_460 = _T_449[5:4];
  assign _T_461 = _T_460[0];
  assign _T_462 = _T_460[1];
  assign _T_463 = {_T_461,_T_462};
  assign _T_464 = {_T_459,_T_463};
  assign _GEN_20 = {{1'd0}, _T_464};
  assign _T_465 = _T_444 & _GEN_20;
  assign notCDom_reduced4SigExtra = _T_465 != 7'h0;
  assign _T_467 = notCDom_mainSig[28:3];
  assign _T_468 = notCDom_mainSig[2:0];
  assign _T_470 = _T_468 != 3'h0;
  assign _T_471 = _T_470 | notCDom_reduced4SigExtra;
  assign notCDom_sig = {_T_467,_T_471};
  assign _T_472 = notCDom_sig[26:25];
  assign notCDom_completeCancellation = _T_472 == 2'h0;
  assign _T_474 = io_fromPreMul_signProd ^ notCDom_signSigSum;
  assign notCDom_sign = notCDom_completeCancellation ? roundingMode_min : _T_474;
  assign notNaN_isInfProd = io_fromPreMul_isInfA | io_fromPreMul_isInfB;
  assign notNaN_isInfOut = notNaN_isInfProd | io_fromPreMul_isInfC;
  assign _T_475 = io_fromPreMul_isZeroA | io_fromPreMul_isZeroB;
  assign notNaN_addZeros = _T_475 & io_fromPreMul_isZeroC;
  assign _T_476 = io_fromPreMul_isInfA & io_fromPreMul_isZeroB;
  assign _T_477 = io_fromPreMul_isSigNaNAny | _T_476;
  assign _T_478 = io_fromPreMul_isZeroA & io_fromPreMul_isInfB;
  assign _T_479 = _T_477 | _T_478;
  assign _T_481 = io_fromPreMul_isNaNAOrB == 1'h0;
  assign _T_483 = _T_481 & notNaN_isInfProd;
  assign _T_484 = _T_483 & io_fromPreMul_isInfC;
  assign _T_485 = _T_484 & io_fromPreMul_doSubMags;
  assign _T_486 = _T_479 | _T_485;
  assign _T_487 = io_fromPreMul_isNaNAOrB | io_fromPreMul_isNaNC;
  assign _T_489 = io_fromPreMul_CIsDominant == 1'h0;
  assign _T_490 = _T_489 & notCDom_completeCancellation;
  assign _T_491 = notNaN_addZeros | _T_490;
  assign _T_492 = notNaN_isInfProd & io_fromPreMul_signProd;
  assign _T_493 = io_fromPreMul_isInfC & CDom_sign;
  assign _T_494 = _T_492 | _T_493;
  assign _T_496 = roundingMode_min == 1'h0;
  assign _T_497 = notNaN_addZeros & _T_496;
  assign _T_498 = _T_497 & io_fromPreMul_signProd;
  assign _T_499 = _T_498 & CDom_sign;
  assign _T_500 = _T_494 | _T_499;
  assign _T_501 = notNaN_addZeros & roundingMode_min;
  assign _T_502 = io_fromPreMul_signProd | CDom_sign;
  assign _T_503 = _T_501 & _T_502;
  assign _T_504 = _T_500 | _T_503;
  assign _T_506 = notNaN_isInfOut == 1'h0;
  assign _T_508 = notNaN_addZeros == 1'h0;
  assign _T_509 = _T_506 & _T_508;
  assign _T_510 = io_fromPreMul_CIsDominant ? CDom_sign : notCDom_sign;
  assign _T_511 = _T_509 & _T_510;
  assign _T_512 = _T_504 | _T_511;
  assign _T_513 = io_fromPreMul_CIsDominant ? $signed(CDom_sExp) : $signed(notCDom_sExp);
  assign _T_514 = io_fromPreMul_CIsDominant ? CDom_sig : notCDom_sig;
endmodule
