INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/nisitha/My_Passport/MOODLE/Vivado_projects/riscv_matmul/riscv_matmul/riscv_matmul.srcs/sim_1/new/tb_top_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_riscv
