{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 16:55:31 2019 " "Info: Processing started: Wed Oct 16 16:55:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DedoNoQuartusEGritaria EP2S15F672C3 " "Info: Automatically selected device EP2S15F672C3 for design DedoNoQuartusEGritaria" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E16 " "Info: Pin ~DATA0~ is reserved at location E16" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 1403 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "347 347 " "Critical Warning: No exact pin location assignment(s) for 347 pins of 347 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_WRITE " "Info: Pin MEM_WRITE not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_WRITE } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 688 864 248 "MEM_WRITE" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD_IR " "Info: Pin LOAD_IR not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { LOAD_IR } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 296 840 1016 312 "LOAD_IR" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD_IR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_WRITE " "Info: Pin PC_WRITE not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_WRITE } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 248 112 288 264 "PC_WRITE" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[15\] " "Info: Pin IR15_0\[15\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[15] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[14\] " "Info: Pin IR15_0\[14\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[14] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[13\] " "Info: Pin IR15_0\[13\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[13] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[12\] " "Info: Pin IR15_0\[12\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[12] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[11\] " "Info: Pin IR15_0\[11\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[11] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[10\] " "Info: Pin IR15_0\[10\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[10] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[9\] " "Info: Pin IR15_0\[9\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[9] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[8\] " "Info: Pin IR15_0\[8\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[8] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[7\] " "Info: Pin IR15_0\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[7] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[6\] " "Info: Pin IR15_0\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[6] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[5\] " "Info: Pin IR15_0\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[4\] " "Info: Pin IR15_0\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[3\] " "Info: Pin IR15_0\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[2\] " "Info: Pin IR15_0\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[1\] " "Info: Pin IR15_0\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR15_0\[0\] " "Info: Pin IR15_0\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR15_0[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 544 1064 1240 560 "IR15_0\[15..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR15_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR20_16\[4\] " "Info: Pin IR20_16\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR20_16[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 368 1168 1344 384 "IR20_16\[4..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR20_16[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR20_16\[3\] " "Info: Pin IR20_16\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR20_16[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 368 1168 1344 384 "IR20_16\[4..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR20_16[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR20_16\[2\] " "Info: Pin IR20_16\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR20_16[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 368 1168 1344 384 "IR20_16\[4..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR20_16[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR20_16\[1\] " "Info: Pin IR20_16\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR20_16[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 368 1168 1344 384 "IR20_16\[4..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR20_16[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR20_16\[0\] " "Info: Pin IR20_16\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR20_16[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 368 1168 1344 384 "IR20_16\[4..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR20_16[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR25_21\[4\] " "Info: Pin IR25_21\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR25_21[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 1144 1320 248 "IR25_21\[4..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR25_21[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR25_21\[3\] " "Info: Pin IR25_21\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR25_21[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 1144 1320 248 "IR25_21\[4..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR25_21[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR25_21\[2\] " "Info: Pin IR25_21\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR25_21[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 1144 1320 248 "IR25_21\[4..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR25_21[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR25_21\[1\] " "Info: Pin IR25_21\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR25_21[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 1144 1320 248 "IR25_21\[4..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR25_21[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR25_21\[0\] " "Info: Pin IR25_21\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR25_21[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 1144 1320 248 "IR25_21\[4..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR25_21[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR31_26\[5\] " "Info: Pin IR31_26\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR31_26[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 216 1144 1320 232 "IR31_26\[5..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR31_26[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR31_26\[4\] " "Info: Pin IR31_26\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR31_26[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 216 1144 1320 232 "IR31_26\[5..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR31_26[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR31_26\[3\] " "Info: Pin IR31_26\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR31_26[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 216 1144 1320 232 "IR31_26\[5..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR31_26[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR31_26\[2\] " "Info: Pin IR31_26\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR31_26[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 216 1144 1320 232 "IR31_26\[5..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR31_26[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR31_26\[1\] " "Info: Pin IR31_26\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR31_26[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 216 1144 1320 232 "IR31_26\[5..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR31_26[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR31_26\[0\] " "Info: Pin IR31_26\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { IR31_26[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 216 1144 1320 232 "IR31_26\[5..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR31_26[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[31\] " "Info: Pin MEM_OUT\[31\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[31] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[30\] " "Info: Pin MEM_OUT\[30\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[30] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[29\] " "Info: Pin MEM_OUT\[29\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[29] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[28\] " "Info: Pin MEM_OUT\[28\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[28] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[27\] " "Info: Pin MEM_OUT\[27\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[27] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[26\] " "Info: Pin MEM_OUT\[26\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[26] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[25\] " "Info: Pin MEM_OUT\[25\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[25] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[24\] " "Info: Pin MEM_OUT\[24\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[24] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[23\] " "Info: Pin MEM_OUT\[23\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[23] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[22\] " "Info: Pin MEM_OUT\[22\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[22] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[21\] " "Info: Pin MEM_OUT\[21\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[21] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[20\] " "Info: Pin MEM_OUT\[20\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[20] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[19\] " "Info: Pin MEM_OUT\[19\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[19] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[18\] " "Info: Pin MEM_OUT\[18\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[18] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[17\] " "Info: Pin MEM_OUT\[17\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[17] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[16\] " "Info: Pin MEM_OUT\[16\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[16] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[15\] " "Info: Pin MEM_OUT\[15\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[15] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[14\] " "Info: Pin MEM_OUT\[14\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[14] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[13\] " "Info: Pin MEM_OUT\[13\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[13] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[12\] " "Info: Pin MEM_OUT\[12\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[12] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[11\] " "Info: Pin MEM_OUT\[11\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[11] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[10\] " "Info: Pin MEM_OUT\[10\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[10] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[9\] " "Info: Pin MEM_OUT\[9\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[9] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[8\] " "Info: Pin MEM_OUT\[8\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[8] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[7\] " "Info: Pin MEM_OUT\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[7] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[6\] " "Info: Pin MEM_OUT\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[6] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[5\] " "Info: Pin MEM_OUT\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[4\] " "Info: Pin MEM_OUT\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[3\] " "Info: Pin MEM_OUT\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[2\] " "Info: Pin MEM_OUT\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[1\] " "Info: Pin MEM_OUT\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_OUT\[0\] " "Info: Pin MEM_OUT\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MEM_OUT[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 280 832 1010 296 "MEM_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[31\] " "Info: Pin MUX_PC\[31\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[31] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[30\] " "Info: Pin MUX_PC\[30\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[30] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[29\] " "Info: Pin MUX_PC\[29\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[29] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[28\] " "Info: Pin MUX_PC\[28\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[28] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[27\] " "Info: Pin MUX_PC\[27\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[27] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[26\] " "Info: Pin MUX_PC\[26\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[26] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[25\] " "Info: Pin MUX_PC\[25\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[25] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[24\] " "Info: Pin MUX_PC\[24\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[24] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[23\] " "Info: Pin MUX_PC\[23\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[23] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[22\] " "Info: Pin MUX_PC\[22\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[22] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[21\] " "Info: Pin MUX_PC\[21\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[21] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[20\] " "Info: Pin MUX_PC\[20\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[20] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[19\] " "Info: Pin MUX_PC\[19\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[19] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[18\] " "Info: Pin MUX_PC\[18\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[18] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[17\] " "Info: Pin MUX_PC\[17\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[17] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[16\] " "Info: Pin MUX_PC\[16\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[16] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[15\] " "Info: Pin MUX_PC\[15\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[15] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[14\] " "Info: Pin MUX_PC\[14\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[14] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[13\] " "Info: Pin MUX_PC\[13\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[13] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[12\] " "Info: Pin MUX_PC\[12\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[12] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[11\] " "Info: Pin MUX_PC\[11\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[11] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[10\] " "Info: Pin MUX_PC\[10\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[10] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[9\] " "Info: Pin MUX_PC\[9\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[9] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[8\] " "Info: Pin MUX_PC\[8\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[8] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[7\] " "Info: Pin MUX_PC\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[7] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[6\] " "Info: Pin MUX_PC\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[6] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[5\] " "Info: Pin MUX_PC\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[4\] " "Info: Pin MUX_PC\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[3\] " "Info: Pin MUX_PC\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[2\] " "Info: Pin MUX_PC\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[1\] " "Info: Pin MUX_PC\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_PC\[0\] " "Info: Pin MUX_PC\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_PC[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[31\] " "Info: Pin MUX_ULA_A\[31\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[31] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[30\] " "Info: Pin MUX_ULA_A\[30\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[30] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[29\] " "Info: Pin MUX_ULA_A\[29\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[29] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[28\] " "Info: Pin MUX_ULA_A\[28\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[28] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[27\] " "Info: Pin MUX_ULA_A\[27\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[27] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[26\] " "Info: Pin MUX_ULA_A\[26\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[26] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[25\] " "Info: Pin MUX_ULA_A\[25\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[25] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[24\] " "Info: Pin MUX_ULA_A\[24\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[24] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[23\] " "Info: Pin MUX_ULA_A\[23\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[23] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[22\] " "Info: Pin MUX_ULA_A\[22\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[22] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[21\] " "Info: Pin MUX_ULA_A\[21\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[21] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[20\] " "Info: Pin MUX_ULA_A\[20\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[20] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[19\] " "Info: Pin MUX_ULA_A\[19\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[19] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[18\] " "Info: Pin MUX_ULA_A\[18\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[18] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[17\] " "Info: Pin MUX_ULA_A\[17\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[17] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 352 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[16\] " "Info: Pin MUX_ULA_A\[16\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[16] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 353 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[15\] " "Info: Pin MUX_ULA_A\[15\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[15] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 354 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[14\] " "Info: Pin MUX_ULA_A\[14\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[14] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[13\] " "Info: Pin MUX_ULA_A\[13\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[13] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 356 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[12\] " "Info: Pin MUX_ULA_A\[12\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[12] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[11\] " "Info: Pin MUX_ULA_A\[11\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[11] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[10\] " "Info: Pin MUX_ULA_A\[10\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[10] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[9\] " "Info: Pin MUX_ULA_A\[9\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[9] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[8\] " "Info: Pin MUX_ULA_A\[8\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[8] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[7\] " "Info: Pin MUX_ULA_A\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[7] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[6\] " "Info: Pin MUX_ULA_A\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[6] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[5\] " "Info: Pin MUX_ULA_A\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[4\] " "Info: Pin MUX_ULA_A\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[3\] " "Info: Pin MUX_ULA_A\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[2\] " "Info: Pin MUX_ULA_A\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[1\] " "Info: Pin MUX_ULA_A\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A\[0\] " "Info: Pin MUX_ULA_A\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 2264 2453 352 "MUX_ULA_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A_CONTROL\[1\] " "Info: Pin MUX_ULA_A_CONTROL\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A_CONTROL[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 424 2032 2274 440 "MUX_ULA_A_CONTROL\[1..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A_CONTROL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_A_CONTROL\[0\] " "Info: Pin MUX_ULA_A_CONTROL\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_A_CONTROL[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 424 2032 2274 440 "MUX_ULA_A_CONTROL\[1..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_A_CONTROL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[31\] " "Info: Pin MUX_ULA_B\[31\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[31] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 372 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[30\] " "Info: Pin MUX_ULA_B\[30\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[30] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 373 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[29\] " "Info: Pin MUX_ULA_B\[29\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[29] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[28\] " "Info: Pin MUX_ULA_B\[28\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[28] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[27\] " "Info: Pin MUX_ULA_B\[27\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[27] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[26\] " "Info: Pin MUX_ULA_B\[26\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[26] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 377 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[25\] " "Info: Pin MUX_ULA_B\[25\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[25] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[24\] " "Info: Pin MUX_ULA_B\[24\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[24] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[23\] " "Info: Pin MUX_ULA_B\[23\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[23] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[22\] " "Info: Pin MUX_ULA_B\[22\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[22] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[21\] " "Info: Pin MUX_ULA_B\[21\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[21] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[20\] " "Info: Pin MUX_ULA_B\[20\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[20] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[19\] " "Info: Pin MUX_ULA_B\[19\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[19] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[18\] " "Info: Pin MUX_ULA_B\[18\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[18] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[17\] " "Info: Pin MUX_ULA_B\[17\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[17] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[16\] " "Info: Pin MUX_ULA_B\[16\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[16] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[15\] " "Info: Pin MUX_ULA_B\[15\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[15] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[14\] " "Info: Pin MUX_ULA_B\[14\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[14] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[13\] " "Info: Pin MUX_ULA_B\[13\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[13] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[12\] " "Info: Pin MUX_ULA_B\[12\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[12] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[11\] " "Info: Pin MUX_ULA_B\[11\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[11] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[10\] " "Info: Pin MUX_ULA_B\[10\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[10] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[9\] " "Info: Pin MUX_ULA_B\[9\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[9] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[8\] " "Info: Pin MUX_ULA_B\[8\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[8] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[7\] " "Info: Pin MUX_ULA_B\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[7] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 396 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[6\] " "Info: Pin MUX_ULA_B\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[6] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[5\] " "Info: Pin MUX_ULA_B\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 398 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[4\] " "Info: Pin MUX_ULA_B\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[3\] " "Info: Pin MUX_ULA_B\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 400 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[2\] " "Info: Pin MUX_ULA_B\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[1\] " "Info: Pin MUX_ULA_B\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B\[0\] " "Info: Pin MUX_ULA_B\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 640 2328 2517 656 "MUX_ULA_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 403 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B_CONTROL\[2\] " "Info: Pin MUX_ULA_B_CONTROL\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B_CONTROL[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 816 2128 2370 832 "MUX_ULA_B_CONTROL\[2..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B_CONTROL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 404 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B_CONTROL\[1\] " "Info: Pin MUX_ULA_B_CONTROL\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B_CONTROL[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 816 2128 2370 832 "MUX_ULA_B_CONTROL\[2..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B_CONTROL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 405 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ULA_B_CONTROL\[0\] " "Info: Pin MUX_ULA_B_CONTROL\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { MUX_ULA_B_CONTROL[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 816 2128 2370 832 "MUX_ULA_B_CONTROL\[2..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_ULA_B_CONTROL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 406 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "next_state\[5\] " "Info: Pin next_state\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { next_state[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -56 488 664 -40 "next_state\[5..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "next_state\[4\] " "Info: Pin next_state\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { next_state[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -56 488 664 -40 "next_state\[5..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "next_state\[3\] " "Info: Pin next_state\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { next_state[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -56 488 664 -40 "next_state\[5..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 409 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "next_state\[2\] " "Info: Pin next_state\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { next_state[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -56 488 664 -40 "next_state\[5..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 410 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "next_state\[1\] " "Info: Pin next_state\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { next_state[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -56 488 664 -40 "next_state\[5..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 411 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "next_state\[0\] " "Info: Pin next_state\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { next_state[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -56 488 664 -40 "next_state\[5..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 412 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[31\] " "Info: Pin PC_OUT\[31\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[31] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 413 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[30\] " "Info: Pin PC_OUT\[30\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[30] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 414 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[29\] " "Info: Pin PC_OUT\[29\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[29] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 415 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[28\] " "Info: Pin PC_OUT\[28\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[28] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 416 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[27\] " "Info: Pin PC_OUT\[27\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[27] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 417 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[26\] " "Info: Pin PC_OUT\[26\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[26] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 418 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[25\] " "Info: Pin PC_OUT\[25\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[25] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 419 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[24\] " "Info: Pin PC_OUT\[24\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[24] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 420 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[23\] " "Info: Pin PC_OUT\[23\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[23] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 421 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[22\] " "Info: Pin PC_OUT\[22\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[22] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 422 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[21\] " "Info: Pin PC_OUT\[21\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[21] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 423 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[20\] " "Info: Pin PC_OUT\[20\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[20] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 424 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[19\] " "Info: Pin PC_OUT\[19\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[19] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 425 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[18\] " "Info: Pin PC_OUT\[18\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[18] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 426 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[17\] " "Info: Pin PC_OUT\[17\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[17] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 427 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[16\] " "Info: Pin PC_OUT\[16\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[16] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 428 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[15\] " "Info: Pin PC_OUT\[15\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[15] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 429 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[14\] " "Info: Pin PC_OUT\[14\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[14] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 430 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[13\] " "Info: Pin PC_OUT\[13\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[13] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 431 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[12\] " "Info: Pin PC_OUT\[12\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[12] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 432 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[11\] " "Info: Pin PC_OUT\[11\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[11] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 433 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[10\] " "Info: Pin PC_OUT\[10\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[10] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 434 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[9\] " "Info: Pin PC_OUT\[9\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[9] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 435 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[8\] " "Info: Pin PC_OUT\[8\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[8] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 436 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[7\] " "Info: Pin PC_OUT\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[7] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 437 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[6\] " "Info: Pin PC_OUT\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[6] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 438 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[5\] " "Info: Pin PC_OUT\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 439 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[4\] " "Info: Pin PC_OUT\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 440 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[3\] " "Info: Pin PC_OUT\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 441 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[2\] " "Info: Pin PC_OUT\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 442 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[1\] " "Info: Pin PC_OUT\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 443 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[0\] " "Info: Pin PC_OUT\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { PC_OUT[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 304 480 248 "PC_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[31\] " "Info: Pin REG_A\[31\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[31] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[30\] " "Info: Pin REG_A\[30\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[30] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[29\] " "Info: Pin REG_A\[29\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[29] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 447 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[28\] " "Info: Pin REG_A\[28\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[28] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[27\] " "Info: Pin REG_A\[27\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[27] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 449 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[26\] " "Info: Pin REG_A\[26\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[26] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[25\] " "Info: Pin REG_A\[25\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[25] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 451 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[24\] " "Info: Pin REG_A\[24\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[24] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 452 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[23\] " "Info: Pin REG_A\[23\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[23] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 453 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[22\] " "Info: Pin REG_A\[22\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[22] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 454 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[21\] " "Info: Pin REG_A\[21\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[21] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 455 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[20\] " "Info: Pin REG_A\[20\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[20] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 456 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[19\] " "Info: Pin REG_A\[19\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[19] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 457 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[18\] " "Info: Pin REG_A\[18\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[18] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 458 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[17\] " "Info: Pin REG_A\[17\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[17] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 459 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[16\] " "Info: Pin REG_A\[16\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[16] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 460 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[15\] " "Info: Pin REG_A\[15\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[15] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 461 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[14\] " "Info: Pin REG_A\[14\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[14] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 462 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[13\] " "Info: Pin REG_A\[13\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[13] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 463 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[12\] " "Info: Pin REG_A\[12\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[12] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 464 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[11\] " "Info: Pin REG_A\[11\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[11] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 465 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[10\] " "Info: Pin REG_A\[10\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[10] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 466 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[9\] " "Info: Pin REG_A\[9\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[9] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 467 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[8\] " "Info: Pin REG_A\[8\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[8] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 468 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[7\] " "Info: Pin REG_A\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[7] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 469 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[6\] " "Info: Pin REG_A\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[6] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 470 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[5\] " "Info: Pin REG_A\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 471 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[4\] " "Info: Pin REG_A\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 472 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[3\] " "Info: Pin REG_A\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 473 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[2\] " "Info: Pin REG_A\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 474 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[1\] " "Info: Pin REG_A\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 475 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A\[0\] " "Info: Pin REG_A\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_A[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 264 1960 2136 280 "REG_A\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 476 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[31\] " "Info: Pin REG_B\[31\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[31] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 477 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[30\] " "Info: Pin REG_B\[30\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[30] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 478 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[29\] " "Info: Pin REG_B\[29\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[29] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 479 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[28\] " "Info: Pin REG_B\[28\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[28] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 480 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[27\] " "Info: Pin REG_B\[27\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[27] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 481 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[26\] " "Info: Pin REG_B\[26\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[26] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[25\] " "Info: Pin REG_B\[25\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[25] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[24\] " "Info: Pin REG_B\[24\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[24] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 484 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[23\] " "Info: Pin REG_B\[23\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[23] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[22\] " "Info: Pin REG_B\[22\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[22] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[21\] " "Info: Pin REG_B\[21\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[21] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 487 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[20\] " "Info: Pin REG_B\[20\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[20] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 488 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[19\] " "Info: Pin REG_B\[19\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[19] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 489 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[18\] " "Info: Pin REG_B\[18\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[18] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[17\] " "Info: Pin REG_B\[17\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[17] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[16\] " "Info: Pin REG_B\[16\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[16] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[15\] " "Info: Pin REG_B\[15\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[15] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 493 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[14\] " "Info: Pin REG_B\[14\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[14] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 494 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[13\] " "Info: Pin REG_B\[13\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[13] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 495 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[12\] " "Info: Pin REG_B\[12\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[12] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 496 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[11\] " "Info: Pin REG_B\[11\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[11] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[10\] " "Info: Pin REG_B\[10\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[10] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 498 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[9\] " "Info: Pin REG_B\[9\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[9] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 499 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[8\] " "Info: Pin REG_B\[8\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[8] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 500 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[7\] " "Info: Pin REG_B\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[7] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 501 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[6\] " "Info: Pin REG_B\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[6] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 502 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[5\] " "Info: Pin REG_B\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 503 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[4\] " "Info: Pin REG_B\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 504 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[3\] " "Info: Pin REG_B\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 505 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[2\] " "Info: Pin REG_B\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 506 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[1\] " "Info: Pin REG_B\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 507 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B\[0\] " "Info: Pin REG_B\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { REG_B[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 576 1976 2152 592 "REG_B\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[7\] " "Info: Pin state\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { state[7] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[6\] " "Info: Pin state\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { state[6] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[5\] " "Info: Pin state\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { state[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[4\] " "Info: Pin state\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { state[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Info: Pin state\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { state[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Info: Pin state\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { state[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Info: Pin state\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { state[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Info: Pin state\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { state[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[31\] " "Info: Pin ULA\[31\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[31] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[30\] " "Info: Pin ULA\[30\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[30] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[29\] " "Info: Pin ULA\[29\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[29] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[28\] " "Info: Pin ULA\[28\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[28] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[27\] " "Info: Pin ULA\[27\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[27] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[26\] " "Info: Pin ULA\[26\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[26] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[25\] " "Info: Pin ULA\[25\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[25] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[24\] " "Info: Pin ULA\[24\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[24] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[23\] " "Info: Pin ULA\[23\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[23] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[22\] " "Info: Pin ULA\[22\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[22] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[21\] " "Info: Pin ULA\[21\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[21] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[20\] " "Info: Pin ULA\[20\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[20] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[19\] " "Info: Pin ULA\[19\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[19] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[18\] " "Info: Pin ULA\[18\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[18] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[17\] " "Info: Pin ULA\[17\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[17] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[16\] " "Info: Pin ULA\[16\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[16] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[15\] " "Info: Pin ULA\[15\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[15] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[14\] " "Info: Pin ULA\[14\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[14] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[13\] " "Info: Pin ULA\[13\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[13] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[12\] " "Info: Pin ULA\[12\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[12] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[11\] " "Info: Pin ULA\[11\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[11] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[10\] " "Info: Pin ULA\[10\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[10] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[9\] " "Info: Pin ULA\[9\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[9] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[8\] " "Info: Pin ULA\[8\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[8] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[7\] " "Info: Pin ULA\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[7] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[6\] " "Info: Pin ULA\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[6] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[5\] " "Info: Pin ULA\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[4\] " "Info: Pin ULA\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[3\] " "Info: Pin ULA\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[2\] " "Info: Pin ULA\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[1\] " "Info: Pin ULA\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA\[0\] " "Info: Pin ULA\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 408 2472 2648 424 "ULA\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OP\[2\] " "Info: Pin ULA_OP\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OP[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 16 2376 2552 32 "ULA_OP\[2..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OP\[1\] " "Info: Pin ULA_OP\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OP[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 16 2376 2552 32 "ULA_OP\[2..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OP\[0\] " "Info: Pin ULA_OP\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OP[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 16 2376 2552 32 "ULA_OP\[2..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[31\] " "Info: Pin ULA_OUT\[31\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[31] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[30\] " "Info: Pin ULA_OUT\[30\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[30] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[29\] " "Info: Pin ULA_OUT\[29\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[29] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[28\] " "Info: Pin ULA_OUT\[28\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[28] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[27\] " "Info: Pin ULA_OUT\[27\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[27] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[26\] " "Info: Pin ULA_OUT\[26\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[26] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[25\] " "Info: Pin ULA_OUT\[25\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[25] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[24\] " "Info: Pin ULA_OUT\[24\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[24] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[23\] " "Info: Pin ULA_OUT\[23\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[23] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[22\] " "Info: Pin ULA_OUT\[22\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[22] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[21\] " "Info: Pin ULA_OUT\[21\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[21] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[20\] " "Info: Pin ULA_OUT\[20\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[20] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[19\] " "Info: Pin ULA_OUT\[19\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[19] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[18\] " "Info: Pin ULA_OUT\[18\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[18] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[17\] " "Info: Pin ULA_OUT\[17\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[17] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[16\] " "Info: Pin ULA_OUT\[16\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[16] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[15\] " "Info: Pin ULA_OUT\[15\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[15] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[14\] " "Info: Pin ULA_OUT\[14\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[14] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[13\] " "Info: Pin ULA_OUT\[13\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[13] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[12\] " "Info: Pin ULA_OUT\[12\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[12] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[11\] " "Info: Pin ULA_OUT\[11\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[11] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[10\] " "Info: Pin ULA_OUT\[10\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[10] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[9\] " "Info: Pin ULA_OUT\[9\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[9] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[8\] " "Info: Pin ULA_OUT\[8\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[8] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[7\] " "Info: Pin ULA_OUT\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[7] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[6\] " "Info: Pin ULA_OUT\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[6] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[5\] " "Info: Pin ULA_OUT\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[5] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[4\] " "Info: Pin ULA_OUT\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[4] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[3\] " "Info: Pin ULA_OUT\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[3] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[2\] " "Info: Pin ULA_OUT\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[2] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[1\] " "Info: Pin ULA_OUT\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[1] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[0\] " "Info: Pin ULA_OUT\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ULA_OUT[0] } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 560 2688 2864 576 "ULA_OUT\[31..0\]" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { clock } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1456 -8 160 1472 "reset" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P23 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN P23 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { clock } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 585 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN N25 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1456 -8 160 1472 "reset" "" } } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 586 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "345 unused 3.3V 0 345 0 " "Info: Number of I/O pins in group: 345 (unused VREF, 3.3V VCCIO, 0 input, 345 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 51 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 42 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 50 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.248 ns register register " "Info: Estimated most critical path is register to register delay of 6.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control_Unit:inst2\|mux_8\[1\] 1 REG LAB_X17_Y15 63 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y15; Fanout = 63; REG Node = 'Control_Unit:inst2\|mux_8\[1\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control_Unit:inst2|mux_8[1] } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.378 ns) 0.725 ns mux8:inst28\|Mux5~0 2 COMB LAB_X19_Y15 4 " "Info: 2: + IC(0.347 ns) + CELL(0.378 ns) = 0.725 ns; Loc. = LAB_X19_Y15; Fanout = 4; COMB Node = 'mux8:inst28\|Mux5~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { Control_Unit:inst2|mux_8[1] mux8:inst28|Mux5~0 } "NODE_NAME" } } { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.053 ns) 1.232 ns Ula32:inst26\|carry_temp\[7\]~2 3 COMB LAB_X18_Y15 4 " "Info: 3: + IC(0.454 ns) + CELL(0.053 ns) = 1.232 ns; Loc. = LAB_X18_Y15; Fanout = 4; COMB Node = 'Ula32:inst26\|carry_temp\[7\]~2'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { mux8:inst28|Mux5~0 Ula32:inst26|carry_temp[7]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.633 ns Ula32:inst26\|carry_temp\[11\]~4 4 COMB LAB_X18_Y15 3 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 1.633 ns; Loc. = LAB_X18_Y15; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[11\]~4'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst26|carry_temp[7]~2 Ula32:inst26|carry_temp[11]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.034 ns Ula32:inst26\|carry_temp\[13\]~5 5 COMB LAB_X18_Y15 3 " "Info: 5: + IC(0.044 ns) + CELL(0.357 ns) = 2.034 ns; Loc. = LAB_X18_Y15; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[13\]~5'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst26|carry_temp[11]~4 Ula32:inst26|carry_temp[13]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.435 ns Ula32:inst26\|carry_temp\[15\]~6 6 COMB LAB_X18_Y15 3 " "Info: 6: + IC(0.044 ns) + CELL(0.357 ns) = 2.435 ns; Loc. = LAB_X18_Y15; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[15\]~6'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst26|carry_temp[13]~5 Ula32:inst26|carry_temp[15]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.836 ns Ula32:inst26\|carry_temp\[17\]~7 7 COMB LAB_X18_Y15 3 " "Info: 7: + IC(0.044 ns) + CELL(0.357 ns) = 2.836 ns; Loc. = LAB_X18_Y15; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[17\]~7'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst26|carry_temp[15]~6 Ula32:inst26|carry_temp[17]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.237 ns Ula32:inst26\|carry_temp\[19\]~8 8 COMB LAB_X18_Y15 3 " "Info: 8: + IC(0.044 ns) + CELL(0.357 ns) = 3.237 ns; Loc. = LAB_X18_Y15; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[19\]~8'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst26|carry_temp[17]~7 Ula32:inst26|carry_temp[19]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.638 ns Ula32:inst26\|carry_temp\[21\]~9 9 COMB LAB_X18_Y15 3 " "Info: 9: + IC(0.044 ns) + CELL(0.357 ns) = 3.638 ns; Loc. = LAB_X18_Y15; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[21\]~9'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst26|carry_temp[19]~8 Ula32:inst26|carry_temp[21]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 4.039 ns Ula32:inst26\|carry_temp\[23\]~10 10 COMB LAB_X18_Y15 3 " "Info: 10: + IC(0.044 ns) + CELL(0.357 ns) = 4.039 ns; Loc. = LAB_X18_Y15; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[23\]~10'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst26|carry_temp[21]~9 Ula32:inst26|carry_temp[23]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 4.440 ns Ula32:inst26\|carry_temp\[25\]~11 11 COMB LAB_X18_Y15 3 " "Info: 11: + IC(0.044 ns) + CELL(0.357 ns) = 4.440 ns; Loc. = LAB_X18_Y15; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[25\]~11'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst26|carry_temp[23]~10 Ula32:inst26|carry_temp[25]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 4.841 ns Ula32:inst26\|carry_temp\[27\]~12 12 COMB LAB_X18_Y15 3 " "Info: 12: + IC(0.044 ns) + CELL(0.357 ns) = 4.841 ns; Loc. = LAB_X18_Y15; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[27\]~12'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst26|carry_temp[25]~11 Ula32:inst26|carry_temp[27]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.242 ns Ula32:inst26\|carry_temp\[29\]~13 13 COMB LAB_X18_Y15 2 " "Info: 13: + IC(0.044 ns) + CELL(0.357 ns) = 5.242 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'Ula32:inst26\|carry_temp\[29\]~13'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst26|carry_temp[27]~12 Ula32:inst26|carry_temp[29]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.643 ns Ula32:inst26\|Mux1~0 14 COMB LAB_X18_Y15 4 " "Info: 14: + IC(0.044 ns) + CELL(0.357 ns) = 5.643 ns; Loc. = LAB_X18_Y15; Fanout = 4; COMB Node = 'Ula32:inst26\|Mux1~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst26|carry_temp[29]~13 Ula32:inst26|Mux1~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.155 ns) 6.248 ns Registrador:inst10\|Saida\[30\] 15 REG LAB_X19_Y15 2 " "Info: 15: + IC(0.450 ns) + CELL(0.155 ns) = 6.248 ns; Loc. = LAB_X19_Y15; Fanout = 2; REG Node = 'Registrador:inst10\|Saida\[30\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.605 ns" { Ula32:inst26|Mux1~0 Registrador:inst10|Saida[30] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.310 ns ( 68.98 % ) " "Info: Total cell delay = 4.310 ns ( 68.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.938 ns ( 31.02 % ) " "Info: Total interconnect delay = 1.938 ns ( 31.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { Control_Unit:inst2|mux_8[1] mux8:inst28|Mux5~0 Ula32:inst26|carry_temp[7]~2 Ula32:inst26|carry_temp[11]~4 Ula32:inst26|carry_temp[13]~5 Ula32:inst26|carry_temp[15]~6 Ula32:inst26|carry_temp[17]~7 Ula32:inst26|carry_temp[19]~8 Ula32:inst26|carry_temp[21]~9 Ula32:inst26|carry_temp[23]~10 Ula32:inst26|carry_temp[25]~11 Ula32:inst26|carry_temp[27]~12 Ula32:inst26|carry_temp[29]~13 Ula32:inst26|Mux1~0 Registrador:inst10|Saida[30] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "345 " "Warning: Found 345 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_WRITE 0 " "Info: Pin \"MEM_WRITE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD_IR 0 " "Info: Pin \"LOAD_IR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_WRITE 0 " "Info: Pin \"PC_WRITE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[15\] 0 " "Info: Pin \"IR15_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[14\] 0 " "Info: Pin \"IR15_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[13\] 0 " "Info: Pin \"IR15_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[12\] 0 " "Info: Pin \"IR15_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[11\] 0 " "Info: Pin \"IR15_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[10\] 0 " "Info: Pin \"IR15_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[9\] 0 " "Info: Pin \"IR15_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[8\] 0 " "Info: Pin \"IR15_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[7\] 0 " "Info: Pin \"IR15_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[6\] 0 " "Info: Pin \"IR15_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[5\] 0 " "Info: Pin \"IR15_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[4\] 0 " "Info: Pin \"IR15_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[3\] 0 " "Info: Pin \"IR15_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[2\] 0 " "Info: Pin \"IR15_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[1\] 0 " "Info: Pin \"IR15_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR15_0\[0\] 0 " "Info: Pin \"IR15_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR20_16\[4\] 0 " "Info: Pin \"IR20_16\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR20_16\[3\] 0 " "Info: Pin \"IR20_16\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR20_16\[2\] 0 " "Info: Pin \"IR20_16\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR20_16\[1\] 0 " "Info: Pin \"IR20_16\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR20_16\[0\] 0 " "Info: Pin \"IR20_16\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR25_21\[4\] 0 " "Info: Pin \"IR25_21\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR25_21\[3\] 0 " "Info: Pin \"IR25_21\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR25_21\[2\] 0 " "Info: Pin \"IR25_21\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR25_21\[1\] 0 " "Info: Pin \"IR25_21\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR25_21\[0\] 0 " "Info: Pin \"IR25_21\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR31_26\[5\] 0 " "Info: Pin \"IR31_26\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR31_26\[4\] 0 " "Info: Pin \"IR31_26\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR31_26\[3\] 0 " "Info: Pin \"IR31_26\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR31_26\[2\] 0 " "Info: Pin \"IR31_26\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR31_26\[1\] 0 " "Info: Pin \"IR31_26\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR31_26\[0\] 0 " "Info: Pin \"IR31_26\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[31\] 0 " "Info: Pin \"MEM_OUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[30\] 0 " "Info: Pin \"MEM_OUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[29\] 0 " "Info: Pin \"MEM_OUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[28\] 0 " "Info: Pin \"MEM_OUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[27\] 0 " "Info: Pin \"MEM_OUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[26\] 0 " "Info: Pin \"MEM_OUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[25\] 0 " "Info: Pin \"MEM_OUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[24\] 0 " "Info: Pin \"MEM_OUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[23\] 0 " "Info: Pin \"MEM_OUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[22\] 0 " "Info: Pin \"MEM_OUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[21\] 0 " "Info: Pin \"MEM_OUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[20\] 0 " "Info: Pin \"MEM_OUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[19\] 0 " "Info: Pin \"MEM_OUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[18\] 0 " "Info: Pin \"MEM_OUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[17\] 0 " "Info: Pin \"MEM_OUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[16\] 0 " "Info: Pin \"MEM_OUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[15\] 0 " "Info: Pin \"MEM_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[14\] 0 " "Info: Pin \"MEM_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[13\] 0 " "Info: Pin \"MEM_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[12\] 0 " "Info: Pin \"MEM_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[11\] 0 " "Info: Pin \"MEM_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[10\] 0 " "Info: Pin \"MEM_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[9\] 0 " "Info: Pin \"MEM_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[8\] 0 " "Info: Pin \"MEM_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[7\] 0 " "Info: Pin \"MEM_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[6\] 0 " "Info: Pin \"MEM_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[5\] 0 " "Info: Pin \"MEM_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[4\] 0 " "Info: Pin \"MEM_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[3\] 0 " "Info: Pin \"MEM_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[2\] 0 " "Info: Pin \"MEM_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[1\] 0 " "Info: Pin \"MEM_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_OUT\[0\] 0 " "Info: Pin \"MEM_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[31\] 0 " "Info: Pin \"MUX_PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[30\] 0 " "Info: Pin \"MUX_PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[29\] 0 " "Info: Pin \"MUX_PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[28\] 0 " "Info: Pin \"MUX_PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[27\] 0 " "Info: Pin \"MUX_PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[26\] 0 " "Info: Pin \"MUX_PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[25\] 0 " "Info: Pin \"MUX_PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[24\] 0 " "Info: Pin \"MUX_PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[23\] 0 " "Info: Pin \"MUX_PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[22\] 0 " "Info: Pin \"MUX_PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[21\] 0 " "Info: Pin \"MUX_PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[20\] 0 " "Info: Pin \"MUX_PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[19\] 0 " "Info: Pin \"MUX_PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[18\] 0 " "Info: Pin \"MUX_PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[17\] 0 " "Info: Pin \"MUX_PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[16\] 0 " "Info: Pin \"MUX_PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[15\] 0 " "Info: Pin \"MUX_PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[14\] 0 " "Info: Pin \"MUX_PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[13\] 0 " "Info: Pin \"MUX_PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[12\] 0 " "Info: Pin \"MUX_PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[11\] 0 " "Info: Pin \"MUX_PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[10\] 0 " "Info: Pin \"MUX_PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[9\] 0 " "Info: Pin \"MUX_PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[8\] 0 " "Info: Pin \"MUX_PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[7\] 0 " "Info: Pin \"MUX_PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[6\] 0 " "Info: Pin \"MUX_PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[5\] 0 " "Info: Pin \"MUX_PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[4\] 0 " "Info: Pin \"MUX_PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[3\] 0 " "Info: Pin \"MUX_PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[2\] 0 " "Info: Pin \"MUX_PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[1\] 0 " "Info: Pin \"MUX_PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_PC\[0\] 0 " "Info: Pin \"MUX_PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[31\] 0 " "Info: Pin \"MUX_ULA_A\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[30\] 0 " "Info: Pin \"MUX_ULA_A\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[29\] 0 " "Info: Pin \"MUX_ULA_A\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[28\] 0 " "Info: Pin \"MUX_ULA_A\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[27\] 0 " "Info: Pin \"MUX_ULA_A\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[26\] 0 " "Info: Pin \"MUX_ULA_A\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[25\] 0 " "Info: Pin \"MUX_ULA_A\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[24\] 0 " "Info: Pin \"MUX_ULA_A\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[23\] 0 " "Info: Pin \"MUX_ULA_A\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[22\] 0 " "Info: Pin \"MUX_ULA_A\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[21\] 0 " "Info: Pin \"MUX_ULA_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[20\] 0 " "Info: Pin \"MUX_ULA_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[19\] 0 " "Info: Pin \"MUX_ULA_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[18\] 0 " "Info: Pin \"MUX_ULA_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[17\] 0 " "Info: Pin \"MUX_ULA_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[16\] 0 " "Info: Pin \"MUX_ULA_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[15\] 0 " "Info: Pin \"MUX_ULA_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[14\] 0 " "Info: Pin \"MUX_ULA_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[13\] 0 " "Info: Pin \"MUX_ULA_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[12\] 0 " "Info: Pin \"MUX_ULA_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[11\] 0 " "Info: Pin \"MUX_ULA_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[10\] 0 " "Info: Pin \"MUX_ULA_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[9\] 0 " "Info: Pin \"MUX_ULA_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[8\] 0 " "Info: Pin \"MUX_ULA_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[7\] 0 " "Info: Pin \"MUX_ULA_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[6\] 0 " "Info: Pin \"MUX_ULA_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[5\] 0 " "Info: Pin \"MUX_ULA_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[4\] 0 " "Info: Pin \"MUX_ULA_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[3\] 0 " "Info: Pin \"MUX_ULA_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[2\] 0 " "Info: Pin \"MUX_ULA_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[1\] 0 " "Info: Pin \"MUX_ULA_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A\[0\] 0 " "Info: Pin \"MUX_ULA_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A_CONTROL\[1\] 0 " "Info: Pin \"MUX_ULA_A_CONTROL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_A_CONTROL\[0\] 0 " "Info: Pin \"MUX_ULA_A_CONTROL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[31\] 0 " "Info: Pin \"MUX_ULA_B\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[30\] 0 " "Info: Pin \"MUX_ULA_B\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[29\] 0 " "Info: Pin \"MUX_ULA_B\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[28\] 0 " "Info: Pin \"MUX_ULA_B\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[27\] 0 " "Info: Pin \"MUX_ULA_B\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[26\] 0 " "Info: Pin \"MUX_ULA_B\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[25\] 0 " "Info: Pin \"MUX_ULA_B\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[24\] 0 " "Info: Pin \"MUX_ULA_B\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[23\] 0 " "Info: Pin \"MUX_ULA_B\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[22\] 0 " "Info: Pin \"MUX_ULA_B\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[21\] 0 " "Info: Pin \"MUX_ULA_B\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[20\] 0 " "Info: Pin \"MUX_ULA_B\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[19\] 0 " "Info: Pin \"MUX_ULA_B\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[18\] 0 " "Info: Pin \"MUX_ULA_B\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[17\] 0 " "Info: Pin \"MUX_ULA_B\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[16\] 0 " "Info: Pin \"MUX_ULA_B\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[15\] 0 " "Info: Pin \"MUX_ULA_B\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[14\] 0 " "Info: Pin \"MUX_ULA_B\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[13\] 0 " "Info: Pin \"MUX_ULA_B\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[12\] 0 " "Info: Pin \"MUX_ULA_B\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[11\] 0 " "Info: Pin \"MUX_ULA_B\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[10\] 0 " "Info: Pin \"MUX_ULA_B\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[9\] 0 " "Info: Pin \"MUX_ULA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[8\] 0 " "Info: Pin \"MUX_ULA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[7\] 0 " "Info: Pin \"MUX_ULA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[6\] 0 " "Info: Pin \"MUX_ULA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[5\] 0 " "Info: Pin \"MUX_ULA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[4\] 0 " "Info: Pin \"MUX_ULA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[3\] 0 " "Info: Pin \"MUX_ULA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[2\] 0 " "Info: Pin \"MUX_ULA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[1\] 0 " "Info: Pin \"MUX_ULA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B\[0\] 0 " "Info: Pin \"MUX_ULA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B_CONTROL\[2\] 0 " "Info: Pin \"MUX_ULA_B_CONTROL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B_CONTROL\[1\] 0 " "Info: Pin \"MUX_ULA_B_CONTROL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ULA_B_CONTROL\[0\] 0 " "Info: Pin \"MUX_ULA_B_CONTROL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "next_state\[5\] 0 " "Info: Pin \"next_state\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "next_state\[4\] 0 " "Info: Pin \"next_state\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "next_state\[3\] 0 " "Info: Pin \"next_state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "next_state\[2\] 0 " "Info: Pin \"next_state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "next_state\[1\] 0 " "Info: Pin \"next_state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "next_state\[0\] 0 " "Info: Pin \"next_state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[31\] 0 " "Info: Pin \"PC_OUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[30\] 0 " "Info: Pin \"PC_OUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[29\] 0 " "Info: Pin \"PC_OUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[28\] 0 " "Info: Pin \"PC_OUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[27\] 0 " "Info: Pin \"PC_OUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[26\] 0 " "Info: Pin \"PC_OUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[25\] 0 " "Info: Pin \"PC_OUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[24\] 0 " "Info: Pin \"PC_OUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[23\] 0 " "Info: Pin \"PC_OUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[22\] 0 " "Info: Pin \"PC_OUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[21\] 0 " "Info: Pin \"PC_OUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[20\] 0 " "Info: Pin \"PC_OUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[19\] 0 " "Info: Pin \"PC_OUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[18\] 0 " "Info: Pin \"PC_OUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[17\] 0 " "Info: Pin \"PC_OUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[16\] 0 " "Info: Pin \"PC_OUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[15\] 0 " "Info: Pin \"PC_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[14\] 0 " "Info: Pin \"PC_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[13\] 0 " "Info: Pin \"PC_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[12\] 0 " "Info: Pin \"PC_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[11\] 0 " "Info: Pin \"PC_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[10\] 0 " "Info: Pin \"PC_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[9\] 0 " "Info: Pin \"PC_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[8\] 0 " "Info: Pin \"PC_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[7\] 0 " "Info: Pin \"PC_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[6\] 0 " "Info: Pin \"PC_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[5\] 0 " "Info: Pin \"PC_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[4\] 0 " "Info: Pin \"PC_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[3\] 0 " "Info: Pin \"PC_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[2\] 0 " "Info: Pin \"PC_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[1\] 0 " "Info: Pin \"PC_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[0\] 0 " "Info: Pin \"PC_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[31\] 0 " "Info: Pin \"REG_A\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[30\] 0 " "Info: Pin \"REG_A\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[29\] 0 " "Info: Pin \"REG_A\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[28\] 0 " "Info: Pin \"REG_A\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[27\] 0 " "Info: Pin \"REG_A\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[26\] 0 " "Info: Pin \"REG_A\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[25\] 0 " "Info: Pin \"REG_A\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[24\] 0 " "Info: Pin \"REG_A\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[23\] 0 " "Info: Pin \"REG_A\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[22\] 0 " "Info: Pin \"REG_A\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[21\] 0 " "Info: Pin \"REG_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[20\] 0 " "Info: Pin \"REG_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[19\] 0 " "Info: Pin \"REG_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[18\] 0 " "Info: Pin \"REG_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[17\] 0 " "Info: Pin \"REG_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[16\] 0 " "Info: Pin \"REG_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[15\] 0 " "Info: Pin \"REG_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[14\] 0 " "Info: Pin \"REG_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[13\] 0 " "Info: Pin \"REG_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[12\] 0 " "Info: Pin \"REG_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[11\] 0 " "Info: Pin \"REG_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[10\] 0 " "Info: Pin \"REG_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[9\] 0 " "Info: Pin \"REG_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[8\] 0 " "Info: Pin \"REG_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[7\] 0 " "Info: Pin \"REG_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[6\] 0 " "Info: Pin \"REG_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[5\] 0 " "Info: Pin \"REG_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[4\] 0 " "Info: Pin \"REG_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[3\] 0 " "Info: Pin \"REG_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[2\] 0 " "Info: Pin \"REG_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[1\] 0 " "Info: Pin \"REG_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A\[0\] 0 " "Info: Pin \"REG_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[31\] 0 " "Info: Pin \"REG_B\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[30\] 0 " "Info: Pin \"REG_B\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[29\] 0 " "Info: Pin \"REG_B\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[28\] 0 " "Info: Pin \"REG_B\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[27\] 0 " "Info: Pin \"REG_B\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[26\] 0 " "Info: Pin \"REG_B\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[25\] 0 " "Info: Pin \"REG_B\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[24\] 0 " "Info: Pin \"REG_B\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[23\] 0 " "Info: Pin \"REG_B\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[22\] 0 " "Info: Pin \"REG_B\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[21\] 0 " "Info: Pin \"REG_B\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[20\] 0 " "Info: Pin \"REG_B\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[19\] 0 " "Info: Pin \"REG_B\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[18\] 0 " "Info: Pin \"REG_B\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[17\] 0 " "Info: Pin \"REG_B\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[16\] 0 " "Info: Pin \"REG_B\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[15\] 0 " "Info: Pin \"REG_B\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[14\] 0 " "Info: Pin \"REG_B\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[13\] 0 " "Info: Pin \"REG_B\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[12\] 0 " "Info: Pin \"REG_B\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[11\] 0 " "Info: Pin \"REG_B\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[10\] 0 " "Info: Pin \"REG_B\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[9\] 0 " "Info: Pin \"REG_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[8\] 0 " "Info: Pin \"REG_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[7\] 0 " "Info: Pin \"REG_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[6\] 0 " "Info: Pin \"REG_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[5\] 0 " "Info: Pin \"REG_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[4\] 0 " "Info: Pin \"REG_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[3\] 0 " "Info: Pin \"REG_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[2\] 0 " "Info: Pin \"REG_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[1\] 0 " "Info: Pin \"REG_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B\[0\] 0 " "Info: Pin \"REG_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[7\] 0 " "Info: Pin \"state\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[6\] 0 " "Info: Pin \"state\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[5\] 0 " "Info: Pin \"state\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[4\] 0 " "Info: Pin \"state\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[3\] 0 " "Info: Pin \"state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[2\] 0 " "Info: Pin \"state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Info: Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Info: Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[31\] 0 " "Info: Pin \"ULA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[30\] 0 " "Info: Pin \"ULA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[29\] 0 " "Info: Pin \"ULA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[28\] 0 " "Info: Pin \"ULA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[27\] 0 " "Info: Pin \"ULA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[26\] 0 " "Info: Pin \"ULA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[25\] 0 " "Info: Pin \"ULA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[24\] 0 " "Info: Pin \"ULA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[23\] 0 " "Info: Pin \"ULA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[22\] 0 " "Info: Pin \"ULA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[21\] 0 " "Info: Pin \"ULA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[20\] 0 " "Info: Pin \"ULA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[19\] 0 " "Info: Pin \"ULA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[18\] 0 " "Info: Pin \"ULA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[17\] 0 " "Info: Pin \"ULA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[16\] 0 " "Info: Pin \"ULA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[15\] 0 " "Info: Pin \"ULA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[14\] 0 " "Info: Pin \"ULA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[13\] 0 " "Info: Pin \"ULA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[12\] 0 " "Info: Pin \"ULA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[11\] 0 " "Info: Pin \"ULA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[10\] 0 " "Info: Pin \"ULA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[9\] 0 " "Info: Pin \"ULA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[8\] 0 " "Info: Pin \"ULA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[7\] 0 " "Info: Pin \"ULA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[6\] 0 " "Info: Pin \"ULA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[5\] 0 " "Info: Pin \"ULA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[4\] 0 " "Info: Pin \"ULA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[3\] 0 " "Info: Pin \"ULA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[2\] 0 " "Info: Pin \"ULA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[1\] 0 " "Info: Pin \"ULA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA\[0\] 0 " "Info: Pin \"ULA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OP\[2\] 0 " "Info: Pin \"ULA_OP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OP\[1\] 0 " "Info: Pin \"ULA_OP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OP\[0\] 0 " "Info: Pin \"ULA_OP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[31\] 0 " "Info: Pin \"ULA_OUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[30\] 0 " "Info: Pin \"ULA_OUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[29\] 0 " "Info: Pin \"ULA_OUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[28\] 0 " "Info: Pin \"ULA_OUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[27\] 0 " "Info: Pin \"ULA_OUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[26\] 0 " "Info: Pin \"ULA_OUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[25\] 0 " "Info: Pin \"ULA_OUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[24\] 0 " "Info: Pin \"ULA_OUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[23\] 0 " "Info: Pin \"ULA_OUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[22\] 0 " "Info: Pin \"ULA_OUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[21\] 0 " "Info: Pin \"ULA_OUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[20\] 0 " "Info: Pin \"ULA_OUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[19\] 0 " "Info: Pin \"ULA_OUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[18\] 0 " "Info: Pin \"ULA_OUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[17\] 0 " "Info: Pin \"ULA_OUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[16\] 0 " "Info: Pin \"ULA_OUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[15\] 0 " "Info: Pin \"ULA_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[14\] 0 " "Info: Pin \"ULA_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[13\] 0 " "Info: Pin \"ULA_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[12\] 0 " "Info: Pin \"ULA_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[11\] 0 " "Info: Pin \"ULA_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[10\] 0 " "Info: Pin \"ULA_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[9\] 0 " "Info: Pin \"ULA_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[8\] 0 " "Info: Pin \"ULA_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[7\] 0 " "Info: Pin \"ULA_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[6\] 0 " "Info: Pin \"ULA_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[5\] 0 " "Info: Pin \"ULA_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[4\] 0 " "Info: Pin \"ULA_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[3\] 0 " "Info: Pin \"ULA_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[2\] 0 " "Info: Pin \"ULA_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[1\] 0 " "Info: Pin \"ULA_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[0\] 0 " "Info: Pin \"ULA_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 16:55:37 2019 " "Info: Processing ended: Wed Oct 16 16:55:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
