{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ControlUnit.v " "Source file: C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ControlUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1581836867950 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1581836867950 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ControlUnit.v " "Source file: C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ControlUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1581836868070 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1581836868070 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ControlUnit.v " "Source file: C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ControlUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1581836868189 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1581836868189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581836868532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581836868532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 16 04:07:48 2020 " "Processing started: Sun Feb 16 04:07:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581836868532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836868532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_mips_uniciclo -c processador_mips_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_mips_uniciclo -c processador_mips_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836868532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581836869171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_5bits " "Found entity 1: Mux4_5bits" {  } { { "Mux4_5bits.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/Mux4_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_32bits " "Found entity 1: Mux2_32bits" {  } { { "Mux2_32bits.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/Mux2_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(13) " "Verilog HDL information at ALU.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ALU.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1581836876039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorsinal26_32.v 1 1 " "Found 1 design units, including 1 entities, in source file extensorsinal26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal26_32 " "Found entity 1: ExtensorSinal26_32" {  } { { "ExtensorSinal26_32.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ExtensorSinal26_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iomodule.v 1 1 " "Found 1 design units, including 1 entities, in source file iomodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 IOModule " "Found entity 1: IOModule" {  } { { "IOModule.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/IOModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_32bits " "Found entity 1: Mux4_32bits" {  } { { "Mux4_32bits.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/Mux4_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorsinal16_32.v 1 1 " "Found 1 design units, including 1 entities, in source file extensorsinal16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal16_32 " "Found entity 1: ExtensorSinal16_32" {  } { { "ExtensorSinal16_32.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ExtensorSinal16_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file conversorbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorBCD " "Found entity 1: ConversorBCD" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file display7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7Segmentos " "Found entity 1: Display7Segmentos" {  } { { "Display7Segmentos.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/Display7Segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaand.v 1 1 " "Found 1 design units, including 1 entities, in source file portaand.v" { { "Info" "ISGN_ENTITY_NAME" "1 PortaAND " "Found entity 1: PortaAND" {  } { { "PortaAND.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/PortaAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(12) " "Verilog HDL information at ControlUnit.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ControlUnit.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1581836876089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/DeBounce.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halt.v 1 1 " "Found 1 design units, including 1 entities, in source file halt.v" { { "Info" "ISGN_ENTITY_NAME" "1 Halt " "Found entity 1: Halt" {  } { { "Halt.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/Halt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "DivisorClock.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/DivisorClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/StateMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836876115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836876115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "und_milhao7 CPU.v(79) " "Verilog HDL Implicit Net warning at CPU.v(79): created implicit net for \"und_milhao7\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dez_milhao7 CPU.v(80) " "Verilog HDL Implicit Net warning at CPU.v(80): created implicit net for \"dez_milhao7\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581836876191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:ClkDiv " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:ClkDiv\"" {  } { { "CPU.v" "ClkDiv" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CRTL " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CRTL\"" {  } { { "CPU.v" "CRTL" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876199 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ControlUnit.v(387) " "Verilog HDL Case Statement warning at ControlUnit.v(387): case item expression covers a value already covered by a previous case item" {  } { { "ControlUnit.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ControlUnit.v" 387 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1581836876204 "|CPU|ControlUnit:CRTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:stm " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:stm\"" {  } { { "CPU.v" "stm" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:ContadorPrograma " "Elaborating entity \"PC\" for hierarchy \"PC:ContadorPrograma\"" {  } { { "CPU.v" "ContadorPrograma" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:IncrementaPC " "Elaborating entity \"ADD\" for hierarchy \"ADD:IncrementaPC\"" {  } { { "CPU.v" "IncrementaPC" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:MemoriaInstrucao " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:MemoriaInstrucao\"" {  } { { "CPU.v" "MemoriaInstrucao" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876232 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 255 InstructionMemory.v(12) " "Verilog HDL warning at InstructionMemory.v(12): number of words (0) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/InstructionMemory.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1581836876235 "|CPU|InstructionMemory:MemoriaInstrucao"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 InstructionMemory.v(8) " "Net \"rom.data_a\" at InstructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/InstructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581836876235 "|CPU|InstructionMemory:MemoriaInstrucao"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 InstructionMemory.v(8) " "Net \"rom.waddr_a\" at InstructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/InstructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581836876235 "|CPU|InstructionMemory:MemoriaInstrucao"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 InstructionMemory.v(8) " "Net \"rom.we_a\" at InstructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/InstructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581836876235 "|CPU|InstructionMemory:MemoriaInstrucao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_5bits Mux4_5bits:MuxBancoRegistrador " "Elaborating entity \"Mux4_5bits\" for hierarchy \"Mux4_5bits:MuxBancoRegistrador\"" {  } { { "CPU.v" "MuxBancoRegistrador" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:BancoRegistradores " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:BancoRegistradores\"" {  } { { "CPU.v" "BancoRegistradores" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorSinal16_32 ExtensorSinal16_32:Extensor16a32 " "Elaborating entity \"ExtensorSinal16_32\" for hierarchy \"ExtensorSinal16_32:Extensor16a32\"" {  } { { "CPU.v" "Extensor16a32" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorSinal26_32 ExtensorSinal26_32:Extensor26a32 " "Elaborating entity \"ExtensorSinal26_32\" for hierarchy \"ExtensorSinal26_32:Extensor26a32\"" {  } { { "CPU.v" "Extensor26a32" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_32bits Mux2_32bits:MuxEntradaULA " "Elaborating entity \"Mux2_32bits\" for hierarchy \"Mux2_32bits:MuxEntradaULA\"" {  } { { "CPU.v" "MuxEntradaULA" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ULA " "Elaborating entity \"ALU\" for hierarchy \"ALU:ULA\"" {  } { { "CPU.v" "ULA" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortaAND PortaAND:ANDPort " "Elaborating entity \"PortaAND\" for hierarchy \"PortaAND:ANDPort\"" {  } { { "CPU.v" "ANDPort" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:MemoriaDados " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:MemoriaDados\"" {  } { { "CPU.v" "MemoriaDados" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOModule IOModule:EntradaSaida " "Elaborating entity \"IOModule\" for hierarchy \"IOModule:EntradaSaida\"" {  } { { "CPU.v" "EntradaSaida" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_32bits Mux4_32bits:MuxWriteRegister " "Elaborating entity \"Mux4_32bits\" for hierarchy \"Mux4_32bits:MuxWriteRegister\"" {  } { { "CPU.v" "MuxWriteRegister" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorBCD ConversorBCD:BCDConverterPC " "Elaborating entity \"ConversorBCD\" for hierarchy \"ConversorBCD:BCDConverterPC\"" {  } { { "CPU.v" "BCDConverterPC" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(64) " "Verilog HDL assignment warning at ConversorBCD.v(64): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581836876305 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(61) " "Verilog HDL assignment warning at ConversorBCD.v(61): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581836876305 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(58) " "Verilog HDL assignment warning at ConversorBCD.v(58): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581836876305 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(55) " "Verilog HDL assignment warning at ConversorBCD.v(55): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581836876305 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(52) " "Verilog HDL assignment warning at ConversorBCD.v(52): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581836876305 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(49) " "Verilog HDL assignment warning at ConversorBCD.v(49): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581836876305 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(46) " "Verilog HDL assignment warning at ConversorBCD.v(46): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581836876305 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(43) " "Verilog HDL assignment warning at ConversorBCD.v(43): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581836876305 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7Segmentos Display7Segmentos:unidade7segPC " "Elaborating entity \"Display7Segmentos\" for hierarchy \"Display7Segmentos:unidade7segPC\"" {  } { { "CPU.v" "unidade7segPC" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836876310 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterBank:BancoRegistradores\|registers " "RAM logic \"RegisterBank:BancoRegistradores\|registers\" is uninferred due to asynchronous read logic" {  } { { "RegisterBank.v" "registers" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/RegisterBank.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1581836876757 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1581836876757 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/processador_mips_uniciclo.ram0_InstructionMemory_d1968ec4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/processador_mips_uniciclo.ram0_InstructionMemory_d1968ec4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1581836876762 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/processador_mips_uniciclo.ram0_RegisterBank_879234cc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/processador_mips_uniciclo.ram0_RegisterBank_879234cc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1581836876944 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:MemoriaDados\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:MemoriaDados\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581836876984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581836876984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581836876984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581836876984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581836876984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581836876984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581836876984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581836876984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581836876984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581836876984 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1581836876984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836877082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581836877082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581836877082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581836877082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581836877082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581836877082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581836877082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581836877082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581836877082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581836877082 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581836877082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vf31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vf31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vf31 " "Found entity 1: altsyncram_vf31" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581836877136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836877136 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a0 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a1 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a2 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a3 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a4 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a5 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a6 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a7 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a8 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a9 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a10 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a11 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a12 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a13 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a14 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a15 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a16 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a17 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a18 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a19 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a20 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a21 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a22 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a23 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a24 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a25 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a26 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a27 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a28 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a29 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a30 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a31 " "Synthesized away node \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\|altsyncram_vf31:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_vf31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_vf31.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836877303 "|CPU|DataMemory:MemoriaDados|altsyncram:ram_rtl_0|altsyncram_vf31:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1581836877303 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1581836877303 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581836877397 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "inputInst GND " "Pin \"inputInst\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|inputInst"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputInst GND " "Pin \"outputInst\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|outputInst"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg GND " "Pin \"neg\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|neg"} { "Warning" "WMLS_MLS_STUCK_PIN" "dezena7\[0\] VCC " "Pin \"dezena7\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dezena7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dezena7\[1\] GND " "Pin \"dezena7\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dezena7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dezena7\[2\] GND " "Pin \"dezena7\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dezena7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dezena7\[3\] GND " "Pin \"dezena7\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dezena7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dezena7\[4\] GND " "Pin \"dezena7\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dezena7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dezena7\[5\] GND " "Pin \"dezena7\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dezena7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dezena7\[6\] GND " "Pin \"dezena7\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dezena7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "unidade7\[0\] VCC " "Pin \"unidade7\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|unidade7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "unidade7\[1\] GND " "Pin \"unidade7\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|unidade7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "unidade7\[2\] GND " "Pin \"unidade7\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|unidade7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "unidade7\[3\] GND " "Pin \"unidade7\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|unidade7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "unidade7\[4\] GND " "Pin \"unidade7\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|unidade7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "unidade7\[5\] GND " "Pin \"unidade7\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|unidade7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "unidade7\[6\] GND " "Pin \"unidade7\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|unidade7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "centena7\[0\] VCC " "Pin \"centena7\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|centena7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "centena7\[1\] GND " "Pin \"centena7\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|centena7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "centena7\[2\] GND " "Pin \"centena7\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|centena7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "centena7\[3\] GND " "Pin \"centena7\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|centena7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "centena7\[4\] GND " "Pin \"centena7\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|centena7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "centena7\[5\] GND " "Pin \"centena7\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|centena7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "centena7\[6\] GND " "Pin \"centena7\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|centena7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "und_milhar7\[0\] VCC " "Pin \"und_milhar7\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|und_milhar7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "und_milhar7\[1\] GND " "Pin \"und_milhar7\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|und_milhar7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "und_milhar7\[2\] GND " "Pin \"und_milhar7\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|und_milhar7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "und_milhar7\[3\] GND " "Pin \"und_milhar7\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|und_milhar7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "und_milhar7\[4\] GND " "Pin \"und_milhar7\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|und_milhar7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "und_milhar7\[5\] GND " "Pin \"und_milhar7\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|und_milhar7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "und_milhar7\[6\] GND " "Pin \"und_milhar7\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|und_milhar7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dez_milhar7\[0\] VCC " "Pin \"dez_milhar7\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dez_milhar7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dez_milhar7\[1\] GND " "Pin \"dez_milhar7\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dez_milhar7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dez_milhar7\[2\] GND " "Pin \"dez_milhar7\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dez_milhar7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dez_milhar7\[3\] GND " "Pin \"dez_milhar7\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dez_milhar7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dez_milhar7\[4\] GND " "Pin \"dez_milhar7\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dez_milhar7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dez_milhar7\[5\] GND " "Pin \"dez_milhar7\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dez_milhar7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dez_milhar7\[6\] GND " "Pin \"dez_milhar7\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|dez_milhar7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cent_milhar7\[0\] VCC " "Pin \"cent_milhar7\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|cent_milhar7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cent_milhar7\[1\] GND " "Pin \"cent_milhar7\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|cent_milhar7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cent_milhar7\[2\] GND " "Pin \"cent_milhar7\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|cent_milhar7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cent_milhar7\[3\] GND " "Pin \"cent_milhar7\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|cent_milhar7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cent_milhar7\[4\] GND " "Pin \"cent_milhar7\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|cent_milhar7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cent_milhar7\[5\] GND " "Pin \"cent_milhar7\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|cent_milhar7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cent_milhar7\[6\] GND " "Pin \"cent_milhar7\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581836877631 "|CPU|cent_milhar7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581836877631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581836877694 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "992 " "992 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581836878176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/output_files/processador_mips_uniciclo.map.smsg " "Generated suppressed messages file C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/output_files/processador_mips_uniciclo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836878267 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581836878484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581836878484 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[0\] " "No output dependent on input pin \"inputs\[0\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[15\] " "No output dependent on input pin \"inputs\[15\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[14\] " "No output dependent on input pin \"inputs\[14\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[13\] " "No output dependent on input pin \"inputs\[13\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[12\] " "No output dependent on input pin \"inputs\[12\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[11\] " "No output dependent on input pin \"inputs\[11\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[10\] " "No output dependent on input pin \"inputs\[10\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[9\] " "No output dependent on input pin \"inputs\[9\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[8\] " "No output dependent on input pin \"inputs\[8\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[7\] " "No output dependent on input pin \"inputs\[7\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[6\] " "No output dependent on input pin \"inputs\[6\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[5\] " "No output dependent on input pin \"inputs\[5\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[4\] " "No output dependent on input pin \"inputs\[4\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[3\] " "No output dependent on input pin \"inputs\[3\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[2\] " "No output dependent on input pin \"inputs\[2\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[1\] " "No output dependent on input pin \"inputs\[1\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|inputs[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nhalt " "No output dependent on input pin \"nhalt\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581836878580 "|CPU|nhalt"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581836878580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "421 " "Implemented 421 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581836878581 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581836878581 ""} { "Info" "ICUT_CUT_TM_LCELLS" "343 " "Implemented 343 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581836878581 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581836878581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581836878625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 16 04:07:58 2020 " "Processing ended: Sun Feb 16 04:07:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581836878625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581836878625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581836878625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581836878625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1581836879741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581836879746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 16 04:07:59 2020 " "Processing started: Sun Feb 16 04:07:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581836879746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1581836879746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador_mips_uniciclo -c processador_mips_uniciclo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador_mips_uniciclo -c processador_mips_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1581836879746 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1581836879879 ""}
{ "Info" "0" "" "Project  = processador_mips_uniciclo" {  } {  } 0 0 "Project  = processador_mips_uniciclo" 0 0 "Fitter" 0 0 1581836879879 ""}
{ "Info" "0" "" "Revision = processador_mips_uniciclo" {  } {  } 0 0 "Revision = processador_mips_uniciclo" 0 0 "Fitter" 0 0 1581836879879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581836879956 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processador_mips_uniciclo EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"processador_mips_uniciclo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581836879965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581836880016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581836880016 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1581836880282 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1581836880290 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581836880593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581836880593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581836880593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581836880593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581836880593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581836880593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581836880593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581836880593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581836880593 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1581836880593 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581836880593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581836880593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581836880593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581836880593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581836880593 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1581836880593 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581836880593 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador_mips_uniciclo.sdc " "Synopsys Design Constraints File file not found: 'processador_mips_uniciclo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1581836881425 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1581836881425 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1581836881428 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1581836881428 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1581836881429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581836881454 ""}  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581836881454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorClock:ClkDiv\|clk_out  " "Automatically promoted node DivisorClock:ClkDiv\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581836881454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorClock:ClkDiv\|clk_out~0 " "Destination node DivisorClock:ClkDiv\|clk_out~0" {  } { { "DivisorClock.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/DivisorClock.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581836881454 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1581836881454 ""}  } { { "DivisorClock.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/DivisorClock.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581836881454 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581836881660 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581836881661 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581836881661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581836881661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581836881662 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581836881662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581836881662 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581836881663 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581836881663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1581836881663 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581836881663 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581836881759 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1581836881763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581836883309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581836883405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581836883435 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581836887482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581836887482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581836887695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X58_Y0 X68_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X58_Y0 to location X68_Y11" {  } { { "loc" "" { Generic "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X58_Y0 to location X68_Y11"} { { 12 { 0 ""} 58 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1581836889849 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581836889849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1581836890332 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1581836890332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581836890332 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1581836890425 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581836890441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581836890629 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581836890629 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581836890804 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581836891115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/output_files/processador_mips_uniciclo.fit.smsg " "Generated suppressed messages file C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/output_files/processador_mips_uniciclo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581836891481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5829 " "Peak virtual memory: 5829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581836891839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 16 04:08:11 2020 " "Processing ended: Sun Feb 16 04:08:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581836891839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581836891839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581836891839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581836891839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1581836892811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581836892817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 16 04:08:12 2020 " "Processing started: Sun Feb 16 04:08:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581836892817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1581836892817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador_mips_uniciclo -c processador_mips_uniciclo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador_mips_uniciclo -c processador_mips_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1581836892817 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1581836895031 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1581836895109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581836895423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 16 04:08:15 2020 " "Processing ended: Sun Feb 16 04:08:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581836895423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581836895423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581836895423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1581836895423 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1581836896045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1581836896541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581836896546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 16 04:08:16 2020 " "Processing started: Sun Feb 16 04:08:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581836896546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1581836896546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador_mips_uniciclo -c processador_mips_uniciclo " "Command: quartus_sta processador_mips_uniciclo -c processador_mips_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1581836896546 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1581836896679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1581836897108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581836897159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581836897159 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador_mips_uniciclo.sdc " "Synopsys Design Constraints File file not found: 'processador_mips_uniciclo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1581836897519 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1581836897520 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:ClkDiv\|clk_out DivisorClock:ClkDiv\|clk_out " "create_clock -period 1.000 -name DivisorClock:ClkDiv\|clk_out DivisorClock:ClkDiv\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581836897520 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50M clk50M " "create_clock -period 1.000 -name clk50M clk50M" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581836897520 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581836897520 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1581836897522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581836897522 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1581836897523 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581836897540 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1581836897554 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581836897554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.113 " "Worst-case setup slack is -4.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.113            -104.355 clk50M  " "   -4.113            -104.355 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.280             -48.098 DivisorClock:ClkDiv\|clk_out  " "   -2.280             -48.098 DivisorClock:ClkDiv\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581836897556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.544 " "Worst-case hold slack is 0.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 DivisorClock:ClkDiv\|clk_out  " "    0.544               0.000 DivisorClock:ClkDiv\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 clk50M  " "    0.616               0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581836897560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581836897563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581836897567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clk50M  " "   -3.000             -45.405 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -41.120 DivisorClock:ClkDiv\|clk_out  " "   -1.285             -41.120 DivisorClock:ClkDiv\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581836897570 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581836897625 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581836897642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581836897844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581836897884 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1581836897893 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581836897893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.712 " "Worst-case setup slack is -3.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.712             -93.010 clk50M  " "   -3.712             -93.010 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.908             -39.342 DivisorClock:ClkDiv\|clk_out  " "   -1.908             -39.342 DivisorClock:ClkDiv\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581836897901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.492 " "Worst-case hold slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 DivisorClock:ClkDiv\|clk_out  " "    0.492               0.000 DivisorClock:ClkDiv\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 clk50M  " "    0.565               0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581836897910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581836897918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581836897926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clk50M  " "   -3.000             -45.405 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -41.120 DivisorClock:ClkDiv\|clk_out  " "   -1.285             -41.120 DivisorClock:ClkDiv\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836897933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581836897933 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581836897988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581836898055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1581836898056 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581836898056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.550 " "Worst-case setup slack is -1.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836898064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836898064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550             -31.454 clk50M  " "   -1.550             -31.454 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836898064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -8.516 DivisorClock:ClkDiv\|clk_out  " "   -0.646              -8.516 DivisorClock:ClkDiv\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836898064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581836898064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836898072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836898072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 DivisorClock:ClkDiv\|clk_out  " "    0.246               0.000 DivisorClock:ClkDiv\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836898072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 clk50M  " "    0.278               0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836898072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581836898072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581836898079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581836898087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836898095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836898095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.144 clk50M  " "   -3.000             -38.144 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836898095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 DivisorClock:ClkDiv\|clk_out  " "   -1.000             -32.000 DivisorClock:ClkDiv\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581836898095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581836898095 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581836898506 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581836898506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581836898631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 16 04:08:18 2020 " "Processing ended: Sun Feb 16 04:08:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581836898631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581836898631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581836898631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581836898631 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus Prime Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581836899338 ""}
