

================================================================
== Vivado HLS Report for 'dummy_hwhb_generator'
================================================================
* Date:           Thu Aug  7 12:19:23 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        dummy_hwhb_generator
* Solution:       dummy_hwhb_generator
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     64|
|Register         |        -|      -|       1|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       1|     65|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_65  |    or    |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |sensor_bus_address  |  32|          3|   32|         96|
    |sensor_bus_dataout  |  32|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  64|          6|   64|        192|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+-----+-----------+
    |    Name   | FF| Bits| Const Bits|
    +-----------+---+-----+-----------+
    |ap_CS_fsm  |  1|    1|          0|
    +-----------+---+-----+-----------+
    |Total      |  1|    1|          0|
    +-----------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | dummy_hwhb_generator | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | dummy_hwhb_generator | return value |
|ap_start                |  in |    1| ap_ctrl_hs | dummy_hwhb_generator | return value |
|ap_done                 | out |    1| ap_ctrl_hs | dummy_hwhb_generator | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | dummy_hwhb_generator | return value |
|ap_ready                | out |    1| ap_ctrl_hs | dummy_hwhb_generator | return value |
|sensor_bus_req_din      | out |    1|   ap_bus   |      sensor_bus      |    pointer   |
|sensor_bus_req_full_n   |  in |    1|   ap_bus   |      sensor_bus      |    pointer   |
|sensor_bus_req_write    | out |    1|   ap_bus   |      sensor_bus      |    pointer   |
|sensor_bus_rsp_empty_n  |  in |    1|   ap_bus   |      sensor_bus      |    pointer   |
|sensor_bus_rsp_read     | out |    1|   ap_bus   |      sensor_bus      |    pointer   |
|sensor_bus_address      | out |   32|   ap_bus   |      sensor_bus      |    pointer   |
|sensor_bus_datain       |  in |   32|   ap_bus   |      sensor_bus      |    pointer   |
|sensor_bus_dataout      | out |   32|   ap_bus   |      sensor_bus      |    pointer   |
|sensor_bus_size         | out |   32|   ap_bus   |      sensor_bus      |    pointer   |
|debug1                  |  in |   32|   ap_none  |        debug1        |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

