

================================================================
== Vitis HLS Report for 'insert_sort'
================================================================
* Date:           Thu May 22 09:26:21 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        insert_sort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.124 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_4_1  |        ?|        ?|         ?|          -|          -|  10239|        no|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'j_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:3]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln4 = store i14 1, i14 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 12 'store' 'store_ln4' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln4 = br void %VITIS_LOOP_7_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 13 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i14 %j"   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.65ns)   --->   "%icmp_ln4 = icmp_eq  i14 %i, i14 10240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 15 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10239, i64 10239, i64 10239"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %VITIS_LOOP_7_2.split, void %for.end" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 17 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i14 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 18 'zext' 'zext_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 19 'getelementptr' 'A_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.24ns)   --->   "%A_load = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 20 'load' 'A_load' <Predicate = (!icmp_ln4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_2 : Operation 21 [1/1] (0.76ns)   --->   "%add_ln4 = add i14 %i, i14 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 21 'add' 'add_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln4 = store i14 %add_ln4, i14 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 22 'store' 'store_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.38>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:13]   --->   Operation 23 'ret' 'ret_ln13' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 24 [1/2] (1.24ns)   --->   "%A_load = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 24 'load' 'A_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 25 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 26 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.75ns)   --->   "%icmp_ln7 = icmp_eq  i23 %trunc_ln7, i23 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 27 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%item = bitcast i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 28 'bitcast' 'item' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [2/2] (0.38ns)   --->   "%call_ln5 = call void @insert_sort_Pipeline_VITIS_LOOP_7_2, i14 %i, i32 %A, i31 %trunc_ln5, i1 %icmp_ln7, i32 %item, i14 %j_1_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 29 'call' 'call_ln5' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln5 = call void @insert_sort_Pipeline_VITIS_LOOP_7_2, i14 %i, i32 %A, i31 %trunc_ln5, i1 %icmp_ln7, i32 %item, i14 %j_1_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 30 'call' 'call_ln5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.24>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 31 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%j_1_loc_load = load i14 %j_1_loc"   --->   Operation 32 'load' 'j_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i14 %j_1_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:11]   --->   Operation 33 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:11]   --->   Operation 34 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (1.24ns)   --->   "%store_ln11 = store i32 %A_load, i14 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:11]   --->   Operation 35 'store' 'store_ln11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln4 = br void %VITIS_LOOP_7_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 36 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('j') [2]  (0 ns)
	'store' operation ('store_ln4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4) of constant 1 on local variable 'j' [7]  (0.387 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'j' [10]  (0 ns)
	'getelementptr' operation ('A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5) [17]  (0 ns)
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5) on array 'A' [18]  (1.25 ns)

 <State 3>: 2ns
The critical path consists of the following:
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5) on array 'A' [18]  (1.25 ns)
	'icmp' operation ('icmp_ln7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7) [22]  (0.756 ns)

 <State 4>: 0.387ns
The critical path consists of the following:
	'call' operation ('call_ln5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5) to 'insert_sort_Pipeline_VITIS_LOOP_7_2' [23]  (0.387 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.25ns
The critical path consists of the following:
	'load' operation ('j_1_loc_load') on local variable 'j_1_loc' [24]  (0 ns)
	'getelementptr' operation ('A_addr_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:11) [26]  (0 ns)
	'store' operation ('store_ln11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:11) of variable 'A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5 on array 'A' [27]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
