read -sv run_verilog_mid/adder_32b_10_96_439b96d488e766f819e122bc8ef6ee34.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_96_439b96d488e766f819e122bc8ef6ee34_yosys.v
