// Seed: 1324057803
module module_0 (
    input wire id_0
    , id_13,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    output wor id_6,
    output wire id_7,
    input wire id_8,
    output supply1 id_9,
    output uwire id_10,
    input supply1 id_11
);
  logic id_14;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri  id_0,
    output wire id_1
    , id_6,
    input  tri  id_2,
    output tri0 id_3,
    output tri1 id_4
);
  assign id_6 = id_6;
  or primCall (id_1, id_2, id_6);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4,
      id_4,
      id_2,
      id_1,
      id_4,
      id_2
  );
endmodule
