# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pwm/nvidia,tegra20-pwm.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: NVIDIA Tegra PWFM controller

maintainers:
  - Thierry Reding <thierry.reding@gmail.com>
  - Jon Hunter <jonathanh@nvidia.com>

properties:
  compatible:
    oneOf:
      - items:
          - const: nvidia,tegra20-pwm

      - items:
          - enum:
              - nvidia,tegra30-pwm
              - nvidia,tegra114-pwm
              - nvidia,tegra124-pwm
              - nvidia,tegra132-pwm
              - nvidia,tegra210-pwm
          - enum:
              - nvidia,tegra20-pwm

      - items:
          - const: nvidia,tegra186-pwm

      - items:
          - const: nvidia,tegra194-pwm
          - const: nvidia,tegra186-pwm

  reg:
    maxItems: 1

  clocks:
    items:
      - description: module clock

  clock-names:
    items:
      - const: pwm

  resets:
    items:
      - description: module reset

  reset-names:
    items:
      - const: pwm

  "#pwm-cells":
    const: 2

  pinctrl-names:
    items:
      - const: default
      - const: sleep

  pinctrl-0:
    description: configuration for the default/active state

  pinctrl-1:
    description: configuration for the sleep state

  operating-points-v2:
    $ref: "/schemas/types.yaml#/definitions/phandle"

  power-domains:
    items:
      - description: phandle to the core power domain

allOf:
  - $ref: pwm.yaml

required:
  - compatible
  - reg
  - clocks
  - resets
  - reset-names

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/tegra20-car.h>

    pwm: pwm@7000a000 {
        compatible = "nvidia,tegra20-pwm";
        reg = <0x7000a000 0x100>;
        #pwm-cells = <2>;
        clocks = <&tegra_car TEGRA20_CLK_PWM>;
        resets = <&tegra_car 17>;
        reset-names = "pwm";
    };

  # Example with the pin configuration for suspend and resume:
  # ==========================================================
  # Suppose pin PE7 (On Tegra210) interfaced with the regulator device and it requires PWM output
  # to be tristated when system enters suspend.
  - |
    #include <dt-bindings/clock/tegra210-car.h>
    #include <dt-bindings/pinctrl/pinctrl-tegra.h>

    pinmux@700008d4 {
        compatible = "nvidia,tegra210-pinmux";
        reg = <0x700008d4 0x29c>, /* Pad control registers */
              <0x70003000 0x294>; /* Mux registers */

        pwm_active_state: pwm_active_state {
            pe7 {
                nvidia,pins = "pe7";
                nvidia,tristate = <TEGRA_PIN_DISABLE>;
            };
        };

        pwm_sleep_state: pwm_sleep_state {
            pe7 {
                nvidia,pins = "pe7";
                nvidia,tristate = <TEGRA_PIN_ENABLE>;
            };
        };
    };

    pwm@7000a000 {
        compatible = "nvidia,tegra210-pwm", "nvidia,tegra20-pwm";
        reg = <0x7000a000 0x100>;
        clocks = <&tegra_car TEGRA210_CLK_PWM>;
        clock-names = "pwm";
        resets = <&tegra_car 17>;
        reset-names = "pwm";
        #pwm-cells = <2>;
        pinctrl-names = "default", "sleep";
        pinctrl-0 = <&pwm_active_state>;
        pinctrl-1 = <&pwm_sleep_state>;
    };
