// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module linear_forward_no_mu (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_V_address0,
        input_0_V_ce0,
        input_0_V_q0,
        output_0_V_address0,
        output_0_V_ce0,
        output_0_V_we0,
        output_0_V_d0,
        output_0_V_q0,
        scales_0_V_read,
        packed_weights_address0,
        packed_weights_ce0,
        packed_weights_q0,
        w_scale_V
);

parameter    ap_ST_fsm_state1 = 84'd1;
parameter    ap_ST_fsm_state2 = 84'd2;
parameter    ap_ST_fsm_state3 = 84'd4;
parameter    ap_ST_fsm_state4 = 84'd8;
parameter    ap_ST_fsm_state5 = 84'd16;
parameter    ap_ST_fsm_state6 = 84'd32;
parameter    ap_ST_fsm_state7 = 84'd64;
parameter    ap_ST_fsm_state8 = 84'd128;
parameter    ap_ST_fsm_state9 = 84'd256;
parameter    ap_ST_fsm_state10 = 84'd512;
parameter    ap_ST_fsm_state11 = 84'd1024;
parameter    ap_ST_fsm_state12 = 84'd2048;
parameter    ap_ST_fsm_state13 = 84'd4096;
parameter    ap_ST_fsm_state14 = 84'd8192;
parameter    ap_ST_fsm_state15 = 84'd16384;
parameter    ap_ST_fsm_state16 = 84'd32768;
parameter    ap_ST_fsm_state17 = 84'd65536;
parameter    ap_ST_fsm_state18 = 84'd131072;
parameter    ap_ST_fsm_state19 = 84'd262144;
parameter    ap_ST_fsm_state20 = 84'd524288;
parameter    ap_ST_fsm_state21 = 84'd1048576;
parameter    ap_ST_fsm_state22 = 84'd2097152;
parameter    ap_ST_fsm_state23 = 84'd4194304;
parameter    ap_ST_fsm_state24 = 84'd8388608;
parameter    ap_ST_fsm_state25 = 84'd16777216;
parameter    ap_ST_fsm_state26 = 84'd33554432;
parameter    ap_ST_fsm_state27 = 84'd67108864;
parameter    ap_ST_fsm_state28 = 84'd134217728;
parameter    ap_ST_fsm_state29 = 84'd268435456;
parameter    ap_ST_fsm_state30 = 84'd536870912;
parameter    ap_ST_fsm_state31 = 84'd1073741824;
parameter    ap_ST_fsm_state32 = 84'd2147483648;
parameter    ap_ST_fsm_state33 = 84'd4294967296;
parameter    ap_ST_fsm_state34 = 84'd8589934592;
parameter    ap_ST_fsm_state35 = 84'd17179869184;
parameter    ap_ST_fsm_state36 = 84'd34359738368;
parameter    ap_ST_fsm_state37 = 84'd68719476736;
parameter    ap_ST_fsm_state38 = 84'd137438953472;
parameter    ap_ST_fsm_state39 = 84'd274877906944;
parameter    ap_ST_fsm_state40 = 84'd549755813888;
parameter    ap_ST_fsm_state41 = 84'd1099511627776;
parameter    ap_ST_fsm_state42 = 84'd2199023255552;
parameter    ap_ST_fsm_state43 = 84'd4398046511104;
parameter    ap_ST_fsm_state44 = 84'd8796093022208;
parameter    ap_ST_fsm_state45 = 84'd17592186044416;
parameter    ap_ST_fsm_state46 = 84'd35184372088832;
parameter    ap_ST_fsm_state47 = 84'd70368744177664;
parameter    ap_ST_fsm_state48 = 84'd140737488355328;
parameter    ap_ST_fsm_state49 = 84'd281474976710656;
parameter    ap_ST_fsm_state50 = 84'd562949953421312;
parameter    ap_ST_fsm_state51 = 84'd1125899906842624;
parameter    ap_ST_fsm_state52 = 84'd2251799813685248;
parameter    ap_ST_fsm_state53 = 84'd4503599627370496;
parameter    ap_ST_fsm_state54 = 84'd9007199254740992;
parameter    ap_ST_fsm_state55 = 84'd18014398509481984;
parameter    ap_ST_fsm_state56 = 84'd36028797018963968;
parameter    ap_ST_fsm_state57 = 84'd72057594037927936;
parameter    ap_ST_fsm_state58 = 84'd144115188075855872;
parameter    ap_ST_fsm_state59 = 84'd288230376151711744;
parameter    ap_ST_fsm_state60 = 84'd576460752303423488;
parameter    ap_ST_fsm_state61 = 84'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 84'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 84'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 84'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 84'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 84'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 84'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 84'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 84'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 84'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 84'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 84'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 84'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 84'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 84'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 84'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 84'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 84'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 84'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 84'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 84'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 84'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 84'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 84'd9671406556917033397649408;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] input_0_V_address0;
output   input_0_V_ce0;
input  [7:0] input_0_V_q0;
output  [10:0] output_0_V_address0;
output   output_0_V_ce0;
output   output_0_V_we0;
output  [39:0] output_0_V_d0;
input  [39:0] output_0_V_q0;
input  [39:0] scales_0_V_read;
output  [19:0] packed_weights_address0;
output   packed_weights_ce0;
input  [7:0] packed_weights_q0;
input  [21:0] w_scale_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] input_0_V_address0;
reg input_0_V_ce0;
reg output_0_V_ce0;
reg output_0_V_we0;
reg[39:0] output_0_V_d0;
reg packed_weights_ce0;

(* fsm_encoding = "none" *) reg   [83:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire  signed [71:0] sext_ln157_fu_186_p1;
reg  signed [71:0] sext_ln157_reg_396;
wire   [10:0] add_ln157_fu_196_p2;
reg   [10:0] add_ln157_reg_404;
wire    ap_CS_fsm_state2;
wire   [20:0] zext_ln1265_fu_207_p1;
reg   [20:0] zext_ln1265_reg_409;
wire   [0:0] icmp_ln157_fu_190_p2;
reg   [10:0] output_0_V_addr_reg_414;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln158_fu_211_p2;
reg   [7:0] packed_weights_load_reg_427;
wire    ap_CS_fsm_state4;
wire   [2:0] add_ln161_1_fu_277_p2;
reg   [2:0] add_ln161_1_reg_435;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln163_fu_314_p2;
reg   [0:0] icmp_ln163_reg_443;
wire   [0:0] icmp_ln161_fu_271_p2;
wire   [0:0] icmp_ln161_1_fu_289_p2;
wire   [0:0] icmp_ln164_fu_320_p2;
reg   [0:0] icmp_ln164_reg_447;
wire   [10:0] add_ln158_fu_336_p2;
wire   [39:0] sub_ln703_fu_354_p2;
reg   [39:0] sub_ln703_reg_466;
wire    ap_CS_fsm_state6;
wire   [39:0] add_ln703_fu_372_p2;
reg   [39:0] add_ln703_reg_471;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg   [10:0] j_0_0_reg_138;
wire    ap_CS_fsm_state84;
reg   [10:0] k_0_0_reg_149;
reg   [2:0] l_0_0_reg_161;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln159_fu_202_p1;
wire  signed [63:0] sext_ln159_fu_262_p1;
wire   [63:0] zext_ln164_fu_326_p1;
wire   [63:0] zext_ln163_fu_331_p1;
wire   [39:0] trunc_ln703_fu_391_p1;
wire   [21:0] mul_ln1148_fu_180_p0;
wire  signed [39:0] mul_ln1148_fu_180_p1;
wire   [60:0] mul_ln1148_fu_180_p2;
wire   [8:0] tmp_56_fu_217_p4;
wire   [19:0] tmp_57_fu_227_p3;
wire   [17:0] tmp_58_fu_239_p3;
wire   [20:0] zext_ln159_1_fu_235_p1;
wire   [20:0] zext_ln159_2_fu_247_p1;
wire   [20:0] sub_ln159_fu_251_p2;
wire   [20:0] add_ln159_fu_257_p2;
wire   [10:0] zext_ln161_fu_267_p1;
wire   [10:0] add_ln161_fu_283_p2;
wire   [2:0] shl_ln162_fu_295_p2;
wire   [7:0] zext_ln162_fu_301_p1;
wire   [7:0] lshr_ln162_fu_305_p2;
wire   [1:0] trunc_ln162_fu_310_p1;
wire   [23:0] shl_ln3_fu_342_p3;
wire  signed [39:0] sext_ln1193_fu_350_p1;
wire   [23:0] shl_ln2_fu_360_p3;
wire  signed [39:0] sext_ln703_fu_368_p1;
wire   [71:0] grp_fu_386_p0;
wire  signed [60:0] grp_fu_386_p1;
wire   [39:0] grp_fu_386_p2;
reg    grp_fu_386_ap_start;
wire    grp_fu_386_ap_done;
reg   [83:0] ap_NS_fsm;
wire   [60:0] mul_ln1148_fu_180_p00;
reg    ap_condition_176;

// power-on initialization
initial begin
#0 ap_CS_fsm = 84'd1;
end

dut_sdiv_72ns_61sg8j #(
    .ID( 1 ),
    .NUM_STAGE( 76 ),
    .din0_WIDTH( 72 ),
    .din1_WIDTH( 61 ),
    .dout_WIDTH( 40 ))
dut_sdiv_72ns_61sg8j_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_386_ap_start),
    .done(grp_fu_386_ap_done),
    .din0(grp_fu_386_p0),
    .din1(grp_fu_386_p1),
    .ce(1'b1),
    .dout(grp_fu_386_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        j_0_0_reg_138 <= add_ln157_reg_404;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_0_0_reg_138 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln161_fu_271_p2 == 1'd1) | (icmp_ln161_1_fu_289_p2 == 1'd0)))) begin
        k_0_0_reg_149 <= add_ln158_fu_336_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln157_fu_190_p2 == 1'd0))) begin
        k_0_0_reg_149 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        l_0_0_reg_161 <= add_ln161_1_reg_435;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l_0_0_reg_161 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln157_reg_404 <= add_ln157_fu_196_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln161_1_reg_435 <= add_ln161_1_fu_277_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln703_reg_471 <= add_ln703_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln161_1_fu_289_p2 == 1'd1) & (icmp_ln161_fu_271_p2 == 1'd0))) begin
        icmp_ln163_reg_443 <= icmp_ln163_fu_314_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln161_1_fu_289_p2 == 1'd1) & (icmp_ln161_fu_271_p2 == 1'd0) & (icmp_ln163_fu_314_p2 == 1'd0))) begin
        icmp_ln164_reg_447 <= icmp_ln164_fu_320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln157_fu_190_p2 == 1'd0))) begin
        output_0_V_addr_reg_414 <= zext_ln159_fu_202_p1;
        zext_ln1265_reg_409[10 : 0] <= zext_ln1265_fu_207_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        packed_weights_load_reg_427 <= packed_weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sext_ln157_reg_396 <= sext_ln157_fu_186_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sub_ln703_reg_466 <= sub_ln703_fu_354_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln157_fu_190_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln157_fu_190_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_386_ap_start = 1'b1;
    end else begin
        grp_fu_386_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_176)) begin
        if ((icmp_ln163_fu_314_p2 == 1'd1)) begin
            input_0_V_address0 = zext_ln163_fu_331_p1;
        end else if (((icmp_ln164_fu_320_p2 == 1'd1) & (icmp_ln163_fu_314_p2 == 1'd0))) begin
            input_0_V_address0 = zext_ln164_fu_326_p1;
        end else begin
            input_0_V_address0 = 'bx;
        end
    end else begin
        input_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln161_1_fu_289_p2 == 1'd1) & (icmp_ln163_fu_314_p2 == 1'd1) & (icmp_ln161_fu_271_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln164_fu_320_p2 == 1'd1) & (icmp_ln161_1_fu_289_p2 == 1'd1) & (icmp_ln161_fu_271_p2 == 1'd0) & (icmp_ln163_fu_314_p2 == 1'd0)))) begin
        input_0_V_ce0 = 1'b1;
    end else begin
        input_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln163_reg_443 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln164_reg_447 == 1'd1) & (icmp_ln163_reg_443 == 1'd0)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln161_1_fu_289_p2 == 1'd1) & (icmp_ln163_fu_314_p2 == 1'd1) & (icmp_ln161_fu_271_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln164_fu_320_p2 == 1'd1) & (icmp_ln161_1_fu_289_p2 == 1'd1) & (icmp_ln161_fu_271_p2 == 1'd0) & (icmp_ln163_fu_314_p2 == 1'd0)))) begin
        output_0_V_ce0 = 1'b1;
    end else begin
        output_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        output_0_V_d0 = trunc_ln703_fu_391_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln163_reg_443 == 1'd1))) begin
        output_0_V_d0 = add_ln703_reg_471;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln164_reg_447 == 1'd1) & (icmp_ln163_reg_443 == 1'd0))) begin
        output_0_V_d0 = sub_ln703_reg_466;
    end else begin
        output_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state84) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln163_reg_443 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln164_reg_447 == 1'd1) & (icmp_ln163_reg_443 == 1'd0)))) begin
        output_0_V_we0 = 1'b1;
    end else begin
        output_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        packed_weights_ce0 = 1'b1;
    end else begin
        packed_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln157_fu_190_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln158_fu_211_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln161_fu_271_p2 == 1'd1) | (icmp_ln161_1_fu_289_p2 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln161_1_fu_289_p2 == 1'd1) & (icmp_ln164_fu_320_p2 == 1'd0) & (icmp_ln161_fu_271_p2 == 1'd0) & (icmp_ln163_fu_314_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln164_fu_320_p2 == 1'd1) & (icmp_ln161_1_fu_289_p2 == 1'd1) & (icmp_ln161_fu_271_p2 == 1'd0) & (icmp_ln163_fu_314_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln157_fu_196_p2 = (j_0_0_reg_138 + 11'd1);

assign add_ln158_fu_336_p2 = (k_0_0_reg_149 + 11'd4);

assign add_ln159_fu_257_p2 = (sub_ln159_fu_251_p2 + zext_ln1265_reg_409);

assign add_ln161_1_fu_277_p2 = (l_0_0_reg_161 + 3'd1);

assign add_ln161_fu_283_p2 = (zext_ln161_fu_267_p1 + k_0_0_reg_149);

assign add_ln703_fu_372_p2 = ($signed(sext_ln703_fu_368_p1) + $signed(output_0_V_q0));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_176 = ((1'b1 == ap_CS_fsm_state5) & (icmp_ln161_1_fu_289_p2 == 1'd1) & (icmp_ln161_fu_271_p2 == 1'd0));
end

assign grp_fu_386_p0 = {{output_0_V_q0}, {32'd0}};

assign grp_fu_386_p1 = sext_ln157_reg_396;

assign icmp_ln157_fu_190_p2 = ((j_0_0_reg_138 == 11'd1536) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_211_p2 = ((k_0_0_reg_149 < 11'd1536) ? 1'b1 : 1'b0);

assign icmp_ln161_1_fu_289_p2 = ((add_ln161_fu_283_p2 < 11'd1536) ? 1'b1 : 1'b0);

assign icmp_ln161_fu_271_p2 = ((l_0_0_reg_161 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln163_fu_314_p2 = ((trunc_ln162_fu_310_p1 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_320_p2 = ((trunc_ln162_fu_310_p1 == 2'd2) ? 1'b1 : 1'b0);

assign lshr_ln162_fu_305_p2 = packed_weights_load_reg_427 >> zext_ln162_fu_301_p1;

assign mul_ln1148_fu_180_p0 = mul_ln1148_fu_180_p00;

assign mul_ln1148_fu_180_p00 = w_scale_V;

assign mul_ln1148_fu_180_p1 = scales_0_V_read;

assign mul_ln1148_fu_180_p2 = ($signed({{1'b0}, {mul_ln1148_fu_180_p0}}) * $signed(mul_ln1148_fu_180_p1));

assign output_0_V_address0 = output_0_V_addr_reg_414;

assign packed_weights_address0 = sext_ln159_fu_262_p1;

assign sext_ln1193_fu_350_p1 = $signed(shl_ln3_fu_342_p3);

assign sext_ln157_fu_186_p1 = $signed(mul_ln1148_fu_180_p2);

assign sext_ln159_fu_262_p1 = $signed(add_ln159_fu_257_p2);

assign sext_ln703_fu_368_p1 = $signed(shl_ln2_fu_360_p3);

assign shl_ln162_fu_295_p2 = l_0_0_reg_161 << 3'd1;

assign shl_ln2_fu_360_p3 = {{input_0_V_q0}, {16'd0}};

assign shl_ln3_fu_342_p3 = {{input_0_V_q0}, {16'd0}};

assign sub_ln159_fu_251_p2 = (zext_ln159_1_fu_235_p1 - zext_ln159_2_fu_247_p1);

assign sub_ln703_fu_354_p2 = ($signed(output_0_V_q0) - $signed(sext_ln1193_fu_350_p1));

assign tmp_56_fu_217_p4 = {{k_0_0_reg_149[10:2]}};

assign tmp_57_fu_227_p3 = {{tmp_56_fu_217_p4}, {11'd0}};

assign tmp_58_fu_239_p3 = {{tmp_56_fu_217_p4}, {9'd0}};

assign trunc_ln162_fu_310_p1 = lshr_ln162_fu_305_p2[1:0];

assign trunc_ln703_fu_391_p1 = grp_fu_386_p2[39:0];

assign zext_ln1265_fu_207_p1 = j_0_0_reg_138;

assign zext_ln159_1_fu_235_p1 = tmp_57_fu_227_p3;

assign zext_ln159_2_fu_247_p1 = tmp_58_fu_239_p3;

assign zext_ln159_fu_202_p1 = j_0_0_reg_138;

assign zext_ln161_fu_267_p1 = l_0_0_reg_161;

assign zext_ln162_fu_301_p1 = shl_ln162_fu_295_p2;

assign zext_ln163_fu_331_p1 = add_ln161_fu_283_p2;

assign zext_ln164_fu_326_p1 = add_ln161_fu_283_p2;

always @ (posedge ap_clk) begin
    zext_ln1265_reg_409[20:11] <= 10'b0000000000;
end

endmodule //linear_forward_no_mu
