{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697251476017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697251476022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 10:44:35 2023 " "Processing started: Sat Oct 14 10:44:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697251476022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697251476022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cal_top -c cal_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off cal_top -c cal_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697251476022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1697251476261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/cal_top/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/cal_top/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "D:/my_file/project_fpga/cal_top/src/uart_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697251482607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697251482607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/cal_top/src/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/cal_top/src/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../src/uart_top.v" "" { Text "D:/my_file/project_fpga/cal_top/src/uart_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697251482608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697251482608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/cal_top/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/cal_top/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../src/uart_rx.v" "" { Text "D:/my_file/project_fpga/cal_top/src/uart_rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697251482610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697251482610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/cal_top/src/showcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/cal_top/src/showcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShowControl " "Found entity 1: ShowControl" {  } { { "../src/showControl.v" "" { Text "D:/my_file/project_fpga/cal_top/src/showControl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697251482612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697251482612 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "keyValue.v(158) " "Verilog HDL syntax error at keyValue.v(158): illegal character in binary number" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 158 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "keyValue.v(159) " "Verilog HDL syntax error at keyValue.v(159): illegal character in binary number" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 159 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "keyValue.v(161) " "Verilog HDL syntax error at keyValue.v(161): illegal character in binary number" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 161 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "keyValue.v(162) " "Verilog HDL syntax error at keyValue.v(162): illegal character in binary number" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 162 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "keyValue.v(163) " "Verilog HDL syntax error at keyValue.v(163): illegal character in binary number" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 163 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "keyValue.v(164) " "Verilog HDL syntax error at keyValue.v(164): illegal character in binary number" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 164 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "keyValue.v(165) " "Verilog HDL syntax error at keyValue.v(165): illegal character in binary number" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 165 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "keyValue.v(167) " "Verilog HDL syntax error at keyValue.v(167): illegal character in binary number" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 167 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "keyValue.v(168) " "Verilog HDL syntax error at keyValue.v(168): illegal character in binary number" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 168 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "keyValue.v(169) " "Verilog HDL syntax error at keyValue.v(169): illegal character in binary number" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 169 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "keyValue.v(171) " "Verilog HDL syntax error at keyValue.v(171): illegal character in binary number" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 171 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "keyValue.v(172) " "Verilog HDL syntax error at keyValue.v(172): illegal character in binary number" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 172 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "KeyValue keyValue.v(6) " "Ignored design unit \"KeyValue\" at keyValue.v(6) due to previous errors" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyValue.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1697251482614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/cal_top/src/keyvalue.v 0 0 " "Found 0 design units, including 0 entities, in source file /my_file/project_fpga/cal_top/src/keyvalue.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697251482615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/cal_top/src/keypress.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/cal_top/src/keypress.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyPress " "Found entity 1: KeyPress" {  } { { "../src/keyPress.v" "" { Text "D:/my_file/project_fpga/cal_top/src/keyPress.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697251482616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697251482616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/cal_top/src/cal_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/cal_top/src/cal_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cal_top " "Found entity 1: cal_top" {  } { { "../src/cal_top.v" "" { Text "D:/my_file/project_fpga/cal_top/src/cal_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697251482618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697251482618 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 13 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697251482684 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 14 10:44:42 2023 " "Processing ended: Sat Oct 14 10:44:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697251482684 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697251482684 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697251482684 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697251482684 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 0 s " "Quartus II Full Compilation was unsuccessful. 15 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697251483283 ""}
