--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLK0_BUF" TS_clk HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Logical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT0_BUF"         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;

 40114940 paths analyzed, 20240 endpoints analyzed, 2567 failing endpoints
 2567 timing errors detected. (2567 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.664ns.
--------------------------------------------------------------------------------

Paths for end point BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y31.WEAL2), 472 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_6 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.816ns (Levels of Logic = 5)
  Clock Path Skew:      0.234ns (1.711 - 1.477)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_6 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y38.BQ         Tcko                  0.471   CPU0/UA_PREG01/DOUT<7>
                                                          CPU0/UA_PREG01/DOUT_6
    SLICE_X39Y40.B1         net (fanout=264)      1.073   CPU0/UA_PREG01/DOUT<6>
    SLICE_X39Y40.COUT       Topcyb                0.501   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<1>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X39Y41.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X39Y41.CMUX       Tcinc                 0.352   CPU0/ua_mux32_dout<22>
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X46Y53.A6         net (fanout=1)        0.871   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X46Y53.A          Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_WB/DOUT
                                                          uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X45Y52.A2         net (fanout=4)        0.781   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X45Y52.A          Tilo                  0.094   N451
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y83.B6         net (fanout=35)       2.362   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y83.B          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL2      net (fanout=1024)     4.499   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        11.816ns (2.230ns logic, 9.586ns route)
                                                          (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_0 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.781ns (Levels of Logic = 5)
  Clock Path Skew:      0.215ns (1.711 - 1.496)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_0 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y38.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<1>
                                                          CPU0/UA_PREG01/DOUT_0
    SLICE_X39Y40.A1         net (fanout=83)       1.051   CPU0/UA_PREG01/DOUT<0>
    SLICE_X39Y40.COUT       Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X39Y41.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X39Y41.CMUX       Tcinc                 0.352   CPU0/ua_mux32_dout<22>
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X46Y53.A6         net (fanout=1)        0.871   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X46Y53.A          Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_WB/DOUT
                                                          uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X45Y52.A2         net (fanout=4)        0.781   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X45Y52.A          Tilo                  0.094   N451
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y83.B6         net (fanout=35)       2.362   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y83.B          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL2      net (fanout=1024)     4.499   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        11.781ns (2.217ns logic, 9.564ns route)
                                                          (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_0 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.756ns (Levels of Logic = 5)
  Clock Path Skew:      0.215ns (1.711 - 1.496)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_0 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y38.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<1>
                                                          CPU0/UA_PREG01/DOUT_0
    SLICE_X35Y40.A2         net (fanout=83)       0.939   CPU0/UA_PREG01/DOUT<0>
    SLICE_X35Y40.COUT       Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X35Y41.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X35Y41.CMUX       Tcinc                 0.352   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X45Y52.C6         net (fanout=1)        0.870   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X45Y52.C          Tilo                  0.094   N451
                                                          uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X45Y52.A1         net (fanout=4)        0.869   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X45Y52.A          Tilo                  0.094   N451
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y83.B6         net (fanout=35)       2.362   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y83.B          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL2      net (fanout=1024)     4.499   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        11.756ns (2.217ns logic, 9.539ns route)
                                                          (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y31.WEAL3), 472 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_6 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.816ns (Levels of Logic = 5)
  Clock Path Skew:      0.234ns (1.711 - 1.477)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_6 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y38.BQ         Tcko                  0.471   CPU0/UA_PREG01/DOUT<7>
                                                          CPU0/UA_PREG01/DOUT_6
    SLICE_X39Y40.B1         net (fanout=264)      1.073   CPU0/UA_PREG01/DOUT<6>
    SLICE_X39Y40.COUT       Topcyb                0.501   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<1>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X39Y41.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X39Y41.CMUX       Tcinc                 0.352   CPU0/ua_mux32_dout<22>
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X46Y53.A6         net (fanout=1)        0.871   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X46Y53.A          Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_WB/DOUT
                                                          uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X45Y52.A2         net (fanout=4)        0.781   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X45Y52.A          Tilo                  0.094   N451
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y83.B6         net (fanout=35)       2.362   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y83.B          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL3      net (fanout=1024)     4.499   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        11.816ns (2.230ns logic, 9.586ns route)
                                                          (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_0 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.781ns (Levels of Logic = 5)
  Clock Path Skew:      0.215ns (1.711 - 1.496)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_0 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y38.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<1>
                                                          CPU0/UA_PREG01/DOUT_0
    SLICE_X39Y40.A1         net (fanout=83)       1.051   CPU0/UA_PREG01/DOUT<0>
    SLICE_X39Y40.COUT       Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X39Y41.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X39Y41.CMUX       Tcinc                 0.352   CPU0/ua_mux32_dout<22>
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X46Y53.A6         net (fanout=1)        0.871   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X46Y53.A          Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_WB/DOUT
                                                          uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X45Y52.A2         net (fanout=4)        0.781   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X45Y52.A          Tilo                  0.094   N451
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y83.B6         net (fanout=35)       2.362   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y83.B          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL3      net (fanout=1024)     4.499   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        11.781ns (2.217ns logic, 9.564ns route)
                                                          (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_0 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.756ns (Levels of Logic = 5)
  Clock Path Skew:      0.215ns (1.711 - 1.496)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_0 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y38.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<1>
                                                          CPU0/UA_PREG01/DOUT_0
    SLICE_X35Y40.A2         net (fanout=83)       0.939   CPU0/UA_PREG01/DOUT<0>
    SLICE_X35Y40.COUT       Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X35Y41.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X35Y41.CMUX       Tcinc                 0.352   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X45Y52.C6         net (fanout=1)        0.870   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X45Y52.C          Tilo                  0.094   N451
                                                          uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X45Y52.A1         net (fanout=4)        0.869   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X45Y52.A          Tilo                  0.094   N451
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y83.B6         net (fanout=35)       2.362   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y83.B          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL3      net (fanout=1024)     4.499   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        11.756ns (2.217ns logic, 9.539ns route)
                                                          (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y31.WEAU2), 472 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_6 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.816ns (Levels of Logic = 5)
  Clock Path Skew:      0.238ns (1.715 - 1.477)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_6 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y38.BQ         Tcko                  0.471   CPU0/UA_PREG01/DOUT<7>
                                                          CPU0/UA_PREG01/DOUT_6
    SLICE_X39Y40.B1         net (fanout=264)      1.073   CPU0/UA_PREG01/DOUT<6>
    SLICE_X39Y40.COUT       Topcyb                0.501   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<1>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X39Y41.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X39Y41.CMUX       Tcinc                 0.352   CPU0/ua_mux32_dout<22>
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X46Y53.A6         net (fanout=1)        0.871   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X46Y53.A          Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_WB/DOUT
                                                          uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X45Y52.A2         net (fanout=4)        0.781   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X45Y52.A          Tilo                  0.094   N451
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y83.B6         net (fanout=35)       2.362   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y83.B          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAU2      net (fanout=1024)     4.499   we
    RAMB36_X0Y31.CLKARDCLKU Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        11.816ns (2.230ns logic, 9.586ns route)
                                                          (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_0 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.781ns (Levels of Logic = 5)
  Clock Path Skew:      0.219ns (1.715 - 1.496)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_0 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y38.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<1>
                                                          CPU0/UA_PREG01/DOUT_0
    SLICE_X39Y40.A1         net (fanout=83)       1.051   CPU0/UA_PREG01/DOUT<0>
    SLICE_X39Y40.COUT       Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X39Y41.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X39Y41.CMUX       Tcinc                 0.352   CPU0/ua_mux32_dout<22>
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X46Y53.A6         net (fanout=1)        0.871   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X46Y53.A          Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_WB/DOUT
                                                          uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X45Y52.A2         net (fanout=4)        0.781   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X45Y52.A          Tilo                  0.094   N451
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y83.B6         net (fanout=35)       2.362   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y83.B          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAU2      net (fanout=1024)     4.499   we
    RAMB36_X0Y31.CLKARDCLKU Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        11.781ns (2.217ns logic, 9.564ns route)
                                                          (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_0 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.756ns (Levels of Logic = 5)
  Clock Path Skew:      0.219ns (1.715 - 1.496)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_0 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y38.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<1>
                                                          CPU0/UA_PREG01/DOUT_0
    SLICE_X35Y40.A2         net (fanout=83)       0.939   CPU0/UA_PREG01/DOUT<0>
    SLICE_X35Y40.COUT       Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X35Y41.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X35Y41.CMUX       Tcinc                 0.352   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X45Y52.C6         net (fanout=1)        0.870   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X45Y52.C          Tilo                  0.094   N451
                                                          uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X45Y52.A1         net (fanout=4)        0.869   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X45Y52.A          Tilo                  0.094   N451
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y83.B6         net (fanout=35)       2.362   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y83.B          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAU2      net (fanout=1024)     4.499   we
    RAMB36_X0Y31.CLKARDCLKU Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        11.756ns (2.217ns logic, 9.539ns route)
                                                          (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_17 (SLICE_X57Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU0/UF_PC/reg1/data_out_17 (FF)
  Destination:          CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (1.456 - 1.318)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU0/UF_PC/reg1/data_out_17 to CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y20.BQ      Tcko                  0.414   CPU0/UF_PC/reg1/data_out<19>
                                                       CPU0/UF_PC/reg1/data_out_17
    SLICE_X57Y19.BX      net (fanout=5)        0.307   CPU0/UF_PC/reg1/data_out<17>
    SLICE_X57Y19.CLK     Tckdi       (-Th)     0.231   CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT<19>
                                                       CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_17
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.183ns logic, 0.307ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_18 (SLICE_X57Y19.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU0/UF_PC/reg1/data_out_18 (FF)
  Destination:          CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (1.456 - 1.318)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU0/UF_PC/reg1/data_out_18 to CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y20.CQ      Tcko                  0.414   CPU0/UF_PC/reg1/data_out<19>
                                                       CPU0/UF_PC/reg1/data_out_18
    SLICE_X57Y19.CX      net (fanout=5)        0.311   CPU0/UF_PC/reg1/data_out<18>
    SLICE_X57Y19.CLK     Tckdi       (-Th)     0.218   CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT<19>
                                                       CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_18
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.196ns logic, 0.311ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6 (SLICE_X17Y59.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6 (FF)
  Destination:          AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.679 - 0.626)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6 to AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y59.CQ      Tcko                  0.414   AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>
                                                       AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6
    SLICE_X17Y59.CX      net (fanout=2)        0.301   AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<6>
    SLICE_X17Y59.CLK     Tckdi       (-Th)     0.218   AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<7>
                                                       AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.196ns logic, 0.301ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X4Y29.CLKARDCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X4Y29.REGCLKARDRCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y0.CLKARDCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      8.332ns|     11.664ns|            0|         2567|            0|     40114940|
| TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|     11.664ns|            0|         2567|            0|     40114940|
|  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|     11.664ns|          N/A|         2567|            0|     40114940|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   11.664|    5.750|    4.672|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2567  Score: 1380668  (Setup/Max: 1380668, Hold: 0)

Constraints cover 40114940 paths, 0 nets, and 34919 connections

Design statistics:
   Minimum period:  11.664ns{1}   (Maximum frequency:  85.734MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 19 14:42:00 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 374 MB



