Analysis & Synthesis report for wishbone_cycy10_soc
Sat Feb 29 15:33:11 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Feb 29 15:33:11 2020           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; wishbone_cycy10_soc                         ;
; Top-level Entity Name              ; wishbone_soc                                ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+--------------------+---------------------+
; Option                                                           ; Setting            ; Default Value       ;
+------------------------------------------------------------------+--------------------+---------------------+
; Device                                                           ; 10CL016YU256C8G    ;                     ;
; Top-level entity name                                            ; wishbone_soc       ; wishbone_cycy10_soc ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V           ;
; Use smart compilation                                            ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                      ; Off                ; Off                 ;
; Restructure Multiplexers                                         ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                 ;
; Preserve fewer node names                                        ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable              ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                         ; Auto               ; Auto                ;
; Safe State Machine                                               ; Off                ; Off                 ;
; Extract Verilog State Machines                                   ; On                 ; On                  ;
; Extract VHDL State Machines                                      ; On                 ; On                  ;
; Ignore Verilog initial constructs                                ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                  ;
; Parallel Synthesis                                               ; On                 ; On                  ;
; DSP Block Balancing                                              ; Auto               ; Auto                ;
; NOT Gate Push-Back                                               ; On                 ; On                  ;
; Power-Up Don't Care                                              ; On                 ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                 ;
; Remove Duplicate Registers                                       ; On                 ; On                  ;
; Ignore CARRY Buffers                                             ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                ; Off                 ;
; Ignore SOFT Buffers                                              ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                 ;
; Optimization Technique                                           ; Balanced           ; Balanced            ;
; Carry Chain Length                                               ; 70                 ; 70                  ;
; Auto Carry Chains                                                ; On                 ; On                  ;
; Auto Open-Drain Pins                                             ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                 ;
; Auto ROM Replacement                                             ; On                 ; On                  ;
; Auto RAM Replacement                                             ; On                 ; On                  ;
; Auto DSP Block Replacement                                       ; On                 ; On                  ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                 ; On                  ;
; Strict RAM Replacement                                           ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                 ;
; Auto RAM Block Balancing                                         ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                 ;
; Auto Resource Sharing                                            ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                 ;
; Timing-Driven Synthesis                                          ; On                 ; On                  ;
; Report Parameter Settings                                        ; On                 ; On                  ;
; Report Source Assignments                                        ; On                 ; On                  ;
; Report Connectivity Checks                                       ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                 ;
; Synchronization Register Chain Length                            ; 2                  ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation  ;
; HDL message level                                                ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                 ;
; Clock MUX Protection                                             ; On                 ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                 ;
; Block Design Naming                                              ; Auto               ; Auto                ;
; SDC constraint protection                                        ; Off                ; Off                 ;
; Synthesis Effort                                                 ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                  ;
+------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Feb 29 15:32:27 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rom_wishbone_simulation.v
    Info (12023): Found entity 1: rom_wishbone_simulation File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/rom_wishbone_simulation.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ram_wishbone.v
    Info (12023): Found entity 1: ram_wishbone File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/ram_wishbone.v Line: 10
Warning (10274): Verilog HDL macro warning at bootloader.v(39): overriding existing definition for macro "DataMemNum", which was defined in "rom_wishbone_simulation.v", line 38 File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/bootloader.v Line: 39
Warning (10274): Verilog HDL macro warning at bootloader.v(40): overriding existing definition for macro "DataMemNumLog2", which was defined in "rom_wishbone_simulation.v", line 39 File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/bootloader.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file bootloader.v
    Info (12023): Found entity 1: bootloader File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/bootloader.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller/wb2sdrc.v
    Info (12023): Found entity 1: wb2sdrc File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/sdram_controller/wb2sdrc.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller/sync_fifo.v
    Info (12023): Found entity 1: sync_fifo File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/sdram_controller/sync_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_xfr_ctl.v
    Info (12023): Found entity 1: sdrc_xfr_ctl File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_top.v
    Info (12023): Found entity 1: sdrc_top File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/sdram_controller/sdrc_top.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_req_gen.v
    Info (12023): Found entity 1: sdrc_req_gen File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/sdram_controller/sdrc_req_gen.v Line: 79
Info (12021): Found 0 design units, including 0 entities, in source file sdram_controller/sdrc_define.v
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_core.v
    Info (12023): Found entity 1: sdrc_core File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/sdram_controller/sdrc_core.v Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bs_convert.v
    Info (12023): Found entity 1: sdrc_bs_convert File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/sdram_controller/sdrc_bs_convert.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bank_fsm.v
    Info (12023): Found entity 1: sdrc_bank_fsm File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bank_ctl.v
    Info (12023): Found entity 1: sdrc_bank_ctl File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/sdram_controller/sdrc_bank_ctl.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller/async_fifo.v
    Info (12023): Found entity 1: async_fifo File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/sdram_controller/async_fifo.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file wishbone_soc.v
    Info (12023): Found entity 1: wishbone_soc File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wishbone_soc.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_wishbone.v
    Info (12023): Found entity 1: rom_wishbone File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/rom_wishbone.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file phy_bus_addr_conv.v
    Info (12023): Found entity 1: phy_bus_addr_conv File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/phy_bus_addr_conv.v Line: 62
Warning (10274): Verilog HDL macro warning at config_string_and_timer.v(39): overriding existing definition for macro "DataMemNum", which was defined in "rom_wishbone_simulation.v", line 38 File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/config_string_and_timer.v Line: 39
Warning (10274): Verilog HDL macro warning at config_string_and_timer.v(40): overriding existing definition for macro "DataMemNumLog2", which was defined in "rom_wishbone_simulation.v", line 39 File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/config_string_and_timer.v Line: 40
Error (10054): Verilog HDL File I/O error at config_string_and_timer.v(98): can't open Verilog Design File "config_string_rom/config_string_rom.v" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/config_string_and_timer.v Line: 98
Error (10112): Ignored design unit "config_string_and_timer" at config_string_and_timer.v(44) due to previous errors File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/config_string_and_timer.v Line: 44
Info (12021): Found 0 design units, including 0 entities, in source file config_string_and_timer.v
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_wb.v
    Info (12023): Found entity 1: uart_wb File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/uart_wb.v Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/uart_transmitter.v Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_top.v
    Info (12023): Found entity 1: uart_top File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/uart_top.v Line: 140
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_tfifo.v
    Info (12023): Found entity 1: uart_tfifo File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/uart_tfifo.v Line: 144
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_sync_flops.v
    Info (12023): Found entity 1: uart_sync_flops File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/uart_sync_flops.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_rfifo.v
    Info (12023): Found entity 1: uart_rfifo File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/uart_rfifo.v Line: 150
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_regs.v
    Info (12023): Found entity 1: uart_regs File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/uart_regs.v Line: 231
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/uart_receiver.v Line: 198
Info (12021): Found 0 design units, including 0 entities, in source file uart/uart_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_debug_if.v
    Info (12023): Found entity 1: uart_debug_if File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/uart_debug_if.v Line: 89
Info (12021): Found 0 design units, including 0 entities, in source file uart/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file uart/raminfr.v
    Info (12023): Found entity 1: raminfr File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/raminfr.v Line: 83
Info (12021): Found 4 design units, including 4 entities, in source file uart/async.v
    Info (12023): Found entity 1: async_transmitter File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/async.v Line: 38
    Info (12023): Found entity 2: async_receiver File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/async.v Line: 99
    Info (12023): Found entity 3: ASSERTION_ERROR File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/async.v Line: 204
    Info (12023): Found entity 4: BaudTickGen File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/uart/async.v Line: 209
Info (12021): Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_top.v
    Info (12023): Found entity 1: wb_conmax_top File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_top.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_slave_if.v
    Info (12023): Found entity 1: wb_conmax_slave_if File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_slave_if.v Line: 61
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(146) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 146
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(147) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 147
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(148) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 148
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(149) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 149
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(150) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 150
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(151) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 151
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(152) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 152
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(153) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 153
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(154) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 154
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(155) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 155
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(156) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 156
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(157) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 157
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(158) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 158
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(159) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 159
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(160) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 160
Warning (10335): Unrecognized synthesis attribute "infer_multibit" at wb_conmax/wb_conmax_rf.v(161) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_rf.v
    Info (12023): Found entity 1: wb_conmax_rf File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_pri_enc.v
    Info (12023): Found entity 1: wb_conmax_pri_enc File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_pri_enc.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_pri_dec.v
    Info (12023): Found entity 1: wb_conmax_pri_dec File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_pri_dec.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_msel.v
    Info (12023): Found entity 1: wb_conmax_msel File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_msel.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_master_if.v
    Info (12023): Found entity 1: wb_conmax_master_if File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_master_if.v Line: 61
Info (12021): Found 0 design units, including 0 entities, in source file wb_conmax/wb_conmax_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_arb.v
    Info (12023): Found entity 1: wb_conmax_arb File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wb_conmax/wb_conmax_arb.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file cpu/wishbone_bus_if.v
    Info (12023): Found entity 1: wishbone_bus_if File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/wishbone_bus_if.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file cpu/regfile.v
    Info (12023): Found entity 1: regfile File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/regfile.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu/pc_reg.v
    Info (12023): Found entity 1: pc_reg File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/pc_reg.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file cpu/openriscv.v
    Info (12023): Found entity 1: openriscv File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/openriscv.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu/mmu_conv.v
    Info (12023): Found entity 1: mmu_conv File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/mmu_conv.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu/mem_wb.v
    Info (12023): Found entity 1: mem_wb File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/mem_wb.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu/mem.v
    Info (12023): Found entity 1: mem File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/mem.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu/llbit_reg.v
    Info (12023): Found entity 1: LLbit_reg File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/llbit_reg.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu/if_id.v
    Info (12023): Found entity 1: if_id File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/if_id.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file cpu/id_ex.v
    Info (12023): Found entity 1: id_ex File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/id_ex.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu/id.v
    Info (12023): Found entity 1: id File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/id.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/ex_mem.v
    Info (12023): Found entity 1: ex_mem File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/ex_mem.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu/ex.v
    Info (12023): Found entity 1: ex File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/ex.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu/div.v
    Info (12023): Found entity 1: div File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/div.v Line: 35
Info (12021): Found 0 design units, including 0 entities, in source file cpu/defines.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/ctrl.v
    Info (12023): Found entity 1: ctrl File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/ctrl.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu/csr.v
    Info (12023): Found entity 1: csr File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/cpu/csr.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file ip_rom.v
    Info (12023): Found entity 1: ip_rom File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/ip_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_ram.v
    Info (12023): Found entity 1: ip_ram File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/ip_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_pll.v
    Info (12023): Found entity 1: ip_pll File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/ip_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file led_wishbone.v
    Info (12023): Found entity 1: led_wishbone File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/led_wishbone.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file wishbone_uart_lite.v
    Info (12023): Found entity 1: wishbone_uart_lite File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/wishbone_uart_lite.v Line: 20
Info (144001): Generated suppressed messages file F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/output_files/wishbone_cycy10_soc.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 21 warnings
    Error: Peak virtual memory: 4749 megabytes
    Error: Processing ended: Sat Feb 29 15:33:11 2020
    Error: Elapsed time: 00:00:44
    Error: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10_os/output_files/wishbone_cycy10_soc.map.smsg.


