

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 30 09:52:18 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LAB1_FIR
* Solution:       FIR_solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.92>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%probe_in_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %probe_in) nounwind" [LAB1_FIR/.settings/fir.c:5]   --->   Operation 3 'read' 'probe_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_in_5_load = load i32* @data_in_5, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 4 'load' 'data_in_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_3 = shl i32 %data_in_5_load, 2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 5 'shl' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_4_3 = sub i32 %tmp_3, %data_in_5_load" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 6 'sub' 'tmp_4_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_in_2_load = load i32* @data_in_2, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 7 'load' 'data_in_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_5 = shl i32 %data_in_2_load, 2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 8 'shl' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_in_1_load = load i32* @data_in_1, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 9 'load' 'data_in_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "store i32 %data_in_1_load, i32* @data_in_2, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_7)   --->   "%tmp_6 = shl i32 %data_in_1_load, 2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 11 'shl' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_4_7 = sub i32 %tmp_6, %data_in_1_load" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 12 'sub' 'tmp_4_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_in_0_load = load i32* @data_in_0, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 13 'load' 'data_in_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "store i32 %data_in_0_load, i32* @data_in_1, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 14 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_7 = shl i32 %data_in_0_load, 1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 15 'shl' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "store i32 %probe_in_read, i32* @data_in_0, align 16" [LAB1_FIR/.settings/fir.c:20]   --->   Operation 16 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp_4_3, %tmp_5" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 17 'add' 'tmp6' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 %probe_in_read, %tmp_7" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 18 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp7 = add i32 %tmp8, %tmp_4_7" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 19 'add' 'tmp7' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 8.74>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %probe_in) nounwind, !map !7"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !13"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [LAB1_FIR/.settings/fir.c:7]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %probe_in, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [LAB1_FIR/.settings/fir.c:8]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%data_in_8_load = load i32* @data_in_8, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 25 'load' 'data_in_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_in_7_load = load i32* @data_in_7, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 26 'load' 'data_in_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i32 %data_in_7_load, i32* @data_in_8, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 27 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = shl i32 %data_in_7_load, 1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 28 'shl' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_in_6_load = load i32* @data_in_6, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 29 'load' 'data_in_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "store i32 %data_in_6_load, i32* @data_in_7, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 30 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = shl i32 %data_in_6_load, 2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 31 'shl' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "store i32 %data_in_5_load, i32* @data_in_6, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data_in_4_load = load i32* @data_in_4, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 33 'load' 'data_in_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "store i32 %data_in_4_load, i32* @data_in_5, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%data_in_3_load = load i32* @data_in_3, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 35 'load' 'data_in_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "store i32 %data_in_3_load, i32* @data_in_4, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = shl i32 %data_in_3_load, 2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 37 'shl' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i32 %data_in_2_load, i32* @data_in_3, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 38 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%tmp1 = add i32 %data_in_3_load, %data_in_8_load" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 39 'add' 'tmp1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_4, %tmp_1" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 40 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp3, %data_in_4_load" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 41 'add' 'tmp2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp2, %tmp1" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 42 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp6, %tmp_2" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 43 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp7, %tmp5" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 44 'add' 'tmp4' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%acc = add nsw i32 %tmp4, %tmp" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 45 'add' 'acc' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i32P(i32* %out_r, i32 %acc) nounwind" [LAB1_FIR/.settings/fir.c:23]   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [LAB1_FIR/.settings/fir.c:24]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.92ns
The critical path consists of the following:
	'load' operation ('data_in_1_load', LAB1_FIR/.settings/fir.c:17) on static variable 'data_in_1' [37]  (0 ns)
	'sub' operation ('tmp_4_7', LAB1_FIR/.settings/fir.c:18) [40]  (2.55 ns)
	'add' operation ('tmp7', LAB1_FIR/.settings/fir.c:21) [52]  (4.37 ns)

 <State 2>: 8.74ns
The critical path consists of the following:
	'load' operation ('data_in_7_load', LAB1_FIR/.settings/fir.c:17) on static variable 'data_in_7' [19]  (0 ns)
	'shl' operation ('tmp_1', LAB1_FIR/.settings/fir.c:18) [21]  (0 ns)
	'add' operation ('tmp3', LAB1_FIR/.settings/fir.c:21) [46]  (0 ns)
	'add' operation ('tmp2', LAB1_FIR/.settings/fir.c:21) [47]  (4.37 ns)
	'add' operation ('tmp', LAB1_FIR/.settings/fir.c:21) [48]  (0 ns)
	'add' operation ('acc', LAB1_FIR/.settings/fir.c:21) [54]  (4.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
