// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ratDecision,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.640000,HLS_SYN_LAT=11,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1767,HLS_SYN_LUT=2994}" *)

module ratDecision (
        ap_clk,
        ap_rst_n,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_st1_fsm_0 = 14'b1;
parameter    ap_ST_st2_fsm_1 = 14'b10;
parameter    ap_ST_st3_fsm_2 = 14'b100;
parameter    ap_ST_st4_fsm_3 = 14'b1000;
parameter    ap_ST_st5_fsm_4 = 14'b10000;
parameter    ap_ST_st6_fsm_5 = 14'b100000;
parameter    ap_ST_st7_fsm_6 = 14'b1000000;
parameter    ap_ST_st8_fsm_7 = 14'b10000000;
parameter    ap_ST_st9_fsm_8 = 14'b100000000;
parameter    ap_ST_st10_fsm_9 = 14'b1000000000;
parameter    ap_ST_st11_fsm_10 = 14'b10000000000;
parameter    ap_ST_st12_fsm_11 = 14'b100000000000;
parameter    ap_ST_st13_fsm_12 = 14'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 14'b10000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv32_FFFFFFFE = 32'b11111111111111111111111111111110;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv13_1000 = 13'b1000000000000;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv13_F0 = 13'b11110000;
parameter    ap_const_lv32_FA = 32'b11111010;
parameter    ap_const_lv13_F00 = 13'b111100000000;
parameter    ap_const_lv13_F = 13'b1111;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (C_S_AXI_AXILITES_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1 : 0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_31;
reg    ap_ready;
wire   [0:0] reset_A_V;
wire   [0:0] reset_V_V;
wire   [0:0] reset_params_V;
wire   [31:0] athresh;
wire   [31:0] vthresh;
wire   [7:0] a_flip;
wire   [7:0] v_flip;
wire   [31:0] a_length;
wire   [31:0] v_length;
wire   [15:0] data;
reg   [31:0] AstimDelay;
reg   [31:0] VstimDelay;
reg   [31:0] ACaptureThresh;
reg   [31:0] VCaptureThresh;
reg   [31:0] v_thresh;
reg   [31:0] a_thresh;
reg   [7:0] aflip;
reg   [7:0] vflip;
reg   [31:0] recentdatapoints_len;
reg   [31:0] recentdatapoints_head_i;
reg   [31:0] recentdatapoints_sum;
reg   [2:0] recentdatapoints_data_address0;
reg    recentdatapoints_data_ce0;
reg    recentdatapoints_data_we0;
wire   [15:0] recentdatapoints_data_q0;
reg   [31:0] AbeatDelay;
reg   [31:0] VbeatDelay;
reg   [31:0] VbeatFallDelay;
reg   [31:0] recentVBools_sum;
reg   [31:0] recentVBools_head_i;
reg   [31:0] recentVBools_len;
reg   [5:0] recentVBools_data_address0;
reg    recentVBools_data_ce0;
reg    recentVBools_data_we0;
wire   [0:0] recentVBools_data_q0;
wire   [5:0] recentVBools_data_address1;
reg    recentVBools_data_ce1;
wire   [0:0] recentVBools_data_q1;
reg   [0:0] last_sample_is_V_V;
reg   [31:0] recentABools_sum;
reg   [31:0] recentABools_head_i;
reg   [31:0] recentABools_len;
reg   [5:0] recentABools_data_address0;
reg    recentABools_data_ce0;
reg    recentABools_data_we0;
wire   [0:0] recentABools_data_q0;
wire   [5:0] recentABools_data_address1;
reg    recentABools_data_ce1;
wire   [0:0] recentABools_data_q1;
reg   [0:0] last_sample_is_A_V;
wire   [15:0] ap_return;
reg   [15:0] data_read_reg_1493;
wire  signed [31:0] val_assign_fu_424_p1;
reg  signed [31:0] val_assign_reg_1511;
reg   [2:0] recentdatapoints_data_addr_reg_1531;
wire   [31:0] tmp_6_fu_495_p3;
reg   [31:0] tmp_6_reg_1536;
wire   [31:0] tmp_7_fu_509_p3;
reg   [31:0] tmp_7_reg_1542;
wire   [31:0] tmp_38_i_fu_560_p3;
reg   [31:0] tmp_38_i_reg_1548;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_176;
wire   [31:0] p_tmp_i_fu_585_p3;
reg   [31:0] p_tmp_i_reg_1554;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_187;
reg   [5:0] recentVBools_data_addr_reg_1571;
wire   [0:0] tmp_s_fu_694_p2;
reg   [0:0] tmp_s_reg_1576;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_200;
reg   [0:0] recentVBools_data_load_reg_1582;
wire   [31:0] tmp_3_fu_704_p2;
reg   [31:0] tmp_3_reg_1587;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_210;
wire   [31:0] tmp_4_fu_714_p2;
reg   [31:0] tmp_4_reg_1594;
wire   [31:0] tmp_5_fu_724_p2;
reg   [31:0] tmp_5_reg_1601;
wire   [31:0] CircularBuffer_sum_read_assign_fu_764_p2;
reg   [31:0] CircularBuffer_sum_read_assign_reg_1608;
wire   [31:0] CircularBuffer_len_read_assign_1_fu_776_p3;
reg   [31:0] CircularBuffer_len_read_assign_1_reg_1614;
wire   [31:0] CircularBuffer_head_i_read_ass_fu_795_p3;
reg   [31:0] CircularBuffer_head_i_read_ass_reg_1622;
wire   [0:0] tmp_8_fu_809_p2;
reg   [0:0] tmp_8_reg_1628;
wire   [31:0] CircularBuffer_len_write_assig_fu_815_p2;
reg   [31:0] CircularBuffer_len_write_assig_reg_1632;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_236;
wire   [0:0] not_tmp_i_i4_fu_883_p2;
reg   [0:0] not_tmp_i_i4_reg_1648;
wire   [0:0] toReturn_5_fu_893_p2;
reg   [0:0] toReturn_5_reg_1653;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_249;
wire   [0:0] toReturn_6_fu_899_p2;
reg   [0:0] toReturn_6_reg_1658;
wire   [0:0] last_sample_is_V_V_load_load_fu_960_p1;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_260;
wire   [0:0] tmp_i3_fu_976_p2;
reg   [0:0] tmp_i3_reg_1672;
reg   [5:0] recentABools_data_addr_reg_1687;
wire   [0:0] tmp_12_fu_1037_p2;
reg   [0:0] tmp_12_reg_1692;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_277;
reg   [0:0] recentABools_data_load_reg_1698;
wire   [31:0] CircularBuffer_sum_read_assign_1_fu_1077_p2;
reg   [31:0] CircularBuffer_sum_read_assign_1_reg_1703;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_287;
wire   [31:0] CircularBuffer_len_read_assign_3_fu_1089_p3;
reg   [31:0] CircularBuffer_len_read_assign_3_reg_1709;
wire   [31:0] CircularBuffer_head_i_read_ass_1_fu_1108_p3;
reg   [31:0] CircularBuffer_head_i_read_ass_1_reg_1717;
wire   [0:0] tmp_13_fu_1122_p2;
reg   [0:0] tmp_13_reg_1723;
wire   [31:0] CircularBuffer_len_write_assig_2_fu_1140_p2;
reg   [31:0] CircularBuffer_len_write_assig_2_reg_1727;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_307;
wire   [0:0] not_tmp_i_i2_fu_1208_p2;
reg   [0:0] not_tmp_i_i2_reg_1743;
wire   [0:0] toReturn_7_fu_1218_p2;
reg   [0:0] toReturn_7_reg_1748;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_320;
wire   [0:0] toReturn_8_fu_1224_p2;
reg   [0:0] toReturn_8_reg_1753;
wire   [0:0] last_sample_is_A_V_load_load_fu_1285_p1;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_331;
wire   [0:0] tmp_22_fu_1319_p2;
reg   [0:0] tmp_22_reg_1770;
wire   [0:0] tmp_25_fu_1324_p2;
reg   [0:0] tmp_25_reg_1775;
reg   [31:0] ACaptureThresh_loc_reg_286;
wire   [0:0] reset_params_V_read_read_fu_178_p2;
reg   [31:0] VCaptureThresh_loc_reg_296;
wire   [31:0] CircularBuffer_sum_write_assig_1_fu_915_p2;
reg   [31:0] sum_phi_fu_309_p4;
reg   [31:0] sum_reg_306;
wire   [31:0] CircularBuffer_len_write_assig_1_fu_922_p2;
reg   [31:0] recentVBools_len_new_phi_fu_318_p4;
reg   [31:0] recentVBools_len_new_reg_315;
reg   [31:0] VbeatDelay_new_1_reg_324;
wire   [0:0] tmp_10_fu_942_p2;
reg   [31:0] VbeatFallDelay_new_1_reg_340;
reg   [0:0] last_sample_is_V_V_loc_2_reg_356;
wire   [31:0] CircularBuffer_sum_write_assig_3_fu_1240_p2;
reg   [31:0] sum_1_phi_fu_377_p4;
reg   [31:0] sum_1_reg_374;
wire   [31:0] CircularBuffer_len_write_assig_3_fu_1247_p2;
reg   [31:0] recentABools_len_new_phi_fu_386_p4;
reg   [31:0] recentABools_len_new_reg_383;
reg   [31:0] AbeatDelay_new_reg_392;
wire   [0:0] tmp_16_fu_1267_p2;
wire   [0:0] or_cond_fu_1301_p2;
reg   [0:0] tmp_19_reg_407;
wire  signed [63:0] tmp_i_4_fu_484_p1;
wire  signed [63:0] tmp_41_i_fu_631_p1;
wire  signed [63:0] tmp_i2_5_fu_640_p1;
wire  signed [63:0] tmp_28_i_i_fu_847_p1;
wire  signed [63:0] tmp_28_i_i9_fu_878_p1;
wire  signed [63:0] tmp_i3_6_fu_981_p1;
wire  signed [63:0] tmp_i4_7_fu_989_p1;
wire  signed [63:0] tmp_28_i_i1_fu_1172_p1;
wire  signed [63:0] tmp_28_i_i2_fu_1203_p1;
wire   [31:0] AstimDelay_new_fu_1418_p3;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_434;
wire   [31:0] VstimDelay_new_fu_1468_p3;
wire   [31:0] tmp_37_i_fu_549_p2;
wire   [31:0] AstimDelay_load_op_fu_489_p2;
wire   [31:0] VstimDelay_load_op_fu_503_p2;
wire  signed [31:0] extLd_fu_531_p1;
wire   [0:0] tmp_i_fu_521_p2;
wire   [31:0] tmp_35_i_fu_535_p2;
wire   [31:0] recentdatapoints_sum_loc_i_fu_541_p3;
wire   [31:0] recentdatapoints_len_load_op_fu_554_p2;
wire   [31:0] tmp_39_i_fu_574_p2;
wire   [0:0] tmp_40_i_fu_579_p2;
wire   [31:0] i_fu_605_p2;
wire   [0:0] tmp_fu_610_p3;
wire   [31:0] i_1_fu_618_p2;
wire   [31:0] p_i_fu_623_p3;
wire   [0:0] tmp_i1_fu_645_p2;
wire   [15:0] datapointV_fu_650_p3;
wire  signed [16:0] datapointV_cast_fu_658_p1;
wire   [0:0] tmp_9_fu_666_p2;
wire   [16:0] datapointV_1_fu_672_p2;
wire   [16:0] p_s_fu_678_p3;
wire  signed [31:0] p_cast_fu_686_p1;
wire   [31:0] extLd1_fu_747_p1;
wire   [0:0] tmp_i2_fu_741_p2;
wire   [31:0] tmp_29_i_fu_750_p2;
wire   [31:0] CircularBuffer_int_60_sum_i_fu_756_p3;
wire   [31:0] val_assign_1_fu_730_p1;
wire   [31:0] CircularBuffer_len_read_assign_fu_770_p2;
wire   [31:0] tmp_33_i_fu_784_p2;
wire   [0:0] tmp_34_i_fu_789_p2;
wire   [31:0] i_2_fu_821_p2;
wire   [0:0] tmp_26_fu_825_p3;
wire   [31:0] i_3_fu_833_p2;
wire   [31:0] i_4_fu_839_p3;
wire   [31:0] i_5_fu_852_p2;
wire   [0:0] tmp_27_fu_856_p3;
wire   [31:0] i_6_fu_864_p2;
wire   [31:0] i_7_fu_870_p3;
wire   [0:0] not_tmp_i_i_fu_888_p2;
wire   [31:0] toReturn_i_cast_fu_904_p1;
wire   [31:0] CircularBuffer_sum_write_assig_fu_907_p2;
wire   [31:0] toReturn_i12_cast_fu_912_p1;
wire   [30:0] tmp_1_fu_928_p4;
wire  signed [31:0] tmp_2_fu_938_p1;
wire   [15:0] datapointA_fu_994_p3;
wire  signed [16:0] datapointA_cast_fu_1001_p1;
wire   [0:0] tmp_11_fu_1009_p2;
wire   [16:0] datapointA_1_fu_1015_p2;
wire   [16:0] p_1_fu_1021_p3;
wire  signed [31:0] p_1_cast_fu_1029_p1;
wire   [31:0] extLd2_fu_1060_p1;
wire   [0:0] tmp_i4_fu_1054_p2;
wire   [31:0] tmp_29_i1_fu_1063_p2;
wire   [31:0] CircularBuffer_int_60_sum_i1_fu_1069_p3;
wire   [31:0] val_assign_2_fu_1043_p1;
wire   [31:0] CircularBuffer_len_read_assign_2_fu_1083_p2;
wire   [31:0] tmp_33_i1_fu_1097_p2;
wire   [0:0] tmp_34_i1_fu_1102_p2;
wire   [31:0] i_8_fu_1146_p2;
wire   [0:0] tmp_28_fu_1150_p3;
wire   [31:0] i_9_fu_1158_p2;
wire   [31:0] i_10_fu_1164_p3;
wire   [31:0] i_11_fu_1177_p2;
wire   [0:0] tmp_29_fu_1181_p3;
wire   [31:0] i_12_fu_1189_p2;
wire   [31:0] i_13_fu_1195_p3;
wire   [0:0] not_tmp_i_i1_fu_1213_p2;
wire   [31:0] toReturn_i25_cast_fu_1229_p1;
wire   [31:0] CircularBuffer_sum_write_assig_2_fu_1232_p2;
wire   [31:0] toReturn_i38_cast_fu_1237_p1;
wire   [30:0] tmp_14_fu_1253_p4;
wire  signed [31:0] tmp_15_fu_1263_p1;
wire   [0:0] tmp_17_fu_1289_p2;
wire   [0:0] tmp_18_fu_1295_p2;
wire   [0:0] tmp_21_not_fu_1335_p2;
wire   [0:0] last_sample_is_V_V_loc_2_not_fu_1341_p2;
wire   [0:0] brmerge_fu_1347_p2;
wire   [0:0] tmp_20_fu_1353_p2;
wire   [0:0] sel_tmp_fu_1367_p2;
wire   [12:0] p_2_fu_1359_p3;
wire   [0:0] tmp_21_not_not_fu_1381_p2;
wire   [0:0] sel_tmp2_fu_1387_p2;
wire   [12:0] sel_tmp1_fu_1373_p3;
wire   [0:0] tmp_21_fu_1401_p2;
wire   [12:0] toReturn_1_fu_1393_p3;
wire   [0:0] or_cond1_fu_1407_p2;
wire   [12:0] toReturn_fu_1412_p2;
wire   [0:0] tmp_24_fu_1439_p2;
wire   [0:0] tmp1_fu_1451_p2;
wire   [0:0] tmp_23_fu_1433_p2;
wire   [12:0] toReturn_2_fu_1425_p3;
wire   [0:0] or_cond3_fu_1456_p2;
wire   [12:0] toReturn_4_fu_1462_p2;
wire   [12:0] toReturn_3_fu_1475_p3;
reg   [13:0] ap_NS_fsm;
reg    ap_sig_151;
reg    ap_sig_409;
reg    ap_sig_405;
reg    ap_sig_368;
reg    ap_sig_366;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'b1;
#0 AstimDelay = 32'b00000000000000000000000000000000;
#0 VstimDelay = 32'b00000000000000000000000000000000;
#0 ACaptureThresh = 32'b110100;
#0 VCaptureThresh = 32'b10000;
#0 v_thresh = 32'b00000000000000000000000000000000;
#0 a_thresh = 32'b00000000000000000000000000000000;
#0 aflip = 8'b00000000;
#0 vflip = 8'b00000000;
#0 recentdatapoints_len = 32'b00000000000000000000000000000000;
#0 recentdatapoints_head_i = 32'b00000000000000000000000000000000;
#0 recentdatapoints_sum = 32'b00000000000000000000000000000000;
#0 AbeatDelay = 32'b00000000000000000000000000000000;
#0 VbeatDelay = 32'b00000000000000000000000000000000;
#0 VbeatFallDelay = 32'b00000000000000000000000000000000;
#0 recentVBools_sum = 32'b00000000000000000000000000000000;
#0 recentVBools_head_i = 32'b00000000000000000000000000000000;
#0 recentVBools_len = 32'b00000000000000000000000000000000;
#0 last_sample_is_V_V = 1'b0;
#0 recentABools_sum = 32'b00000000000000000000000000000000;
#0 recentABools_head_i = 32'b00000000000000000000000000000000;
#0 recentABools_len = 32'b00000000000000000000000000000000;
#0 last_sample_is_A_V = 1'b0;
end

ratDecision_recentdatapoints_data #(
    .DataWidth( 16 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
recentdatapoints_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(recentdatapoints_data_address0),
    .ce0(recentdatapoints_data_ce0),
    .we0(recentdatapoints_data_we0),
    .d0(data_read_reg_1493),
    .q0(recentdatapoints_data_q0)
);

ratDecision_recentVBools_data #(
    .DataWidth( 1 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
recentVBools_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(recentVBools_data_address0),
    .ce0(recentVBools_data_ce0),
    .we0(recentVBools_data_we0),
    .d0(tmp_s_reg_1576),
    .q0(recentVBools_data_q0),
    .address1(recentVBools_data_address1),
    .ce1(recentVBools_data_ce1),
    .q1(recentVBools_data_q1)
);

ratDecision_recentVBools_data #(
    .DataWidth( 1 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
recentABools_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(recentABools_data_address0),
    .ce0(recentABools_data_ce0),
    .we0(recentABools_data_we0),
    .d0(tmp_12_reg_1692),
    .q0(recentABools_data_q0),
    .address1(recentABools_data_address1),
    .ce1(recentABools_data_ce1),
    .q1(recentABools_data_q1)
);

ratDecision_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
ratDecision_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_return(ap_return),
    .reset_A_V(reset_A_V),
    .reset_V_V(reset_V_V),
    .reset_params_V(reset_params_V),
    .athresh(athresh),
    .vthresh(vthresh),
    .a_flip(a_flip),
    .v_flip(v_flip),
    .a_length(a_length),
    .v_length(v_length),
    .data(data)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_151) begin
        if ((1'b0 == reset_params_V_read_read_fu_178_p2)) begin
            ACaptureThresh_loc_reg_286 <= ACaptureThresh;
        end else if (~(1'b0 == reset_params_V_read_read_fu_178_p2)) begin
            ACaptureThresh_loc_reg_286 <= a_length;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & (1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & ~(1'b0 == tmp_16_fu_1267_p2) & ~(1'b0 == or_cond_fu_1301_p2))) begin
        AbeatDelay_new_reg_392 <= ap_const_lv32_0;
    end else if ((((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & ~(1'b0 == tmp_16_fu_1267_p2) & ~(1'b0 == or_cond_fu_1301_p2)) | ((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ((~(1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & (1'b0 == tmp_16_fu_1267_p2)) | (~(1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & (1'b0 == or_cond_fu_1301_p2)))) | ((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & (((1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & (1'b0 == tmp_16_fu_1267_p2)) | ((1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & (1'b0 == or_cond_fu_1301_p2)))))) begin
        AbeatDelay_new_reg_392 <= tmp_3_reg_1587;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_151) begin
        if ((1'b0 == reset_params_V_read_read_fu_178_p2)) begin
            VCaptureThresh_loc_reg_296 <= VCaptureThresh;
        end else if (~(1'b0 == reset_params_V_read_read_fu_178_p2)) begin
            VCaptureThresh_loc_reg_296 <= v_length;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & ~(1'b0 == tmp_10_fu_942_p2))) begin
        VbeatDelay_new_1_reg_324 <= ap_const_lv32_0;
    end else if ((((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & ~(1'b0 == tmp_10_fu_942_p2)) | ((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & (1'b0 == tmp_10_fu_942_p2)) | ((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & (1'b0 == tmp_10_fu_942_p2)))) begin
        VbeatDelay_new_1_reg_324 <= tmp_4_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & (1'b0 == tmp_10_fu_942_p2))) begin
        VbeatFallDelay_new_1_reg_340 <= ap_const_lv32_0;
    end else if ((((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & ~(1'b0 == tmp_10_fu_942_p2)) | ((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & ~(1'b0 == tmp_10_fu_942_p2)) | ((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & (1'b0 == tmp_10_fu_942_p2)))) begin
        VbeatFallDelay_new_1_reg_340 <= tmp_5_reg_1601;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        if (ap_sig_405) begin
            last_sample_is_A_V <= 1'b1;
        end else if (ap_sig_409) begin
            last_sample_is_A_V <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        if (ap_sig_366) begin
            last_sample_is_V_V <= 1'b1;
        end else if (ap_sig_368) begin
            last_sample_is_V_V <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & (1'b0 == tmp_10_fu_942_p2))) begin
        last_sample_is_V_V_loc_2_reg_356 <= 1'b0;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & ~(1'b0 == tmp_10_fu_942_p2))) begin
        last_sample_is_V_V_loc_2_reg_356 <= 1'b1;
    end else if ((((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & ~(1'b0 == tmp_10_fu_942_p2)) | ((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & (1'b0 == tmp_10_fu_942_p2)))) begin
        last_sample_is_V_V_loc_2_reg_356 <= last_sample_is_V_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == tmp_13_fu_1122_p2))) begin
        recentABools_len_new_reg_383 <= CircularBuffer_len_read_assign_3_fu_1089_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(1'b0 == tmp_13_reg_1723))) begin
        recentABools_len_new_reg_383 <= CircularBuffer_len_write_assig_3_fu_1247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (1'b0 == tmp_8_fu_809_p2))) begin
        recentVBools_len_new_reg_315 <= CircularBuffer_len_read_assign_1_fu_776_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == tmp_8_reg_1628))) begin
        recentVBools_len_new_reg_315 <= CircularBuffer_len_write_assig_1_fu_922_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == tmp_13_fu_1122_p2))) begin
        sum_1_reg_374 <= CircularBuffer_sum_read_assign_1_fu_1077_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(1'b0 == tmp_13_reg_1723))) begin
        sum_1_reg_374 <= CircularBuffer_sum_write_assig_3_fu_1240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (1'b0 == tmp_8_fu_809_p2))) begin
        sum_reg_306 <= CircularBuffer_sum_read_assign_fu_764_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == tmp_8_reg_1628))) begin
        sum_reg_306 <= CircularBuffer_sum_write_assig_1_fu_915_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ((~(1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & (1'b0 == tmp_16_fu_1267_p2)) | (~(1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & (1'b0 == or_cond_fu_1301_p2))))) begin
        tmp_19_reg_407 <= 1'b0;
    end else if (((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & (1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & ~(1'b0 == tmp_16_fu_1267_p2) & ~(1'b0 == or_cond_fu_1301_p2))) begin
        tmp_19_reg_407 <= 1'b1;
    end else if ((((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & ~(1'b0 == tmp_16_fu_1267_p2) & ~(1'b0 == or_cond_fu_1301_p2)) | ((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & (((1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & (1'b0 == tmp_16_fu_1267_p2)) | ((1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & (1'b0 == or_cond_fu_1301_p2)))))) begin
        tmp_19_reg_407 <= last_sample_is_A_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0) & ~(1'b0 == reset_params_V_read_read_fu_178_p2))) begin
        ACaptureThresh <= a_length;
        VCaptureThresh <= v_length;
        a_thresh <= athresh;
        aflip <= a_flip;
        v_thresh <= vthresh;
        vflip <= v_flip;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        AbeatDelay <= AbeatDelay_new_reg_392;
        AstimDelay <= AstimDelay_new_fu_1418_p3;
        VstimDelay <= VstimDelay_new_fu_1468_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        CircularBuffer_head_i_read_ass_1_reg_1717 <= CircularBuffer_head_i_read_ass_1_fu_1108_p3;
        CircularBuffer_len_read_assign_3_reg_1709 <= CircularBuffer_len_read_assign_3_fu_1089_p3;
        CircularBuffer_sum_read_assign_1_reg_1703 <= CircularBuffer_sum_read_assign_1_fu_1077_p2;
        VbeatDelay <= VbeatDelay_new_1_reg_324;
        VbeatFallDelay <= VbeatFallDelay_new_1_reg_340;
        recentABools_head_i <= CircularBuffer_head_i_read_ass_1_fu_1108_p3;
        tmp_13_reg_1723 <= tmp_13_fu_1122_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        CircularBuffer_head_i_read_ass_reg_1622 <= CircularBuffer_head_i_read_ass_fu_795_p3;
        CircularBuffer_len_read_assign_1_reg_1614 <= CircularBuffer_len_read_assign_1_fu_776_p3;
        CircularBuffer_sum_read_assign_reg_1608 <= CircularBuffer_sum_read_assign_fu_764_p2;
        recentVBools_head_i <= CircularBuffer_head_i_read_ass_fu_795_p3;
        tmp_3_reg_1587 <= tmp_3_fu_704_p2;
        tmp_4_reg_1594 <= tmp_4_fu_714_p2;
        tmp_5_reg_1601 <= tmp_5_fu_724_p2;
        tmp_8_reg_1628 <= tmp_8_fu_809_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_13_fu_1122_p2))) begin
        CircularBuffer_len_write_assig_2_reg_1727 <= CircularBuffer_len_write_assig_2_fu_1140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(1'b0 == tmp_8_fu_809_p2))) begin
        CircularBuffer_len_write_assig_reg_1632 <= CircularBuffer_len_write_assig_fu_815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        data_read_reg_1493 <= data;
        recentdatapoints_data_addr_reg_1531 <= tmp_i_4_fu_484_p1;
        tmp_6_reg_1536 <= tmp_6_fu_495_p3;
        tmp_7_reg_1542 <= tmp_7_fu_509_p3;
        val_assign_reg_1511 <= val_assign_fu_424_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        not_tmp_i_i2_reg_1743 <= not_tmp_i_i2_fu_1208_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        not_tmp_i_i4_reg_1648 <= not_tmp_i_i4_fu_883_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_tmp_i_reg_1554 <= p_tmp_i_fu_585_p3;
        recentdatapoints_head_i <= p_tmp_i_fu_585_p3;
        recentdatapoints_len <= tmp_38_i_fu_560_p3;
        recentdatapoints_sum <= tmp_37_i_fu_549_p2;
        tmp_38_i_reg_1548 <= tmp_38_i_fu_560_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        recentABools_data_addr_reg_1687 <= tmp_i4_7_fu_989_p1;
        recentVBools_len <= recentVBools_len_new_phi_fu_318_p4;
        recentVBools_sum <= sum_phi_fu_309_p4;
        tmp_i3_reg_1672 <= tmp_i3_fu_976_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        recentABools_data_load_reg_1698 <= recentABools_data_q0;
        tmp_12_reg_1692 <= tmp_12_fu_1037_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        recentABools_len <= recentABools_len_new_phi_fu_386_p4;
        recentABools_sum <= sum_1_phi_fu_377_p4;
        tmp_22_reg_1770 <= tmp_22_fu_1319_p2;
        tmp_25_reg_1775 <= tmp_25_fu_1324_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        recentVBools_data_addr_reg_1571 <= tmp_i2_5_fu_640_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        recentVBools_data_load_reg_1582 <= recentVBools_data_q0;
        tmp_s_reg_1576 <= tmp_s_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        toReturn_5_reg_1653 <= toReturn_5_fu_893_p2;
        toReturn_6_reg_1658 <= toReturn_6_fu_899_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        toReturn_7_reg_1748 <= toReturn_7_fu_1218_p2;
        toReturn_8_reg_1753 <= toReturn_8_fu_1224_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_287) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_307) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_320) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_331) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_434) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_31) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_176) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_187) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_200) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_210) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_236) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_249) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_260) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_277) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        recentABools_data_address0 = recentABools_data_addr_reg_1687;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        recentABools_data_address0 = tmp_28_i_i1_fu_1172_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        recentABools_data_address0 = tmp_i4_7_fu_989_p1;
    end else begin
        recentABools_data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        recentABools_data_ce0 = 1'b1;
    end else begin
        recentABools_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        recentABools_data_ce1 = 1'b1;
    end else begin
        recentABools_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        recentABools_data_we0 = 1'b1;
    end else begin
        recentABools_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(1'b0 == tmp_13_reg_1723))) begin
        recentABools_len_new_phi_fu_386_p4 = CircularBuffer_len_write_assig_3_fu_1247_p2;
    end else begin
        recentABools_len_new_phi_fu_386_p4 = recentABools_len_new_reg_383;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        recentVBools_data_address0 = recentVBools_data_addr_reg_1571;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        recentVBools_data_address0 = tmp_28_i_i_fu_847_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        recentVBools_data_address0 = tmp_i2_5_fu_640_p1;
    end else begin
        recentVBools_data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        recentVBools_data_ce0 = 1'b1;
    end else begin
        recentVBools_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        recentVBools_data_ce1 = 1'b1;
    end else begin
        recentVBools_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        recentVBools_data_we0 = 1'b1;
    end else begin
        recentVBools_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == tmp_8_reg_1628))) begin
        recentVBools_len_new_phi_fu_318_p4 = CircularBuffer_len_write_assig_1_fu_922_p2;
    end else begin
        recentVBools_len_new_phi_fu_318_p4 = recentVBools_len_new_reg_315;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        recentdatapoints_data_address0 = recentdatapoints_data_addr_reg_1531;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        recentdatapoints_data_address0 = tmp_i3_6_fu_981_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        recentdatapoints_data_address0 = tmp_41_i_fu_631_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        recentdatapoints_data_address0 = tmp_i_4_fu_484_p1;
    end else begin
        recentdatapoints_data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        recentdatapoints_data_ce0 = 1'b1;
    end else begin
        recentdatapoints_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        recentdatapoints_data_we0 = 1'b1;
    end else begin
        recentdatapoints_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(1'b0 == tmp_13_reg_1723))) begin
        sum_1_phi_fu_377_p4 = CircularBuffer_sum_write_assig_3_fu_1240_p2;
    end else begin
        sum_1_phi_fu_377_p4 = sum_1_reg_374;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == tmp_8_reg_1628))) begin
        sum_phi_fu_309_p4 = CircularBuffer_sum_write_assig_1_fu_915_p2;
    end else begin
        sum_phi_fu_309_p4 = sum_reg_306;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : begin
            if ((1'b0 == tmp_8_fu_809_p2)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            if ((1'b0 == tmp_13_fu_1122_p2)) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign AstimDelay_load_op_fu_489_p2 = (AstimDelay + ap_const_lv32_1);

assign AstimDelay_new_fu_1418_p3 = ((or_cond1_fu_1407_p2[0:0] === 1'b1) ? ap_const_lv32_0 : tmp_6_reg_1536);

assign CircularBuffer_head_i_read_ass_1_fu_1108_p3 = ((tmp_34_i1_fu_1102_p2[0:0] === 1'b1) ? ap_const_lv32_0 : tmp_33_i1_fu_1097_p2);

assign CircularBuffer_head_i_read_ass_fu_795_p3 = ((tmp_34_i_fu_789_p2[0:0] === 1'b1) ? ap_const_lv32_0 : tmp_33_i_fu_784_p2);

assign CircularBuffer_int_60_sum_i1_fu_1069_p3 = ((tmp_i4_fu_1054_p2[0:0] === 1'b1) ? tmp_29_i1_fu_1063_p2 : recentABools_sum);

assign CircularBuffer_int_60_sum_i_fu_756_p3 = ((tmp_i2_fu_741_p2[0:0] === 1'b1) ? tmp_29_i_fu_750_p2 : recentVBools_sum);

assign CircularBuffer_len_read_assign_1_fu_776_p3 = ((tmp_i2_fu_741_p2[0:0] === 1'b1) ? ap_const_lv32_3C : CircularBuffer_len_read_assign_fu_770_p2);

assign CircularBuffer_len_read_assign_2_fu_1083_p2 = (recentABools_len + ap_const_lv32_1);

assign CircularBuffer_len_read_assign_3_fu_1089_p3 = ((tmp_i4_fu_1054_p2[0:0] === 1'b1) ? ap_const_lv32_3C : CircularBuffer_len_read_assign_2_fu_1083_p2);

assign CircularBuffer_len_read_assign_fu_770_p2 = (recentVBools_len + ap_const_lv32_1);

assign CircularBuffer_len_write_assig_1_fu_922_p2 = ($signed(CircularBuffer_len_read_assign_1_reg_1614) + $signed(ap_const_lv32_FFFFFFFE));

assign CircularBuffer_len_write_assig_2_fu_1140_p2 = ($signed(CircularBuffer_len_read_assign_3_fu_1089_p3) + $signed(ap_const_lv32_FFFFFFFF));

assign CircularBuffer_len_write_assig_3_fu_1247_p2 = ($signed(CircularBuffer_len_read_assign_3_reg_1709) + $signed(ap_const_lv32_FFFFFFFE));

assign CircularBuffer_len_write_assig_fu_815_p2 = ($signed(CircularBuffer_len_read_assign_1_fu_776_p3) + $signed(ap_const_lv32_FFFFFFFF));

assign CircularBuffer_sum_read_assign_1_fu_1077_p2 = (CircularBuffer_int_60_sum_i1_fu_1069_p3 + val_assign_2_fu_1043_p1);

assign CircularBuffer_sum_read_assign_fu_764_p2 = (CircularBuffer_int_60_sum_i_fu_756_p3 + val_assign_1_fu_730_p1);

assign CircularBuffer_sum_write_assig_1_fu_915_p2 = (CircularBuffer_sum_write_assig_fu_907_p2 - toReturn_i12_cast_fu_912_p1);

assign CircularBuffer_sum_write_assig_2_fu_1232_p2 = (CircularBuffer_sum_read_assign_1_reg_1703 - toReturn_i25_cast_fu_1229_p1);

assign CircularBuffer_sum_write_assig_3_fu_1240_p2 = (CircularBuffer_sum_write_assig_2_fu_1232_p2 - toReturn_i38_cast_fu_1237_p1);

assign CircularBuffer_sum_write_assig_fu_907_p2 = (CircularBuffer_sum_read_assign_reg_1608 - toReturn_i_cast_fu_904_p1);

assign VstimDelay_load_op_fu_503_p2 = (VstimDelay + ap_const_lv32_1);

assign VstimDelay_new_fu_1468_p3 = ((or_cond3_fu_1456_p2[0:0] === 1'b1) ? ap_const_lv32_0 : tmp_7_reg_1542);

assign ap_return = $signed(toReturn_3_fu_1475_p3);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_151 = ((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0));
end

always @ (*) begin
    ap_sig_176 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_187 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_200 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_210 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_236 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_249 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_260 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_277 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_287 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_307 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_31 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_320 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_331 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_366 = ((1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & ~(1'b0 == tmp_10_fu_942_p2));
end

always @ (*) begin
    ap_sig_368 = (~(1'b0 == last_sample_is_V_V_load_load_fu_960_p1) & (1'b0 == tmp_10_fu_942_p2));
end

always @ (*) begin
    ap_sig_405 = ((1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & ~(1'b0 == tmp_16_fu_1267_p2) & ~(1'b0 == or_cond_fu_1301_p2));
end

always @ (*) begin
    ap_sig_409 = ((~(1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & (1'b0 == tmp_16_fu_1267_p2)) | (~(1'b0 == last_sample_is_A_V_load_load_fu_1285_p1) & (1'b0 == or_cond_fu_1301_p2)));
end

always @ (*) begin
    ap_sig_434 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

assign brmerge_fu_1347_p2 = (tmp_21_not_fu_1335_p2 | last_sample_is_V_V_loc_2_not_fu_1341_p2);

assign datapointA_1_fu_1015_p2 = ($signed(ap_const_lv17_0) - $signed(datapointA_cast_fu_1001_p1));

assign datapointA_cast_fu_1001_p1 = $signed(datapointA_fu_994_p3);

assign datapointA_fu_994_p3 = ((tmp_i3_reg_1672[0:0] === 1'b1) ? recentdatapoints_data_q0 : ap_const_lv16_0);

assign datapointV_1_fu_672_p2 = ($signed(ap_const_lv17_0) - $signed(datapointV_cast_fu_658_p1));

assign datapointV_cast_fu_658_p1 = $signed(datapointV_fu_650_p3);

assign datapointV_fu_650_p3 = ((tmp_i1_fu_645_p2[0:0] === 1'b1) ? ap_const_lv16_0 : recentdatapoints_data_q0);

assign extLd1_fu_747_p1 = recentVBools_data_load_reg_1582;

assign extLd2_fu_1060_p1 = recentABools_data_load_reg_1698;

assign extLd_fu_531_p1 = $signed(recentdatapoints_data_q0);

assign i_10_fu_1164_p3 = ((tmp_28_fu_1150_p3[0:0] === 1'b1) ? i_9_fu_1158_p2 : i_8_fu_1146_p2);

assign i_11_fu_1177_p2 = (CircularBuffer_head_i_read_ass_1_reg_1717 - CircularBuffer_len_write_assig_2_reg_1727);

assign i_12_fu_1189_p2 = (i_11_fu_1177_p2 + ap_const_lv32_3C);

assign i_13_fu_1195_p3 = ((tmp_29_fu_1181_p3[0:0] === 1'b1) ? i_12_fu_1189_p2 : i_11_fu_1177_p2);

assign i_1_fu_618_p2 = (p_tmp_i_reg_1554 + ap_const_lv32_4);

assign i_2_fu_821_p2 = (CircularBuffer_head_i_read_ass_reg_1622 - CircularBuffer_len_read_assign_1_reg_1614);

assign i_3_fu_833_p2 = (i_2_fu_821_p2 + ap_const_lv32_3C);

assign i_4_fu_839_p3 = ((tmp_26_fu_825_p3[0:0] === 1'b1) ? i_3_fu_833_p2 : i_2_fu_821_p2);

assign i_5_fu_852_p2 = (CircularBuffer_head_i_read_ass_reg_1622 - CircularBuffer_len_write_assig_reg_1632);

assign i_6_fu_864_p2 = (i_5_fu_852_p2 + ap_const_lv32_3C);

assign i_7_fu_870_p3 = ((tmp_27_fu_856_p3[0:0] === 1'b1) ? i_6_fu_864_p2 : i_5_fu_852_p2);

assign i_8_fu_1146_p2 = (CircularBuffer_head_i_read_ass_1_reg_1717 - CircularBuffer_len_read_assign_3_reg_1709);

assign i_9_fu_1158_p2 = (i_8_fu_1146_p2 + ap_const_lv32_3C);

assign i_fu_605_p2 = ($signed(p_tmp_i_reg_1554) + $signed(ap_const_lv32_FFFFFFFF));

assign last_sample_is_A_V_load_load_fu_1285_p1 = last_sample_is_A_V;

assign last_sample_is_V_V_load_load_fu_960_p1 = last_sample_is_V_V;

assign last_sample_is_V_V_loc_2_not_fu_1341_p2 = (last_sample_is_V_V_loc_2_reg_356 ^ 1'b1);

assign not_tmp_i_i1_fu_1213_p2 = ((CircularBuffer_len_read_assign_3_reg_1709 != ap_const_lv32_0) ? 1'b1 : 1'b0);

assign not_tmp_i_i2_fu_1208_p2 = ((CircularBuffer_len_write_assig_2_reg_1727 != ap_const_lv32_0) ? 1'b1 : 1'b0);

assign not_tmp_i_i4_fu_883_p2 = ((CircularBuffer_len_write_assig_reg_1632 != ap_const_lv32_0) ? 1'b1 : 1'b0);

assign not_tmp_i_i_fu_888_p2 = ((CircularBuffer_len_read_assign_1_reg_1614 != ap_const_lv32_0) ? 1'b1 : 1'b0);

assign or_cond1_fu_1407_p2 = (tmp_21_fu_1401_p2 & tmp_22_reg_1770);

assign or_cond3_fu_1456_p2 = (tmp1_fu_1451_p2 & tmp_23_fu_1433_p2);

assign or_cond_fu_1301_p2 = (tmp_17_fu_1289_p2 & tmp_18_fu_1295_p2);

assign p_1_cast_fu_1029_p1 = $signed(p_1_fu_1021_p3);

assign p_1_fu_1021_p3 = ((tmp_11_fu_1009_p2[0:0] === 1'b1) ? datapointA_1_fu_1015_p2 : datapointA_cast_fu_1001_p1);

assign p_2_fu_1359_p3 = ((tmp_19_reg_407[0:0] === 1'b1) ? ap_const_lv13_1000 : ap_const_lv13_0);

assign p_cast_fu_686_p1 = $signed(p_s_fu_678_p3);

assign p_i_fu_623_p3 = ((tmp_fu_610_p3[0:0] === 1'b1) ? i_1_fu_618_p2 : i_fu_605_p2);

assign p_s_fu_678_p3 = ((tmp_9_fu_666_p2[0:0] === 1'b1) ? datapointV_1_fu_672_p2 : datapointV_cast_fu_658_p1);

assign p_tmp_i_fu_585_p3 = ((tmp_40_i_fu_579_p2[0:0] === 1'b1) ? ap_const_lv32_0 : tmp_39_i_fu_574_p2);

assign recentABools_data_address1 = tmp_28_i_i2_fu_1203_p1;

assign recentVBools_data_address1 = tmp_28_i_i9_fu_878_p1;

assign recentdatapoints_len_load_op_fu_554_p2 = (recentdatapoints_len + ap_const_lv32_1);

assign recentdatapoints_sum_loc_i_fu_541_p3 = ((tmp_i_fu_521_p2[0:0] === 1'b1) ? tmp_35_i_fu_535_p2 : recentdatapoints_sum);

assign reset_params_V_read_read_fu_178_p2 = reset_params_V;

assign sel_tmp1_fu_1373_p3 = ((sel_tmp_fu_1367_p2[0:0] === 1'b1) ? p_2_fu_1359_p3 : ap_const_lv13_0);

assign sel_tmp2_fu_1387_p2 = (last_sample_is_V_V_loc_2_reg_356 & tmp_21_not_not_fu_1381_p2);

assign sel_tmp_fu_1367_p2 = (brmerge_fu_1347_p2 & tmp_20_fu_1353_p2);

assign tmp1_fu_1451_p2 = (tmp_24_fu_1439_p2 & tmp_25_reg_1775);

assign tmp_10_fu_942_p2 = (($signed(sum_phi_fu_309_p4) > $signed(tmp_2_fu_938_p1)) ? 1'b1 : 1'b0);

assign tmp_11_fu_1009_p2 = ((aflip == ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign tmp_12_fu_1037_p2 = (($signed(p_1_cast_fu_1029_p1) > $signed(a_thresh)) ? 1'b1 : 1'b0);

assign tmp_13_fu_1122_p2 = (($signed(CircularBuffer_len_read_assign_3_fu_1089_p3) > $signed(ACaptureThresh_loc_reg_286)) ? 1'b1 : 1'b0);

assign tmp_14_fu_1253_p4 = {{ACaptureThresh_loc_reg_286[ap_const_lv32_1F : ap_const_lv32_1]}};

assign tmp_15_fu_1263_p1 = $signed(tmp_14_fu_1253_p4);

assign tmp_16_fu_1267_p2 = (($signed(sum_1_phi_fu_377_p4) > $signed(tmp_15_fu_1263_p1)) ? 1'b1 : 1'b0);

assign tmp_17_fu_1289_p2 = (($signed(VbeatDelay_new_1_reg_324) > $signed(VbeatFallDelay_new_1_reg_340)) ? 1'b1 : 1'b0);

assign tmp_18_fu_1295_p2 = (($signed(VbeatFallDelay_new_1_reg_340) > $signed(32'b111110)) ? 1'b1 : 1'b0);

assign tmp_1_fu_928_p4 = {{VCaptureThresh_loc_reg_296[ap_const_lv32_1F : ap_const_lv32_1]}};

assign tmp_20_fu_1353_p2 = ((AbeatDelay_new_reg_392 == ap_const_lv32_0) ? 1'b1 : 1'b0);

assign tmp_21_fu_1401_p2 = (($signed(AbeatDelay_new_reg_392) > $signed(32'b11111010)) ? 1'b1 : 1'b0);

assign tmp_21_not_fu_1335_p2 = ((VbeatDelay_new_1_reg_324 != ap_const_lv32_0) ? 1'b1 : 1'b0);

assign tmp_21_not_not_fu_1381_p2 = (tmp_21_not_fu_1335_p2 ^ 1'b1);

assign tmp_22_fu_1319_p2 = (($signed(tmp_6_reg_1536) > $signed(ACaptureThresh_loc_reg_286)) ? 1'b1 : 1'b0);

assign tmp_23_fu_1433_p2 = (($signed(VbeatDelay_new_1_reg_324) > $signed(AbeatDelay_new_reg_392)) ? 1'b1 : 1'b0);

assign tmp_24_fu_1439_p2 = (($signed(AbeatDelay_new_reg_392) > $signed(32'b111110)) ? 1'b1 : 1'b0);

assign tmp_25_fu_1324_p2 = (($signed(tmp_7_reg_1542) > $signed(VCaptureThresh_loc_reg_296)) ? 1'b1 : 1'b0);

assign tmp_26_fu_825_p3 = i_2_fu_821_p2[ap_const_lv32_1F];

assign tmp_27_fu_856_p3 = i_5_fu_852_p2[ap_const_lv32_1F];

assign tmp_28_fu_1150_p3 = i_8_fu_1146_p2[ap_const_lv32_1F];

assign tmp_28_i_i1_fu_1172_p1 = $signed(i_10_fu_1164_p3);

assign tmp_28_i_i2_fu_1203_p1 = $signed(i_13_fu_1195_p3);

assign tmp_28_i_i9_fu_878_p1 = $signed(i_7_fu_870_p3);

assign tmp_28_i_i_fu_847_p1 = $signed(i_4_fu_839_p3);

assign tmp_29_fu_1181_p3 = i_11_fu_1177_p2[ap_const_lv32_1F];

assign tmp_29_i1_fu_1063_p2 = (recentABools_sum - extLd2_fu_1060_p1);

assign tmp_29_i_fu_750_p2 = (recentVBools_sum - extLd1_fu_747_p1);

assign tmp_2_fu_938_p1 = $signed(tmp_1_fu_928_p4);

assign tmp_33_i1_fu_1097_p2 = (recentABools_head_i + ap_const_lv32_1);

assign tmp_33_i_fu_784_p2 = (recentVBools_head_i + ap_const_lv32_1);

assign tmp_34_i1_fu_1102_p2 = ((tmp_33_i1_fu_1097_p2 == ap_const_lv32_3C) ? 1'b1 : 1'b0);

assign tmp_34_i_fu_789_p2 = ((tmp_33_i_fu_784_p2 == ap_const_lv32_3C) ? 1'b1 : 1'b0);

assign tmp_35_i_fu_535_p2 = ($signed(recentdatapoints_sum) - $signed(extLd_fu_531_p1));

assign tmp_37_i_fu_549_p2 = ($signed(recentdatapoints_sum_loc_i_fu_541_p3) + $signed(val_assign_reg_1511));

assign tmp_38_i_fu_560_p3 = ((tmp_i_fu_521_p2[0:0] === 1'b1) ? ap_const_lv32_5 : recentdatapoints_len_load_op_fu_554_p2);

assign tmp_39_i_fu_574_p2 = (recentdatapoints_head_i + ap_const_lv32_1);

assign tmp_3_fu_704_p2 = (AbeatDelay + ap_const_lv32_1);

assign tmp_40_i_fu_579_p2 = ((tmp_39_i_fu_574_p2 == ap_const_lv32_5) ? 1'b1 : 1'b0);

assign tmp_41_i_fu_631_p1 = $signed(p_i_fu_623_p3);

assign tmp_4_fu_714_p2 = (VbeatDelay + ap_const_lv32_1);

assign tmp_5_fu_724_p2 = (VbeatFallDelay + ap_const_lv32_1);

assign tmp_6_fu_495_p3 = ((reset_A_V[0:0] === 1'b1) ? ap_const_lv32_1 : AstimDelay_load_op_fu_489_p2);

assign tmp_7_fu_509_p3 = ((reset_V_V[0:0] === 1'b1) ? ap_const_lv32_1 : VstimDelay_load_op_fu_503_p2);

assign tmp_8_fu_809_p2 = (($signed(CircularBuffer_len_read_assign_1_fu_776_p3) > $signed(VCaptureThresh_loc_reg_296)) ? 1'b1 : 1'b0);

assign tmp_9_fu_666_p2 = ((vflip == ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign tmp_fu_610_p3 = i_fu_605_p2[ap_const_lv32_1F];

assign tmp_i1_fu_645_p2 = ((tmp_38_i_reg_1548 == ap_const_lv32_0) ? 1'b1 : 1'b0);

assign tmp_i2_5_fu_640_p1 = $signed(recentVBools_head_i);

assign tmp_i2_fu_741_p2 = ((recentVBools_len == ap_const_lv32_3C) ? 1'b1 : 1'b0);

assign tmp_i3_6_fu_981_p1 = $signed(p_tmp_i_reg_1554);

assign tmp_i3_fu_976_p2 = ((tmp_38_i_reg_1548 == ap_const_lv32_5) ? 1'b1 : 1'b0);

assign tmp_i4_7_fu_989_p1 = $signed(recentABools_head_i);

assign tmp_i4_fu_1054_p2 = ((recentABools_len == ap_const_lv32_3C) ? 1'b1 : 1'b0);

assign tmp_i_4_fu_484_p1 = $signed(recentdatapoints_head_i);

assign tmp_i_fu_521_p2 = ((recentdatapoints_len == ap_const_lv32_5) ? 1'b1 : 1'b0);

assign tmp_s_fu_694_p2 = (($signed(p_cast_fu_686_p1) > $signed(v_thresh)) ? 1'b1 : 1'b0);

assign toReturn_1_fu_1393_p3 = ((sel_tmp2_fu_1387_p2[0:0] === 1'b1) ? ap_const_lv13_F0 : sel_tmp1_fu_1373_p3);

assign toReturn_2_fu_1425_p3 = ((or_cond1_fu_1407_p2[0:0] === 1'b1) ? toReturn_fu_1412_p2 : toReturn_1_fu_1393_p3);

assign toReturn_3_fu_1475_p3 = ((or_cond3_fu_1456_p2[0:0] === 1'b1) ? toReturn_4_fu_1462_p2 : toReturn_2_fu_1425_p3);

assign toReturn_4_fu_1462_p2 = (toReturn_2_fu_1425_p3 | ap_const_lv13_F);

assign toReturn_5_fu_893_p2 = (recentVBools_data_q0 & not_tmp_i_i_fu_888_p2);

assign toReturn_6_fu_899_p2 = (recentVBools_data_q1 & not_tmp_i_i4_reg_1648);

assign toReturn_7_fu_1218_p2 = (recentABools_data_q0 & not_tmp_i_i1_fu_1213_p2);

assign toReturn_8_fu_1224_p2 = (recentABools_data_q1 & not_tmp_i_i2_reg_1743);

assign toReturn_fu_1412_p2 = (toReturn_1_fu_1393_p3 | ap_const_lv13_F00);

assign toReturn_i12_cast_fu_912_p1 = toReturn_6_reg_1658;

assign toReturn_i25_cast_fu_1229_p1 = toReturn_7_reg_1748;

assign toReturn_i38_cast_fu_1237_p1 = toReturn_8_reg_1753;

assign toReturn_i_cast_fu_904_p1 = toReturn_5_reg_1653;

assign val_assign_1_fu_730_p1 = tmp_s_reg_1576;

assign val_assign_2_fu_1043_p1 = tmp_12_reg_1692;

assign val_assign_fu_424_p1 = $signed(data);

endmodule //ratDecision
