

================================================================
== Vitis HLS Report for 'Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4'
================================================================
* Date:           Mon Mar 10 15:36:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.965 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      326|      326|  3.260 us|  3.260 us|  326|  326|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4  |      324|      324|         2|          1|          1|   324|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1322|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     117|    -|
|Register             |        -|     -|     1394|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1394|    1439|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln62_fu_213_p2                |         +|   0|  0|  127|         120|           1|
    |add_ln65_1_fu_414_p2              |         +|   0|  0|   99|          92|           1|
    |add_ln68_1_fu_400_p2              |         +|   0|  0|   67|          60|           1|
    |add_ln71_fu_374_p2                |         +|   0|  0|   35|          28|           1|
    |x_2_fu_310_p2                     |         +|   0|  0|   39|          32|           1|
    |y_2_fu_274_p2                     |         +|   0|  0|   39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|    2|           1|           1|
    |ap_condition_126                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op78_read_state3     |       and|   0|  0|    2|           1|           1|
    |cmp17_fu_346_p2                   |      icmp|   0|  0|   39|          32|          32|
    |cmp21_fu_324_p2                   |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln62_fu_208_p2               |      icmp|   0|  0|  127|         120|         120|
    |icmp_ln65_fu_225_p2               |      icmp|   0|  0|   99|          92|          92|
    |icmp_ln68_1_fu_261_p2             |      icmp|   0|  0|   67|          60|          60|
    |icmp_ln68_fu_256_p2               |      icmp|   0|  0|   67|          60|           1|
    |icmp_ln71_1_fu_243_p2             |      icmp|   0|  0|   35|          28|          28|
    |icmp_ln71_fu_238_p2               |      icmp|   0|  0|   35|          28|           1|
    |ult13_fu_351_p2                   |      icmp|   0|  0|   39|          32|          32|
    |ult_fu_329_p2                     |      icmp|   0|  0|   39|          32|          32|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|    2|           1|           1|
    |brmerge11_fu_368_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln65_fu_280_p2                 |        or|   0|  0|    2|           1|           1|
    |or_ln71_1_fu_386_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln71_fu_380_p2                 |        or|   0|  0|    2|           1|           1|
    |tmp1_fu_340_p2                    |        or|   0|  0|    2|           1|           1|
    |tmp_fu_362_p2                     |        or|   0|  0|    2|           1|           1|
    |k_3_fu_392_p3                     |    select|   0|  0|   28|           1|           1|
    |select_ln62_1_fu_248_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln62_2_fu_266_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln62_fu_230_p3             |    select|   0|  0|   32|           1|           1|
    |select_ln65_1_fu_294_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln65_2_fu_302_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln65_3_fu_420_p3           |    select|   0|  0|   84|           1|           1|
    |select_ln65_fu_286_p3             |    select|   0|  0|   32|           1|           1|
    |select_ln68_1_fu_406_p3           |    select|   0|  0|   58|           1|           1|
    |select_ln68_fu_316_p3             |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |rev14_fu_356_p2                   |       xor|   0|  0|    2|           1|           2|
    |rev_fu_334_p2                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1322|         903|         524|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_outData_phi_fu_157_p4      |   9|          2|  512|       1024|
    |ap_phi_reg_pp0_iter2_outData_reg_153  |   9|          2|  512|       1024|
    |conv3_samepad_blk_n                   |   9|          2|    1|          2|
    |conv_a_blk_n                          |   9|          2|    1|          2|
    |indvar_flatten12_fu_90                |   9|          2|   92|        184|
    |indvar_flatten33_fu_94                |   9|          2|  120|        240|
    |indvar_flatten_fu_82                  |   9|          2|   60|        120|
    |k_fu_74                               |   9|          2|   28|         56|
    |x_fu_78                               |   9|          2|   32|         64|
    |y_fu_86                               |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 117|         26| 1393|       2786|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_outData_reg_153  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter2_outData_reg_153  |  512|   0|  512|          0|
    |brmerge11_reg_542                     |    1|   0|    1|          0|
    |icmp_ln62_reg_538                     |    1|   0|    1|          0|
    |indvar_flatten12_fu_90                |   92|   0|   92|          0|
    |indvar_flatten33_fu_94                |  120|   0|  120|          0|
    |indvar_flatten_fu_82                  |   60|   0|   60|          0|
    |k_fu_74                               |   28|   0|   28|          0|
    |x_fu_78                               |   32|   0|   32|          0|
    |y_fu_86                               |   32|   0|   32|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1394|   0| 1394|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4|  return value|
|conv_a_dout                   |   in|  512|     ap_fifo|                                                                            conv_a|       pointer|
|conv_a_num_data_valid         |   in|    8|     ap_fifo|                                                                            conv_a|       pointer|
|conv_a_fifo_cap               |   in|    8|     ap_fifo|                                                                            conv_a|       pointer|
|conv_a_empty_n                |   in|    1|     ap_fifo|                                                                            conv_a|       pointer|
|conv_a_read                   |  out|    1|     ap_fifo|                                                                            conv_a|       pointer|
|conv3_samepad_din             |  out|  512|     ap_fifo|                                                                     conv3_samepad|       pointer|
|conv3_samepad_num_data_valid  |   in|    4|     ap_fifo|                                                                     conv3_samepad|       pointer|
|conv3_samepad_fifo_cap        |   in|    4|     ap_fifo|                                                                     conv3_samepad|       pointer|
|conv3_samepad_full_n          |   in|    1|     ap_fifo|                                                                     conv3_samepad|       pointer|
|conv3_samepad_write           |  out|    1|     ap_fifo|                                                                     conv3_samepad|       pointer|
|bound17                       |   in|  120|     ap_none|                                                                           bound17|        scalar|
|bound4                        |   in|   92|     ap_none|                                                                            bound4|        scalar|
|div13_cast                    |   in|   28|     ap_none|                                                                        div13_cast|        scalar|
|bound                         |   in|   60|     ap_none|                                                                             bound|        scalar|
|P_3                           |   in|   32|     ap_none|                                                                               P_3|        scalar|
|add23                         |   in|   32|     ap_none|                                                                             add23|        scalar|
|add18                         |   in|   32|     ap_none|                                                                             add18|        scalar|
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

