<def f='master/drivers/net/ena/base/ena_com.h' l='171' ll='194'/>
<size>128</size>
<mbr r='ena_com_io_sq::desc_addr' o='0' t='struct ena_com_io_desc_addr'/>
<mbr r='ena_com_io_sq::bus' o='256' t='void *'/>
<mbr r='ena_com_io_sq::db_addr' o='320' t='u32 *'/>
<mbr r='ena_com_io_sq::header_addr' o='384' t='u8 *'/>
<mbr r='ena_com_io_sq::direction' o='448' t='enum queue_direction'/>
<mbr r='ena_com_io_sq::mem_queue_type' o='480' t='enum ena_admin_placement_policy_type'/>
<mbr r='ena_com_io_sq::msix_vector' o='512' t='u32'/>
<mbr r='ena_com_io_sq::cached_tx_meta' o='544' t='struct ena_com_tx_meta'/>
<mbr r='ena_com_io_sq::q_depth' o='608' t='u16'/>
<mbr r='ena_com_io_sq::qid' o='624' t='u16'/>
<mbr r='ena_com_io_sq::idx' o='640' t='u16'/>
<mbr r='ena_com_io_sq::tail' o='656' t='u16'/>
<mbr r='ena_com_io_sq::next_to_comp' o='672' t='u16'/>
<mbr r='ena_com_io_sq::tx_max_header_size' o='704' t='u32'/>
<mbr r='ena_com_io_sq::phase' o='736' t='u8'/>
<mbr r='ena_com_io_sq::desc_entry_size' o='744' t='u8'/>
<mbr r='ena_com_io_sq::dma_addr_bits' o='752' t='u8'/>
