// Seed: 3148751618
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  always @* id_3 <= #id_1 1;
  always @(posedge 1) begin
    if (id_3) begin
      if (1) begin
        $display(1, 1, 1);
        id_3 = 1'b0;
      end
    end
  end
  assign id_3 = 1;
endmodule
module module_0 (
    input wor id_0,
    input tri id_1,
    input tri1 id_2,
    output tri id_3,
    input wand id_4,
    input supply1 id_5,
    output wand id_6,
    input wire module_1
    , id_20,
    input supply1 id_8,
    output supply0 id_9,
    output supply1 id_10,
    input wand id_11,
    output supply1 id_12,
    input supply0 id_13,
    input wor id_14,
    input wire id_15,
    output wand id_16,
    input tri id_17,
    output wand id_18
);
  assign id_16 = 1;
  wire id_21;
  module_0(
      id_15, id_1
  );
endmodule
