{"vcs1":{"timestamp_begin":1740055081.050654384, "rt":3.37, "ut":3.17, "st":0.15}}
{"vcselab":{"timestamp_begin":1740055084.496557335, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740055084.818319757, "rt":0.24, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740055080.755742609}
{"VCS_COMP_START_TIME": 1740055080.755742609}
{"VCS_COMP_END_TIME": 1740055085.126417146}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287988}}
{"vcselab": {"peak_mem": 150356}}
