# Lut-multipliers
Verilog source code that describes the implementation of factorial and N bits multipliers using look-up tables.
