// Seed: 290962883
module module_0 (
    input wand id_0
);
  id_2 :
  assert property (@(negedge -1'b0) 1)
  else;
endmodule
module module_1 (
    inout tri1 id_0,
    output wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    output uwire id_7,
    input supply1 id_8#(
        .id_14(1'b0),
        .id_15(1),
        .id_16(1),
        .id_17(-1'b0),
        .id_18(-1)
    ),
    output tri id_9,
    input wor id_10,
    output tri0 id_11,
    output supply1 id_12
);
  assign id_11 = -1;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
  logic id_19;
  ;
  wire id_20;
  assign id_16 = id_0;
  assign id_19 = -1;
  logic id_21;
  ;
  wire id_22;
  assign id_9 = id_20;
endmodule
