{"Source Block": ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@218:236@HdlStmProcess", "\n  // frame check\n\n  assign rx_frame_d_s = {rx_frame_s, rx_frame};\n\n  always @(posedge l_clk) begin\n    if (rx_valid == 1'd1) begin\n      if (rx_r1_mode == 1'd1) begin\n        rx_frame_d <= rx_frame_d_s;\n      end else begin\n        rx_frame_d <= ~rx_frame_d_s;\n      end\n    end\n  end\n\n  // data hold\n\n  always @(posedge l_clk) begin\n    if (rx_valid == 1'd1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[223, "  always @(posedge l_clk) begin\n"], [224, "    if (rx_valid == 1'd1) begin\n"], [225, "      if (rx_r1_mode == 1'd1) begin\n"], [226, "        rx_frame_d <= rx_frame_d_s;\n"], [227, "      end else begin\n"], [228, "        rx_frame_d <= ~rx_frame_d_s;\n"], [229, "      end\n"], [230, "    end\n"], [231, "  end\n"]], "Add": [[231, "  reg             rx_error_r1 = 'd0;\n"], [231, "  reg             rx_error_r2 = 'd0;\n"]]}}