

================================================================
== Vitis HLS Report for 'real_matmul'
================================================================
* Date:           Thu Feb  1 06:40:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  6350001|  6350001|  63.500 ms|  63.500 ms|  6350002|  6350002|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1                   |  6350000|  6350000|      1270|          -|          -|  5000|        no|
        | + VITIS_LOOP_53_3_VITIS_LOOP_54_4  |      636|      636|       159|          -|          -|     4|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 14 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 15 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%counter_1 = alloca i32 1"   --->   Operation 16 'alloca' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_1 = alloca i32 1"   --->   Operation 17 'alloca' 'MatC_BRAM_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_9 = alloca i32 1"   --->   Operation 18 'alloca' 'MatC_BRAM_1_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_10 = alloca i32 1"   --->   Operation 19 'alloca' 'MatC_BRAM_1_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_11 = alloca i32 1"   --->   Operation 20 'alloca' 'MatC_BRAM_1_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%MatC_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatC_DRAM"   --->   Operation 21 'read' 'MatC_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%MatB_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatB_DRAM"   --->   Operation 22 'read' 'MatB_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%MatA_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatA_DRAM"   --->   Operation 23 'read' 'MatA_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_0_loc = alloca i64 1"   --->   Operation 24 'alloca' 'MatC_BRAM_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [real_matmul.cpp:16]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%MatA_BRAM = alloca i64 1" [real_matmul.cpp:38->real_matmul.cpp:28]   --->   Operation 35 'alloca' 'MatA_BRAM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%MatB_BRAM = alloca i64 1" [real_matmul.cpp:39->real_matmul.cpp:28]   --->   Operation 36 'alloca' 'MatB_BRAM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln27 = store i13 0, i13 %counter_1" [real_matmul.cpp:27]   --->   Operation 37 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln27 = store i26 0, i26 %phi_mul" [real_matmul.cpp:27]   --->   Operation 38 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln27 = store i13 0, i13 %phi_urem" [real_matmul.cpp:27]   --->   Operation 39 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [real_matmul.cpp:27]   --->   Operation 40 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%phi_mul_load = load i26 %phi_mul" [real_matmul.cpp:27]   --->   Operation 41 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%counter = load i13 %counter_1" [real_matmul.cpp:27]   --->   Operation 42 'load' 'counter' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.37ns)   --->   "%add_ln27 = add i26 %phi_mul_load, i26 10486" [real_matmul.cpp:27]   --->   Operation 43 'add' 'add_ln27' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.67ns)   --->   "%icmp_ln27 = icmp_eq  i13 %counter, i13 5000" [real_matmul.cpp:27]   --->   Operation 44 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.67ns)   --->   "%counter_2 = add i13 %counter, i13 1" [real_matmul.cpp:27]   --->   Operation 45 'add' 'counter_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc.split, void %for.end" [real_matmul.cpp:27]   --->   Operation 46 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %phi_mul_load, i32 20, i32 25" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 47 'partselect' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp, i1 0" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i7 %shl_ln" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 49 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (4.52ns)   --->   "%mul_ln33 = mul i16 %zext_ln33_1, i16 300" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 50 'mul' 'mul_ln33' <Predicate = (!icmp_ln27)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [real_matmul.cpp:30]   --->   Operation 51 'ret' 'ret_ln30' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%phi_urem_load = load i13 %phi_urem"   --->   Operation 52 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i16 %mul_ln33" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 53 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.52ns)   --->   "%add_ln33 = add i64 %zext_ln33_2, i64 %MatA_DRAM_read" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 54 'add' 'add_ln33' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty = trunc i13 %phi_urem_load"   --->   Operation 55 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33, i32 1, i32 63" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln45 = call void @real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2, i16 %mem, i7 %empty, i16 %MatA_BRAM, i16 %MatB_BRAM, i63 %trunc_ln, i64 %MatB_DRAM_read" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 57 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5000, i64 5000, i64 5000" [real_matmul.cpp:27]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [real_matmul.cpp:27]   --->   Operation 59 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %tmp" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 60 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln45 = call void @real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2, i16 %mem, i7 %empty, i16 %MatA_BRAM, i16 %MatB_BRAM, i63 %trunc_ln, i64 %MatB_DRAM_read" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 61 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln42 = br void %VITIS_LOOP_56_5.i" [real_matmul.cpp:42->real_matmul.cpp:28]   --->   Operation 62 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.90>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i3 %add_ln53_1, void %for.inc83.i, i3 0, void %for.inc.split" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 63 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%i_1 = phi i2 %select_ln53_1, void %for.inc83.i, i2 0, void %for.inc.split" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 64 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln54, void %for.inc83.i, i2 0, void %for.inc.split" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 65 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.65ns)   --->   "%icmp_ln53 = icmp_eq  i3 %indvar_flatten6, i3 4" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 66 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.65ns)   --->   "%add_ln53_1 = add i3 %indvar_flatten6, i3 1" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 67 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc83.i, void %VITIS_LOOP_63_6.i" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 68 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.56ns)   --->   "%add_ln53 = add i2 %i_1, i2 1" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 69 'add' 'add_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.56ns)   --->   "%icmp_ln54 = icmp_eq  i2 %j, i2 2" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 70 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.99ns)   --->   "%select_ln53_1 = select i1 %icmp_ln54, i2 %add_ln53, i2 %i_1" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 71 'select' 'select_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i2 %select_ln53_1" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 72 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (4.35ns)   --->   "%mul_ln53 = mul i9 %zext_ln53, i9 150" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 73 'mul' 'mul_ln53' <Predicate = (!icmp_ln53)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i2 %select_ln53_1" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 74 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%phi_urem_load_1 = load i13 %phi_urem" [real_matmul.cpp:27]   --->   Operation 75 'load' 'phi_urem_load_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 76 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln33_1 = mul i15 %zext_ln33, i15 32568" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 76 'mul' 'mul_ln33_1' <Predicate = (icmp_ln53)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (1.67ns)   --->   "%add_ln27_2 = add i13 %phi_urem_load_1, i13 1" [real_matmul.cpp:27]   --->   Operation 77 'add' 'add_ln27_2' <Predicate = (icmp_ln53)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.67ns)   --->   "%icmp_ln27_1 = icmp_ult  i13 %add_ln27_2, i13 100" [real_matmul.cpp:27]   --->   Operation 78 'icmp' 'icmp_ln27_1' <Predicate = (icmp_ln53)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.69ns)   --->   "%select_ln27 = select i1 %icmp_ln27_1, i13 %add_ln27_2, i13 0" [real_matmul.cpp:27]   --->   Operation 79 'select' 'select_ln27' <Predicate = (icmp_ln53)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln27 = store i13 %counter_2, i13 %counter_1" [real_matmul.cpp:27]   --->   Operation 80 'store' 'store_ln27' <Predicate = (icmp_ln53)> <Delay = 1.58>
ST_5 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln27 = store i26 %add_ln27, i26 %phi_mul" [real_matmul.cpp:27]   --->   Operation 81 'store' 'store_ln27' <Predicate = (icmp_ln53)> <Delay = 1.58>
ST_5 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln27 = store i13 %select_ln27, i13 %phi_urem" [real_matmul.cpp:27]   --->   Operation 82 'store' 'store_ln27' <Predicate = (icmp_ln53)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 83 [1/1] (0.99ns)   --->   "%select_ln53 = select i1 %icmp_ln54, i2 0, i2 %j" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 83 'select' 'select_ln53' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i2 %select_ln53" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 84 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (5.07ns)   --->   "%call_ln53 = call void @real_matmul_Pipeline_VITIS_LOOP_56_5, i9 %mul_ln53, i16 %MatA_BRAM, i2 %select_ln53, i16 %MatB_BRAM, i16 %MatC_BRAM_1_0_loc" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 85 'call' 'call_ln53' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 86 [1/1] (1.56ns)   --->   "%add_ln54 = add i2 %select_ln53, i2 1" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 86 'add' 'add_ln54' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln53 = call void @real_matmul_Pipeline_VITIS_LOOP_56_5, i9 %mul_ln53, i16 %MatA_BRAM, i2 %select_ln53, i16 %MatB_BRAM, i16 %MatC_BRAM_1_0_loc" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 87 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.80>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_1_load_1 = load i16 %MatC_BRAM_1_1_1" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 88 'load' 'MatC_BRAM_1_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_9_load_1 = load i16 %MatC_BRAM_1_1_9" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 89 'load' 'MatC_BRAM_1_1_9_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_10_load_1 = load i16 %MatC_BRAM_1_1_10" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 90 'load' 'MatC_BRAM_1_1_10_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_11_load_1 = load i16 %MatC_BRAM_1_1_11" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 91 'load' 'MatC_BRAM_1_1_11_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_3_VITIS_LOOP_54_4_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 94 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_0_loc_load = load i16 %MatC_BRAM_1_0_loc"   --->   Operation 95 'load' 'MatC_BRAM_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node MatC_BRAM_1_1_15)   --->   "%MatC_BRAM_1_1_12 = select i1 %trunc_ln55, i16 %MatC_BRAM_1_0_loc_load, i16 %MatC_BRAM_1_1_11_load_1" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 96 'select' 'MatC_BRAM_1_1_12' <Predicate = (trunc_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node MatC_BRAM_1_1_16)   --->   "%MatC_BRAM_1_1_13 = select i1 %trunc_ln55, i16 %MatC_BRAM_1_1_10_load_1, i16 %MatC_BRAM_1_0_loc_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 97 'select' 'MatC_BRAM_1_1_13' <Predicate = (trunc_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node MatC_BRAM_1_1_17)   --->   "%MatC_BRAM_1_1 = select i1 %trunc_ln55, i16 %MatC_BRAM_1_0_loc_load, i16 %MatC_BRAM_1_1_9_load_1" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 98 'select' 'MatC_BRAM_1_1' <Predicate = (!trunc_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node MatC_BRAM_1_1_18)   --->   "%MatC_BRAM_1_1_14 = select i1 %trunc_ln55, i16 %MatC_BRAM_1_1_1_load_1, i16 %MatC_BRAM_1_0_loc_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 99 'select' 'MatC_BRAM_1_1_14' <Predicate = (!trunc_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.80ns) (out node of the LUT)   --->   "%MatC_BRAM_1_1_15 = select i1 %trunc_ln53, i16 %MatC_BRAM_1_1_12, i16 %MatC_BRAM_1_1_11_load_1" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 100 'select' 'MatC_BRAM_1_1_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.80ns) (out node of the LUT)   --->   "%MatC_BRAM_1_1_16 = select i1 %trunc_ln53, i16 %MatC_BRAM_1_1_13, i16 %MatC_BRAM_1_1_10_load_1" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 101 'select' 'MatC_BRAM_1_1_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.80ns) (out node of the LUT)   --->   "%MatC_BRAM_1_1_17 = select i1 %trunc_ln53, i16 %MatC_BRAM_1_1_9_load_1, i16 %MatC_BRAM_1_1" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 102 'select' 'MatC_BRAM_1_1_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.80ns) (out node of the LUT)   --->   "%MatC_BRAM_1_1_18 = select i1 %trunc_ln53, i16 %MatC_BRAM_1_1_1_load_1, i16 %MatC_BRAM_1_1_14" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 103 'select' 'MatC_BRAM_1_1_18' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln54 = store i16 %MatC_BRAM_1_1_15, i16 %MatC_BRAM_1_1_11" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 104 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln54 = store i16 %MatC_BRAM_1_1_16, i16 %MatC_BRAM_1_1_10" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 105 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln54 = store i16 %MatC_BRAM_1_1_17, i16 %MatC_BRAM_1_1_9" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 106 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln54 = store i16 %MatC_BRAM_1_1_18, i16 %MatC_BRAM_1_1_1" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 107 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_56_5.i" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 108 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.05>
ST_9 : Operation 109 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln33_1 = mul i15 %zext_ln33, i15 32568" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 109 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 6> <Delay = 2.10>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln33_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %counter, i1 0" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 110 'bitconcatenate' 'shl_ln33_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i14 %shl_ln33_1" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 111 'zext' 'zext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln33_1 = mul i15 %zext_ln33, i15 32568" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 112 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 113 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_1 = add i15 %mul_ln33_1, i15 %zext_ln33_3" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 113 'add' 'add_ln33_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 7> <Delay = 2.10>
ST_11 : Operation 114 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_1 = add i15 %mul_ln33_1, i15 %zext_ln33_3" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 114 'add' 'add_ln33_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 8> <Delay = 6.39>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_1_load = load i16 %MatC_BRAM_1_1_1"   --->   Operation 115 'load' 'MatC_BRAM_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_9_load = load i16 %MatC_BRAM_1_1_9"   --->   Operation 116 'load' 'MatC_BRAM_1_1_9_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_10_load = load i16 %MatC_BRAM_1_1_10"   --->   Operation 117 'load' 'MatC_BRAM_1_1_10_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_11_load = load i16 %MatC_BRAM_1_1_11"   --->   Operation 118 'load' 'MatC_BRAM_1_1_11_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %add_ln33_1, i1 0" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 119 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [2/2] (6.39ns)   --->   "%call_ln33 = call void @real_matmul_Pipeline_VITIS_LOOP_63_6, i16 %mem, i7 %shl_ln, i64 %MatC_DRAM_read, i16 %tmp_2, i16 %MatC_BRAM_1_1_10_load, i16 %MatC_BRAM_1_1_1_load, i16 %MatC_BRAM_1_1_11_load, i16 %MatC_BRAM_1_1_9_load" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 120 'call' 'call_ln33' <Predicate = true> <Delay = 6.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln33 = call void @real_matmul_Pipeline_VITIS_LOOP_63_6, i16 %mem, i7 %shl_ln, i64 %MatC_DRAM_read, i16 %tmp_2, i16 %MatC_BRAM_1_1_10_load, i16 %MatC_BRAM_1_1_1_load, i16 %MatC_BRAM_1_1_11_load, i16 %MatC_BRAM_1_1_9_load" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 121 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [real_matmul.cpp:27]   --->   Operation 122 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('counter') [7]  (0.000 ns)
	'store' operation ('store_ln27', real_matmul.cpp:27) of constant 0 on local variable 'counter' [28]  (1.588 ns)

 <State 2>: 4.520ns
The critical path consists of the following:
	'load' operation ('phi_mul_load', real_matmul.cpp:27) on local variable 'phi_mul' [33]  (0.000 ns)
	'mul' operation ('mul_ln33', real_matmul.cpp:33->real_matmul.cpp:28) [47]  (4.520 ns)

 <State 3>: 3.520ns
The critical path consists of the following:
	'add' operation ('add_ln33', real_matmul.cpp:33->real_matmul.cpp:28) [49]  (3.520 ns)

 <State 4>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6', real_matmul.cpp:53->real_matmul.cpp:28) with incoming values : ('add_ln53_1', real_matmul.cpp:53->real_matmul.cpp:28) [55]  (1.588 ns)

 <State 5>: 6.908ns
The critical path consists of the following:
	'phi' operation ('i', real_matmul.cpp:53->real_matmul.cpp:28) with incoming values : ('select_ln53_1', real_matmul.cpp:53->real_matmul.cpp:28) [56]  (0.000 ns)
	'add' operation ('add_ln53', real_matmul.cpp:53->real_matmul.cpp:28) [66]  (1.565 ns)
	'select' operation ('select_ln53_1', real_matmul.cpp:53->real_matmul.cpp:28) [71]  (0.993 ns)
	'mul' operation ('mul_ln53', real_matmul.cpp:53->real_matmul.cpp:28) [73]  (4.350 ns)

 <State 6>: 6.070ns
The critical path consists of the following:
	'select' operation ('select_ln53', real_matmul.cpp:53->real_matmul.cpp:28) [70]  (0.993 ns)
	'call' operation ('call_ln53', real_matmul.cpp:53->real_matmul.cpp:28) to 'real_matmul_Pipeline_VITIS_LOOP_56_5' [77]  (5.077 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.805ns
The critical path consists of the following:
	'load' operation ('MatC_BRAM_1_1_11_load_1', real_matmul.cpp:55->real_matmul.cpp:28) on local variable 'MatC_BRAM[1][1]' [65]  (0.000 ns)
	'select' operation ('MatC_BRAM[1][1]', real_matmul.cpp:55->real_matmul.cpp:28) [83]  (0.805 ns)

 <State 9>: 1.050ns
The critical path consists of the following:
	'mul' operation of DSP[102] ('mul_ln33_1', real_matmul.cpp:33->real_matmul.cpp:28) [101]  (1.050 ns)

 <State 10>: 2.100ns
The critical path consists of the following:
	'add' operation of DSP[102] ('add_ln33_1', real_matmul.cpp:33->real_matmul.cpp:28) [102]  (2.100 ns)

 <State 11>: 2.100ns
The critical path consists of the following:
	'add' operation of DSP[102] ('add_ln33_1', real_matmul.cpp:33->real_matmul.cpp:28) [102]  (2.100 ns)

 <State 12>: 6.390ns
The critical path consists of the following:
	'load' operation ('MatC_BRAM_1_1_1_load') on local variable 'MatC_BRAM[1][1]' [95]  (0.000 ns)
	'call' operation ('call_ln33', real_matmul.cpp:33->real_matmul.cpp:28) to 'real_matmul_Pipeline_VITIS_LOOP_63_6' [104]  (6.390 ns)

 <State 13>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
