library ieee;
use ieee.std_logic_1164.all;

entity mux41 is
  port(
    i_A  : in  std_logic;
    i_B  : in  std_logic;
    i_C  : in  std_logic;
    i_D  : in  std_logic;
    i_s0 : in  std_logic;
    i_s1 : in  std_logic;
    o    : out std_logic
  );
end mux41;

architecture rtl of mux41 is
begin
  process(i_A, i_B, i_C, i_D, i_s0, i_s1)
  begin
    case i_s1 & i_s0 is
      when "00" => o <= i_A;
      when "01" => o <= i_B;
      when "10" => o <= i_D; -- note: original timer used order A,B,D,C; keep consistent with your timer instantiation
      when "11" => o <= i_C;
      when others => o <= '0';
    end case;
  end process;
end rtl;
