<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\ad9910\dds_time_control.v<br>
D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\ad9910\pulse2width.v<br>
D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\ad9910\width2pulse.v<br>
D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\gowin_pll\gowin_pll.v<br>
D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\system.v<br>
D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\uart\uart_decode.v<br>
D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\uart\uart_rx.v<br>
D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\uart\uart_tx.v<br>
E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\gw_jtag.v<br>
D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Apr 12 10:29:17 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>system</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.261s, Peak memory usage = 699.246MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 699.246MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 699.246MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 699.246MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 699.246MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 699.246MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 699.246MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 699.246MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 699.246MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 699.246MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 699.246MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.968s, Elapsed time = 0h 0m 1s, Peak memory usage = 699.246MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 699.246MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.048s, Peak memory usage = 699.246MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 699.246MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>21</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>563</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>142</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>384</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>638</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>87</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>128</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>423</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>84</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>84</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>742(658 LUT, 84 ALU) / 23040</td>
<td>4%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>563 / 23280</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>563 / 23280</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>14 / 56</td>
<td>25%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.000</td>
<td>500.0</td>
<td>0.000</td>
<td>1.000</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>system_clk/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>system_clk/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>system_clk/PLLA_inst/CLKOUT1 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>50.000(MHz)</td>
<td>188.635(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>500.000(MHz)</td>
<td>190.386(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>system_clk/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>179.816(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_control/drover_width/self_add_count_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_control/triger_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>system_clk/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.680</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/self_add_count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>dds_control/drover_width/self_add_count_reg_5_s0/Q</td>
</tr>
<tr>
<td>1.438</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/osk_pulse/n8_s2/I0</td>
</tr>
<tr>
<td>1.964</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>dds_control/osk_pulse/n8_s2/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n83_s14/I2</td>
</tr>
<tr>
<td>2.800</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n83_s14/F</td>
</tr>
<tr>
<td>3.175</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n83_s12/I1</td>
</tr>
<tr>
<td>3.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n83_s12/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n83_s11/I0</td>
</tr>
<tr>
<td>4.592</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n83_s11/F</td>
</tr>
<tr>
<td>4.967</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n83_s10/I0</td>
</tr>
<tr>
<td>5.494</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n83_s10/F</td>
</tr>
<tr>
<td>5.869</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/triger_state_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>system_clk/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/triger_state_2_s0/CLK</td>
</tr>
<tr>
<td>2.616</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dds_control/triger_state_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.556, 49.265%; route: 2.250, 43.363%; tC2Q: 0.382, 7.372%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_control/drover_width/self_add_count_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_control/triger_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>system_clk/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.680</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/self_add_count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>dds_control/drover_width/self_add_count_reg_5_s0/Q</td>
</tr>
<tr>
<td>1.438</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/osk_pulse/n8_s2/I0</td>
</tr>
<tr>
<td>1.964</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>dds_control/osk_pulse/n8_s2/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n83_s15/I2</td>
</tr>
<tr>
<td>2.800</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n83_s15/F</td>
</tr>
<tr>
<td>3.175</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n83_s13/I2</td>
</tr>
<tr>
<td>3.636</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>dds_control/n83_s13/F</td>
</tr>
<tr>
<td>4.011</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n84_s11/I0</td>
</tr>
<tr>
<td>4.537</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n84_s11/F</td>
</tr>
<tr>
<td>4.912</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n84_s10/I0</td>
</tr>
<tr>
<td>5.439</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n84_s10/F</td>
</tr>
<tr>
<td>5.814</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/triger_state_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>system_clk/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/triger_state_1_s0/CLK</td>
</tr>
<tr>
<td>2.616</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dds_control/triger_state_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.501, 48.721%; route: 2.250, 43.828%; tC2Q: 0.382, 7.451%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_control/drover_width/self_add_count_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_control/osk_pulse/pulse_valid_out_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>system_clk/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.680</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/self_add_count_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>dds_control/drover_width/self_add_count_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.438</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/osk_pulse/n8_s4/I0</td>
</tr>
<tr>
<td>1.964</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>dds_control/osk_pulse/n8_s4/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/osk_pulse/n8_s5/I2</td>
</tr>
<tr>
<td>2.800</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/osk_pulse/n8_s5/F</td>
</tr>
<tr>
<td>3.175</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/osk_pulse/n8_s3/I1</td>
</tr>
<tr>
<td>3.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/osk_pulse/n8_s3/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/osk_pulse/n8_s0/I3</td>
</tr>
<tr>
<td>4.329</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/osk_pulse/n8_s0/F</td>
</tr>
<tr>
<td>4.704</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/osk_pulse/pulse_valid_out_reg_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>system_clk/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/osk_pulse/pulse_valid_out_reg_s0/CLK</td>
</tr>
<tr>
<td>2.616</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dds_control/osk_pulse/pulse_valid_out_reg_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.766, 43.896%; route: 1.875, 46.598%; tC2Q: 0.382, 9.506%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_control/drover_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_control/triger_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>system_clk/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.680</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.438</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n84_s12/I0</td>
</tr>
<tr>
<td>1.964</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>dds_control/n84_s12/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n85_s11/I2</td>
</tr>
<tr>
<td>2.800</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n85_s11/F</td>
</tr>
<tr>
<td>3.175</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n85_s10/I0</td>
</tr>
<tr>
<td>3.701</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/n85_s10/F</td>
</tr>
<tr>
<td>4.076</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/triger_state_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>system_clk/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/triger_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.616</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dds_control/triger_state_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.514, 44.572%; route: 1.500, 44.166%; tC2Q: 0.382, 11.262%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_control/drover_width/self_add_count_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_control/drover_width/self_add_count_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>system_clk/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.680</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/self_add_count_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>dds_control/drover_width/self_add_count_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.438</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n21_s/I1</td>
</tr>
<tr>
<td>2.000</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dds_control/drover_width/n21_s/COUT</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dds_control/drover_width/n20_s/CIN</td>
</tr>
<tr>
<td>2.050</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dds_control/drover_width/n20_s/COUT</td>
</tr>
<tr>
<td>2.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n19_s/CIN</td>
</tr>
<tr>
<td>2.100</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n19_s/COUT</td>
</tr>
<tr>
<td>2.100</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n18_s/CIN</td>
</tr>
<tr>
<td>2.150</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n18_s/COUT</td>
</tr>
<tr>
<td>2.150</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n17_s/CIN</td>
</tr>
<tr>
<td>2.200</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n17_s/COUT</td>
</tr>
<tr>
<td>2.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n16_s/CIN</td>
</tr>
<tr>
<td>2.250</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n16_s/COUT</td>
</tr>
<tr>
<td>2.250</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n15_s/CIN</td>
</tr>
<tr>
<td>2.300</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n15_s/COUT</td>
</tr>
<tr>
<td>2.300</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n14_s/CIN</td>
</tr>
<tr>
<td>2.350</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n14_s/COUT</td>
</tr>
<tr>
<td>2.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n13_s/CIN</td>
</tr>
<tr>
<td>2.400</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n13_s/COUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n12_s/CIN</td>
</tr>
<tr>
<td>2.450</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n12_s/COUT</td>
</tr>
<tr>
<td>2.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n11_s/CIN</td>
</tr>
<tr>
<td>2.500</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n11_s/COUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n10_s/CIN</td>
</tr>
<tr>
<td>2.550</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n10_s/COUT</td>
</tr>
<tr>
<td>2.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n9_s/CIN</td>
</tr>
<tr>
<td>2.600</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n9_s/COUT</td>
</tr>
<tr>
<td>2.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n8_s/CIN</td>
</tr>
<tr>
<td>2.650</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n8_s/COUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dds_control/drover_width/n7_s/CIN</td>
</tr>
<tr>
<td>2.894</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/n7_s/SUM</td>
</tr>
<tr>
<td>3.269</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/self_add_count_reg_15_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>system_clk/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>system_clk/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dds_control/drover_width/self_add_count_reg_15_s0/CLK</td>
</tr>
<tr>
<td>2.616</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dds_control/drover_width/self_add_count_reg_15_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.456, 56.253%; route: 0.750, 28.972%; tC2Q: 0.382, 14.775%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
