#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov  7 16:19:46 2023
# Process ID: 12112
# Current directory: C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.runs/Overall_CPU_datapath_wrapper_0_0_synth_1
# Command line: vivado.exe -log Overall_CPU_datapath_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Overall_CPU_datapath_wrapper_0_0.tcl
# Log file: C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.runs/Overall_CPU_datapath_wrapper_0_0_synth_1/Overall_CPU_datapath_wrapper_0_0.vds
# Journal file: C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.runs/Overall_CPU_datapath_wrapper_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Overall_CPU_datapath_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/travisallabon'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '//Mac/Home/Documents/Fall-2023/ECE-1195/Lab_1_repo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ALU:1.0'. The one found in IP location 'c:/users/travisallabon/Lab_2/Lab_2.srcs/sources_1/bd/mref/ALU' will take precedence over the same IP in location c:/users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/mref/ALU
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Multiplier_32_bit:1.0'. The one found in IP location 'c:/users/travisallabon/Lab_3/Lab_3.srcs/sources_1/bd/mref/Multiplier_32_bit' will take precedence over the same IP in location c:/users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/mref/Multiplier_32_bit
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 282.578 ; gain = 14.121
Command: synth_design -top Overall_CPU_datapath_wrapper_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 403.055 ; gain = 101.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Overall_CPU_datapath_wrapper_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/ip/Overall_CPU_datapath_wrapper_0_0/synth/Overall_CPU_datapath_wrapper_0_0.vhd:67]
INFO: [Synth 8-3491] module 'datapath_wrapper' declared at 'c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.vhd:14' bound to instance 'U0' of component 'datapath_wrapper' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/ip/Overall_CPU_datapath_wrapper_0_0/synth/Overall_CPU_datapath_wrapper_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'datapath_wrapper' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'datapath' declared at 'c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:14' bound to instance 'datapath_i' of component 'datapath' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'datapath' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:29]
INFO: [Synth 8-637] synthesizing blackbox instance 'ALUOut_8_0' of component 'datapath_ALUOut_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:386]
INFO: [Synth 8-637] synthesizing blackbox instance 'ALU_0' of component 'datapath_ALU_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:394]
INFO: [Synth 8-637] synthesizing blackbox instance 'Control_Unit_8_0' of component 'datapath_Control_Unit_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:404]
INFO: [Synth 8-637] synthesizing blackbox instance 'HILO_reg_0' of component 'datapath_HILO_reg_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:438]
INFO: [Synth 8-637] synthesizing blackbox instance 'HILO_reg_1' of component 'datapath_HILO_reg_1_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:446]
INFO: [Synth 8-637] synthesizing blackbox instance 'Instruction_Register_0' of component 'datapath_Instruction_Register_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:454]
INFO: [Synth 8-637] synthesizing blackbox instance 'Memory_Data_Register_0' of component 'datapath_Memory_Data_Register_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:469]
INFO: [Synth 8-637] synthesizing blackbox instance 'Multiplier_32_bit_0' of component 'datapath_Multiplier_32_bit_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:477]
INFO: [Synth 8-637] synthesizing blackbox instance 'PC_8_0' of component 'datapath_PC_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:486]
INFO: [Synth 8-637] synthesizing blackbox instance 'Reg_A_8_0' of component 'datapath_Reg_A_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:495]
INFO: [Synth 8-637] synthesizing blackbox instance 'Reg_B_8_0' of component 'datapath_Reg_B_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:504]
INFO: [Synth 8-637] synthesizing blackbox instance 'Shift_Left_2_28_8_0' of component 'datapath_Shift_Left_2_28_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:512]
INFO: [Synth 8-637] synthesizing blackbox instance 'Shift_Left_2_8_0' of component 'datapath_Shift_Left_2_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:518]
INFO: [Synth 8-637] synthesizing blackbox instance 'Sign_Extend_8_0' of component 'datapath_Sign_Extend_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:524]
INFO: [Synth 8-637] synthesizing blackbox instance 'Two2one_1bit_mux_0' of component 'datapath_Two2one_1bit_mux_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:529]
INFO: [Synth 8-637] synthesizing blackbox instance 'andGateorGate_0' of component 'datapath_andGateorGate_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:536]
INFO: [Synth 8-637] synthesizing blackbox instance 'count_leading_ones_0' of component 'datapath_count_leading_ones_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:543]
INFO: [Synth 8-637] synthesizing blackbox instance 'fivebit_2to1_mux_8_0' of component 'datapath_fivebit_2to1_mux_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:548]
INFO: [Synth 8-637] synthesizing blackbox instance 'fivebit_2to1_mux_8_1' of component 'datapath_fivebit_2to1_mux_8_1_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:555]
INFO: [Synth 8-637] synthesizing blackbox instance 'four2three_mux_8_0' of component 'datapath_four2three_mux_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:562]
INFO: [Synth 8-637] synthesizing blackbox instance 'four2two_mux_8_0' of component 'datapath_four2two_mux_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:572]
INFO: [Synth 8-637] synthesizing blackbox instance 'loading_mux_0' of component 'datapath_loading_mux_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:580]
INFO: [Synth 8-637] synthesizing blackbox instance 'register_file_8_0' of component 'datapath_register_file_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:589]
INFO: [Synth 8-637] synthesizing blackbox instance 'two2one_mux_8_0' of component 'datapath_two2one_mux_8_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:601]
INFO: [Synth 8-637] synthesizing blackbox instance 'two2one_mux_8_2' of component 'datapath_two2one_mux_8_2_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:608]
INFO: [Synth 8-637] synthesizing blackbox instance 'two2one_mux_8_3' of component 'datapath_two2one_mux_8_3_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:615]
INFO: [Synth 8-3491] module 'datapath_xlslice_0_0' declared at 'c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/ip/datapath_xlslice_0_0/synth/datapath_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'datapath_xlslice_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:622]
INFO: [Synth 8-6157] synthesizing module 'datapath_xlslice_0_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/ip/datapath_xlslice_0_0/synth/datapath_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 63 - type: integer 
	Parameter DIN_TO bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (1#1) [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'datapath_xlslice_0_0' (2#1) [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/ip/datapath_xlslice_0_0/synth/datapath_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'datapath_xlslice_1_0' declared at 'c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/ip/datapath_xlslice_1_0/synth/datapath_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'datapath_xlslice_1_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:627]
INFO: [Synth 8-6157] synthesizing module 'datapath_xlslice_1_0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/ip/datapath_xlslice_1_0/synth/datapath_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (2#1) [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'datapath_xlslice_1_0' (3#1) [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/ip/datapath_xlslice_1_0/synth/datapath_xlslice_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'datapath' (4#1) [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/synth/datapath.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'datapath_wrapper' (5#1) [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Overall_CPU_datapath_wrapper_0_0' (6#1) [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/ip/Overall_CPU_datapath_wrapper_0_0/synth/Overall_CPU_datapath_wrapper_0_0.vhd:67]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[63]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[62]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[61]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[60]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[59]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[58]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[57]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[56]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[55]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[54]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[53]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[52]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[51]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[50]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[49]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[48]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[47]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[46]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[45]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[44]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[43]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[42]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[41]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[40]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[39]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[38]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[37]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[36]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[35]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[34]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[33]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[32]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 461.750 ; gain = 160.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 461.750 ; gain = 160.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 461.750 ; gain = 160.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/datapath_ooc.xdc] for cell 'U0/datapath_i'
Finished Parsing XDC File [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/datapath_ooc.xdc] for cell 'U0/datapath_i'
Parsing XDC File [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc] for cell 'U0'
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc:37]
Finished Parsing XDC File [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc] for cell 'U0'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [c:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Overall_CPU_datapath_wrapper_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.973 ; gain = 0.000
Parsing XDC File [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.runs/Overall_CPU_datapath_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.runs/Overall_CPU_datapath_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 810.973 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 810.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.runs/Overall_CPU_datapath_wrapper_0_0_synth_1/dont_touch.xdc, line 15).
Applied set_property DONT_TOUCH = true for U0/datapath_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/datapath_i/xlslice_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[63]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[62]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[61]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[60]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[59]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[58]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[57]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[56]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[55]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[54]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[53]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[52]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[51]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[50]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[49]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[48]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[47]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[46]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[45]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[44]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[43]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[42]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[41]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[40]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[39]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[38]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[37]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[36]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[35]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[34]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[33]
WARNING: [Synth 8-3331] design datapath_xlslice_1_0 has unconnected port Din[32]
WARNING: [Synth 8-3331] design datapath_xlslice_0_0 has unconnected port Din[31]
WARNING: [Synth 8-3331] design datapath_xlslice_0_0 has unconnected port Din[30]
WARNING: [Synth 8-3331] design datapath_xlslice_0_0 has unconnected port Din[29]
WARNING: [Synth 8-3331] design datapath_xlslice_0_0 has unconnected port Din[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |datapath_ALUOut_8_0_0             |         1|
|2     |datapath_ALU_0_0                  |         1|
|3     |datapath_Control_Unit_8_0_0       |         1|
|4     |datapath_HILO_reg_0_0             |         1|
|5     |datapath_HILO_reg_1_0             |         1|
|6     |datapath_Instruction_Register_0_0 |         1|
|7     |datapath_Memory_Data_Register_0_0 |         1|
|8     |datapath_Multiplier_32_bit_0_0    |         1|
|9     |datapath_PC_8_0_0                 |         1|
|10    |datapath_Reg_A_8_0_0              |         1|
|11    |datapath_Reg_B_8_0_0              |         1|
|12    |datapath_Shift_Left_2_28_8_0_0    |         1|
|13    |datapath_Shift_Left_2_8_0_0       |         1|
|14    |datapath_Sign_Extend_8_0_0        |         1|
|15    |datapath_Two2one_1bit_mux_0_0     |         1|
|16    |datapath_andGateorGate_0_0        |         1|
|17    |datapath_count_leading_ones_0_0   |         1|
|18    |datapath_fivebit_2to1_mux_8_0_0   |         1|
|19    |datapath_fivebit_2to1_mux_8_1_0   |         1|
|20    |datapath_four2three_mux_8_0_0     |         1|
|21    |datapath_four2two_mux_8_0_0       |         1|
|22    |datapath_loading_mux_0_0          |         1|
|23    |datapath_register_file_8_0_0      |         1|
|24    |datapath_two2one_mux_8_0_0        |         1|
|25    |datapath_two2one_mux_8_2_0        |         1|
|26    |datapath_two2one_mux_8_3_0        |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |datapath_ALUOut_8_0_0_bbox_0             |     1|
|2     |datapath_ALU_0_0_bbox_1                  |     1|
|3     |datapath_Control_Unit_8_0_0_bbox_2       |     1|
|4     |datapath_HILO_reg_0_0_bbox_3             |     1|
|5     |datapath_HILO_reg_1_0_bbox_4             |     1|
|6     |datapath_Instruction_Register_0_0_bbox_5 |     1|
|7     |datapath_Memory_Data_Register_0_0_bbox_6 |     1|
|8     |datapath_Multiplier_32_bit_0_0_bbox_7    |     1|
|9     |datapath_PC_8_0_0_bbox_8                 |     1|
|10    |datapath_Reg_A_8_0_0_bbox_9              |     1|
|11    |datapath_Reg_B_8_0_0_bbox_10             |     1|
|12    |datapath_Shift_Left_2_28_8_0_0_bbox_11   |     1|
|13    |datapath_Shift_Left_2_8_0_0_bbox_12      |     1|
|14    |datapath_Sign_Extend_8_0_0_bbox_13       |     1|
|15    |datapath_Two2one_1bit_mux_0_0_bbox_14    |     1|
|16    |datapath_andGateorGate_0_0_bbox_15       |     1|
|17    |datapath_count_leading_ones_0_0_bbox_16  |     1|
|18    |datapath_fivebit_2to1_mux_8_0_0_bbox_17  |     1|
|19    |datapath_fivebit_2to1_mux_8_1_0_bbox_18  |     1|
|20    |datapath_four2three_mux_8_0_0_bbox_19    |     1|
|21    |datapath_four2two_mux_8_0_0_bbox_20      |     1|
|22    |datapath_loading_mux_0_0_bbox_21         |     1|
|23    |datapath_register_file_8_0_0_bbox_22     |     1|
|24    |datapath_two2one_mux_8_0_0_bbox_23       |     1|
|25    |datapath_two2one_mux_8_2_0_bbox_24       |     1|
|26    |datapath_two2one_mux_8_3_0_bbox_25       |     1|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+----------------+---------------------+------+
|      |Instance        |Module               |Cells |
+------+----------------+---------------------+------+
|1     |top             |                     |   862|
|2     |  U0            |datapath_wrapper     |   862|
|3     |    datapath_i  |datapath             |   862|
|4     |      xlslice_0 |datapath_xlslice_0_0 |     0|
|5     |      xlslice_1 |datapath_xlslice_1_0 |     0|
+------+----------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 810.973 ; gain = 509.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 810.973 ; gain = 160.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 810.973 ; gain = 509.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 813.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 109 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 813.793 ; gain = 520.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 813.793 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.runs/Overall_CPU_datapath_wrapper_0_0_synth_1/Overall_CPU_datapath_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Overall_CPU_datapath_wrapper_0_0, cache-ID = 54486ab1a042bb0d
INFO: [Coretcl 2-1174] Renamed 30 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 813.793 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.runs/Overall_CPU_datapath_wrapper_0_0_synth_1/Overall_CPU_datapath_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Overall_CPU_datapath_wrapper_0_0_utilization_synth.rpt -pb Overall_CPU_datapath_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 16:21:24 2023...
