============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 21:39:57 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.182260s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (26.4%)

RUN-1004 : used memory is 227 MB, reserved memory is 202 MB, peak memory is 231 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1113 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_position_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 192 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk to drive 31 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 5323 instances
RUN-0007 : 1958 luts, 2561 seqs, 485 mslices, 262 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6838 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5177 nets have 2 pins
RUN-1001 : 1241 nets have [3 - 5] pins
RUN-1001 : 172 nets have [6 - 10] pins
RUN-1001 : 128 nets have [11 - 20] pins
RUN-1001 : 104 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     661     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     176     
RUN-1001 :   Yes  |  No   |  Yes  |    1587     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  55   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 65
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5321 instances, 1958 luts, 2561 seqs, 747 slices, 129 macros(747 instances: 485 mslices 262 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1729 pins
PHY-0007 : Cell area utilization is 59%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 842349
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 59%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 572874, overlap = 59.1562
PHY-3002 : Step(2): len = 541600, overlap = 84.75
PHY-3002 : Step(3): len = 386469, overlap = 108.469
PHY-3002 : Step(4): len = 359526, overlap = 126.656
PHY-3002 : Step(5): len = 310448, overlap = 132.656
PHY-3002 : Step(6): len = 281809, overlap = 141.094
PHY-3002 : Step(7): len = 257905, overlap = 161.656
PHY-3002 : Step(8): len = 228675, overlap = 192.531
PHY-3002 : Step(9): len = 206322, overlap = 220.844
PHY-3002 : Step(10): len = 188188, overlap = 239.406
PHY-3002 : Step(11): len = 175582, overlap = 253
PHY-3002 : Step(12): len = 159944, overlap = 250.781
PHY-3002 : Step(13): len = 151403, overlap = 269.094
PHY-3002 : Step(14): len = 146747, overlap = 285.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00697e-05
PHY-3002 : Step(15): len = 144204, overlap = 269.531
PHY-3002 : Step(16): len = 147379, overlap = 268.875
PHY-3002 : Step(17): len = 153230, overlap = 235.094
PHY-3002 : Step(18): len = 152126, overlap = 226.906
PHY-3002 : Step(19): len = 149099, overlap = 215.906
PHY-3002 : Step(20): len = 150253, overlap = 213.875
PHY-3002 : Step(21): len = 149015, overlap = 202.812
PHY-3002 : Step(22): len = 149876, overlap = 202
PHY-3002 : Step(23): len = 148537, overlap = 197.156
PHY-3002 : Step(24): len = 146079, overlap = 199.625
PHY-3002 : Step(25): len = 144136, overlap = 192.938
PHY-3002 : Step(26): len = 141131, overlap = 191.719
PHY-3002 : Step(27): len = 140777, overlap = 191.938
PHY-3002 : Step(28): len = 139318, overlap = 191.438
PHY-3002 : Step(29): len = 136515, overlap = 192.719
PHY-3002 : Step(30): len = 136326, overlap = 193.562
PHY-3002 : Step(31): len = 136567, overlap = 182.531
PHY-3002 : Step(32): len = 135634, overlap = 165.375
PHY-3002 : Step(33): len = 134041, overlap = 165.75
PHY-3002 : Step(34): len = 131868, overlap = 164.344
PHY-3002 : Step(35): len = 132188, overlap = 160.062
PHY-3002 : Step(36): len = 132383, overlap = 155.25
PHY-3002 : Step(37): len = 129940, overlap = 158.656
PHY-3002 : Step(38): len = 129741, overlap = 159.875
PHY-3002 : Step(39): len = 129509, overlap = 154.375
PHY-3002 : Step(40): len = 128381, overlap = 151.281
PHY-3002 : Step(41): len = 127042, overlap = 156.062
PHY-3002 : Step(42): len = 126262, overlap = 149.812
PHY-3002 : Step(43): len = 126156, overlap = 155.438
PHY-3002 : Step(44): len = 125500, overlap = 151.188
PHY-3002 : Step(45): len = 123989, overlap = 160.125
PHY-3002 : Step(46): len = 123410, overlap = 166.281
PHY-3002 : Step(47): len = 123203, overlap = 165.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.01393e-05
PHY-3002 : Step(48): len = 123580, overlap = 158.25
PHY-3002 : Step(49): len = 123711, overlap = 158.312
PHY-3002 : Step(50): len = 123840, overlap = 158.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.51209e-05
PHY-3002 : Step(51): len = 124288, overlap = 159.281
PHY-3002 : Step(52): len = 124348, overlap = 160.812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6838.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 171192, over cnt = 816(7%), over = 4987, worst = 33
PHY-1001 : End global iterations;  0.437519s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (32.1%)

PHY-1001 : Congestion index: top1 = 127.29, top5 = 92.31, top10 = 76.77, top15 = 67.75.
PHY-3001 : End congestion estimation;  0.562065s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (30.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.79806e-06
PHY-3002 : Step(53): len = 141647, overlap = 175.781
PHY-3002 : Step(54): len = 141614, overlap = 173.188
PHY-3002 : Step(55): len = 133903, overlap = 198.406
PHY-3002 : Step(56): len = 132351, overlap = 214.375
PHY-3002 : Step(57): len = 125654, overlap = 231.375
PHY-3002 : Step(58): len = 122909, overlap = 245.469
PHY-3002 : Step(59): len = 119609, overlap = 251.094
PHY-3002 : Step(60): len = 119986, overlap = 250.594
PHY-3002 : Step(61): len = 116579, overlap = 261.906
PHY-3002 : Step(62): len = 116117, overlap = 268.156
PHY-3002 : Step(63): len = 114914, overlap = 273.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.59612e-06
PHY-3002 : Step(64): len = 114484, overlap = 272.688
PHY-3002 : Step(65): len = 115190, overlap = 273.25
PHY-3002 : Step(66): len = 116981, overlap = 262.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.19224e-06
PHY-3002 : Step(67): len = 118031, overlap = 248.156
PHY-3002 : Step(68): len = 119504, overlap = 241.625
PHY-3002 : Step(69): len = 122316, overlap = 210.406
PHY-3002 : Step(70): len = 125023, overlap = 192.156
PHY-3002 : Step(71): len = 124583, overlap = 181.688
PHY-3002 : Step(72): len = 125901, overlap = 172.438
PHY-3002 : Step(73): len = 126790, overlap = 160.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.43845e-05
PHY-3002 : Step(74): len = 127776, overlap = 157.312
PHY-3002 : Step(75): len = 127776, overlap = 157.312
PHY-3002 : Step(76): len = 128006, overlap = 153.75
PHY-3002 : Step(77): len = 128579, overlap = 154.688
PHY-3002 : Step(78): len = 134426, overlap = 130.531
PHY-3002 : Step(79): len = 136077, overlap = 123.062
PHY-3002 : Step(80): len = 133179, overlap = 128.281
PHY-3002 : Step(81): len = 133401, overlap = 128.344
PHY-3002 : Step(82): len = 133246, overlap = 126.656
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.8769e-05
PHY-3002 : Step(83): len = 135956, overlap = 116.375
PHY-3002 : Step(84): len = 139093, overlap = 110.969
PHY-3002 : Step(85): len = 143724, overlap = 90.5312
PHY-3002 : Step(86): len = 144670, overlap = 85.4688
PHY-3002 : Step(87): len = 143437, overlap = 85.3438
PHY-3002 : Step(88): len = 142028, overlap = 83.9375
PHY-3002 : Step(89): len = 141786, overlap = 80.875
PHY-3002 : Step(90): len = 141680, overlap = 81.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.75379e-05
PHY-3002 : Step(91): len = 145203, overlap = 78.0312
PHY-3002 : Step(92): len = 148542, overlap = 75.4375
PHY-3002 : Step(93): len = 149492, overlap = 75.5312
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 63/6838.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 178968, over cnt = 844(7%), over = 4598, worst = 29
PHY-1001 : End global iterations;  0.445971s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (24.5%)

PHY-1001 : Congestion index: top1 = 96.04, top5 = 73.98, top10 = 63.51, top15 = 57.10.
PHY-3001 : End congestion estimation;  0.527648s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (26.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.72739e-05
PHY-3002 : Step(94): len = 154151, overlap = 211.812
PHY-3002 : Step(95): len = 155571, overlap = 191.969
PHY-3002 : Step(96): len = 150851, overlap = 182.688
PHY-3002 : Step(97): len = 149204, overlap = 186.281
PHY-3002 : Step(98): len = 147249, overlap = 173.375
PHY-3002 : Step(99): len = 145801, overlap = 188.906
PHY-3002 : Step(100): len = 143687, overlap = 185.688
PHY-3002 : Step(101): len = 140649, overlap = 189.312
PHY-3002 : Step(102): len = 138946, overlap = 195.25
PHY-3002 : Step(103): len = 138182, overlap = 201.219
PHY-3002 : Step(104): len = 137091, overlap = 200.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.45478e-05
PHY-3002 : Step(105): len = 139678, overlap = 181.062
PHY-3002 : Step(106): len = 142413, overlap = 170.656
PHY-3002 : Step(107): len = 143545, overlap = 163.812
PHY-3002 : Step(108): len = 143344, overlap = 158.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000109096
PHY-3002 : Step(109): len = 144619, overlap = 150.281
PHY-3002 : Step(110): len = 145285, overlap = 149
PHY-3002 : Step(111): len = 145950, overlap = 150.906
PHY-3002 : Step(112): len = 146462, overlap = 149.031
PHY-3002 : Step(113): len = 147747, overlap = 138.812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00018655
PHY-3002 : Step(114): len = 149368, overlap = 132.375
PHY-3002 : Step(115): len = 151148, overlap = 131.594
PHY-3002 : Step(116): len = 152915, overlap = 122.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000301838
PHY-3002 : Step(117): len = 153672, overlap = 121.531
PHY-3002 : Step(118): len = 154769, overlap = 124.281
PHY-3002 : Step(119): len = 156433, overlap = 122.375
PHY-3002 : Step(120): len = 159121, overlap = 119.125
PHY-3002 : Step(121): len = 160689, overlap = 116.406
PHY-3002 : Step(122): len = 160549, overlap = 112.219
PHY-3002 : Step(123): len = 160122, overlap = 110.875
PHY-3002 : Step(124): len = 160050, overlap = 108.562
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 108.56 peak overflow 2.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 487/6838.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 199960, over cnt = 1105(10%), over = 4798, worst = 23
PHY-1001 : End global iterations;  0.466683s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (30.1%)

PHY-1001 : Congestion index: top1 = 87.08, top5 = 70.34, top10 = 61.46, top15 = 56.47.
PHY-1001 : End incremental global routing;  0.543471s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (28.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27306, tnet num: 6836, tinst num: 5321, tnode num: 36778, tedge num: 46250.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.607034s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (23.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.304850s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (28.7%)

OPT-1001 : Current memory(MB): used = 321, reserve = 297, peak = 321.
OPT-1001 : End physical optimization;  1.368305s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (29.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1958 LUT to BLE ...
SYN-4008 : Packed 1958 LUT and 539 SEQ to BLE.
SYN-4003 : Packing 2022 remaining SEQ's ...
SYN-4005 : Packed 1298 SEQ with LUT/SLICE
SYN-4006 : 291 single LUT's are left
SYN-4006 : 724 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2682/3556 primitive instances ...
PHY-3001 : End packing;  0.399555s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.1%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2326 instances
RUN-1001 : 1134 mslices, 1135 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6340 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4631 nets have 2 pins
RUN-1001 : 1293 nets have [3 - 5] pins
RUN-1001 : 179 nets have [6 - 10] pins
RUN-1001 : 133 nets have [11 - 20] pins
RUN-1001 : 89 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 2324 instances, 2269 slices, 129 macros(747 instances: 485 mslices 262 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1032 pins
PHY-3001 : Cell area utilization is 82%
PHY-3001 : After packing: Len = 167417, Over = 183.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3154/6340.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 211256, over cnt = 1106(10%), over = 3258, worst = 22
PHY-1002 : len = 231448, over cnt = 817(7%), over = 1607, worst = 11
PHY-1002 : len = 245976, over cnt = 540(4%), over = 850, worst = 9
PHY-1002 : len = 261952, over cnt = 73(0%), over = 76, worst = 2
PHY-1002 : len = 268360, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  1.513035s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (36.1%)

PHY-1001 : Congestion index: top1 = 70.97, top5 = 63.19, top10 = 58.57, top15 = 55.37.
PHY-3001 : End congestion estimation;  1.619922s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (34.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.95298e-05
PHY-3002 : Step(125): len = 155324, overlap = 180
PHY-3002 : Step(126): len = 152833, overlap = 190.5
PHY-3002 : Step(127): len = 150277, overlap = 196.25
PHY-3002 : Step(128): len = 148646, overlap = 194.5
PHY-3002 : Step(129): len = 148255, overlap = 200
PHY-3002 : Step(130): len = 146180, overlap = 206
PHY-3002 : Step(131): len = 145630, overlap = 209
PHY-3002 : Step(132): len = 144907, overlap = 212.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.90596e-05
PHY-3002 : Step(133): len = 148208, overlap = 193
PHY-3002 : Step(134): len = 149396, overlap = 193
PHY-3002 : Step(135): len = 151626, overlap = 186
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.81192e-05
PHY-3002 : Step(136): len = 155560, overlap = 173.75
PHY-3002 : Step(137): len = 157983, overlap = 166.25
PHY-3002 : Step(138): len = 160197, overlap = 155
PHY-3002 : Step(139): len = 161871, overlap = 151.75
PHY-3002 : Step(140): len = 163366, overlap = 147.75
PHY-3002 : Step(141): len = 164047, overlap = 147.75
PHY-3002 : Step(142): len = 164515, overlap = 149.75
PHY-3002 : Step(143): len = 164881, overlap = 143.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0001512
PHY-3002 : Step(144): len = 167547, overlap = 137.5
PHY-3002 : Step(145): len = 170201, overlap = 131.5
PHY-3002 : Step(146): len = 172495, overlap = 132
PHY-3002 : Step(147): len = 173963, overlap = 126
PHY-3002 : Step(148): len = 173792, overlap = 125
PHY-3002 : Step(149): len = 173579, overlap = 124
PHY-3002 : Step(150): len = 173408, overlap = 128.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00024486
PHY-3002 : Step(151): len = 175462, overlap = 127
PHY-3002 : Step(152): len = 178173, overlap = 124
PHY-3002 : Step(153): len = 180476, overlap = 126.5
PHY-3002 : Step(154): len = 181848, overlap = 127.75
PHY-3002 : Step(155): len = 182205, overlap = 130.25
PHY-3002 : Step(156): len = 182678, overlap = 127
PHY-3002 : Step(157): len = 183464, overlap = 126.75
PHY-3002 : Step(158): len = 183954, overlap = 126
PHY-3002 : Step(159): len = 184187, overlap = 120.75
PHY-3002 : Step(160): len = 184508, overlap = 114.75
PHY-3002 : Step(161): len = 184841, overlap = 114
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000476216
PHY-3002 : Step(162): len = 186917, overlap = 105
PHY-3002 : Step(163): len = 189439, overlap = 102.25
PHY-3002 : Step(164): len = 190901, overlap = 99.5
PHY-3002 : Step(165): len = 191473, overlap = 98
PHY-3002 : Step(166): len = 192063, overlap = 100.5
PHY-3002 : Step(167): len = 192747, overlap = 100.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000772301
PHY-3002 : Step(168): len = 193868, overlap = 99.75
PHY-3002 : Step(169): len = 195107, overlap = 100.5
PHY-3002 : Step(170): len = 196158, overlap = 97.25
PHY-3002 : Step(171): len = 197312, overlap = 99.5
PHY-3002 : Step(172): len = 198321, overlap = 98.5
PHY-3002 : Step(173): len = 199100, overlap = 97.75
PHY-3002 : Step(174): len = 199641, overlap = 97.5
PHY-3002 : Step(175): len = 199956, overlap = 95.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.689750s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (27.2%)

PHY-3001 : Trial Legalized: Len = 217723
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 262/6340.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 265144, over cnt = 1063(9%), over = 1861, worst = 9
PHY-1002 : len = 274256, over cnt = 583(5%), over = 810, worst = 5
PHY-1002 : len = 281928, over cnt = 227(2%), over = 291, worst = 5
PHY-1002 : len = 287280, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 288624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.385073s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (40.6%)

PHY-1001 : Congestion index: top1 = 58.96, top5 = 54.62, top10 = 52.04, top15 = 49.96.
PHY-3001 : End congestion estimation;  1.502616s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (39.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.26706e-05
PHY-3002 : Step(176): len = 200328, overlap = 75
PHY-3002 : Step(177): len = 194649, overlap = 96.75
PHY-3002 : Step(178): len = 192515, overlap = 97.25
PHY-3002 : Step(179): len = 191389, overlap = 103
PHY-3002 : Step(180): len = 190613, overlap = 106
PHY-3002 : Step(181): len = 189307, overlap = 103.25
PHY-3002 : Step(182): len = 189080, overlap = 100
PHY-3002 : Step(183): len = 188883, overlap = 98
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00018458
PHY-3002 : Step(184): len = 190936, overlap = 90
PHY-3002 : Step(185): len = 191504, overlap = 90.5
PHY-3002 : Step(186): len = 191973, overlap = 88.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000333376
PHY-3002 : Step(187): len = 193150, overlap = 85
PHY-3002 : Step(188): len = 194204, overlap = 84.75
PHY-3002 : Step(189): len = 196096, overlap = 81
PHY-3002 : Step(190): len = 196830, overlap = 79.75
PHY-3002 : Step(191): len = 197496, overlap = 76.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007813s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 202946, Over = 0
PHY-3001 : Spreading special nets. 85 overflows in 930 tiles.
PHY-3001 : End spreading;  0.029409s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 136 instances has been re-located, deltaX = 56, deltaY = 88, maxDist = 3.
PHY-3001 : Final: Len = 205873, Over = 0
RUN-1003 : finish command "place" in  14.665783s wall, 4.953125s user + 0.609375s system = 5.562500s CPU (37.9%)

RUN-1004 : used memory is 298 MB, reserved memory is 273 MB, peak memory is 322 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.190675s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (60.4%)

RUN-1004 : used memory is 293 MB, reserved memory is 271 MB, peak memory is 369 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2326 instances
RUN-1001 : 1134 mslices, 1135 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6340 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4631 nets have 2 pins
RUN-1001 : 1293 nets have [3 - 5] pins
RUN-1001 : 179 nets have [6 - 10] pins
RUN-1001 : 133 nets have [11 - 20] pins
RUN-1001 : 89 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23733, tnet num: 6338, tinst num: 2324, tnode num: 30457, tedge num: 41298.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1134 mslices, 1135 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6338 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3126 clock pins, and constraint 6722 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 248816, over cnt = 1032(9%), over = 1809, worst = 9
PHY-1002 : len = 258136, over cnt = 636(5%), over = 910, worst = 6
PHY-1002 : len = 268992, over cnt = 196(1%), over = 259, worst = 6
PHY-1002 : len = 273800, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 275272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.313233s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (44.0%)

PHY-1001 : Congestion index: top1 = 58.61, top5 = 54.14, top10 = 51.42, top15 = 49.42.
PHY-1001 : End global routing;  1.431339s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (42.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 378, reserve = 355, peak = 378.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_position_clk
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 464, reserve = 443, peak = 464.
PHY-1001 : End build detailed router design. 2.077062s wall, 0.640625s user + 0.062500s system = 0.703125s CPU (33.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 82576, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.834819s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (33.7%)

PHY-1001 : Current memory(MB): used = 475, reserve = 454, peak = 475.
PHY-1001 : End phase 1; 0.838026s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (33.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 686480, over cnt = 1352(0%), over = 1371, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 478, reserve = 456, peak = 478.
PHY-1001 : End initial routed; 7.124512s wall, 2.812500s user + 0.093750s system = 2.906250s CPU (40.8%)

PHY-1001 : Current memory(MB): used = 478, reserve = 456, peak = 478.
PHY-1001 : End phase 2; 7.124561s wall, 2.812500s user + 0.093750s system = 2.906250s CPU (40.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 629272, over cnt = 397(0%), over = 398, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 4.449146s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (35.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 625584, over cnt = 144(0%), over = 144, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.858179s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (34.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 626520, over cnt = 46(0%), over = 46, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.439090s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (35.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 627504, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.194217s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (48.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 627896, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.194757s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (16.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 627960, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.271909s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (17.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 627960, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.386568s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (56.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 627984, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.058487s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (53.4%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 627984, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.067206s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (46.5%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 627984, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.116959s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (53.4%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 627984, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.168121s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (46.5%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 627984, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.250868s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (37.4%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 627984, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.060130s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (78.0%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 628008, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.050923s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 461 feed throughs used by 239 nets
PHY-1001 : End commit to database; 0.904112s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (41.5%)

PHY-1001 : Current memory(MB): used = 511, reserve = 491, peak = 511.
PHY-1001 : End phase 3; 8.561095s wall, 3.203125s user + 0.046875s system = 3.250000s CPU (38.0%)

PHY-1003 : Routed, final wirelength = 628008
PHY-1001 : Current memory(MB): used = 512, reserve = 492, peak = 512.
PHY-1001 : End export database. 0.018956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  18.778033s wall, 7.015625s user + 0.203125s system = 7.218750s CPU (38.4%)

RUN-1003 : finish command "route" in  21.283941s wall, 8.062500s user + 0.218750s system = 8.281250s CPU (38.9%)

RUN-1004 : used memory is 428 MB, reserved memory is 412 MB, peak memory is 512 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     3505   out of   5824   60.18%
#reg                     2633   out of   5824   45.21%
#le                      4228
  #lut only              1595   out of   4228   37.72%
  #reg only               723   out of   4228   17.10%
  #lut&reg               1910   out of   4228   45.18%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                                                     Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk         GCLK               pll                u_pll/pll_inst.clkc1                                                       760
#2        u_pll/clk0_buf                                                 GCLK               pll                u_pll/pll_inst.clkc0                                                       674
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk     GCLK               lslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_9.q0    101
#4        u_ahb_foc_controller/u_foc_controller/S_angle_position_clk     GCLK               lslice             u_ahb_foc_controller/O_ahb_hrdata_b[26]_syn_60.q0                          20
#5        u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/spi_sck_reg_syn_8.q0    14
#6        I_clk_25m_dup_1                                                GCLK               io                 I_clk_25m_syn_2.di                                                         1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |4228   |2758    |747     |2643    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |4056   |2672    |661     |2615    |11      |10      |
|    u_foc_controller      |foc_controller     |2961   |1973    |661     |1539    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |118    |65      |28      |68      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |321    |200     |116     |104     |0       |0       |
|        u_as5600_read     |i2c_register_read  |247    |160     |82      |86      |0       |0       |
|      u_foc_top           |foc_top            |1965   |1363    |406     |1018    |11      |10      |
|        u_adc_sn_ctrl     |hold_detect        |18     |13      |4       |12      |0       |0       |
|        u_cartesian2polar |cartesian2polar    |596    |480     |104     |214     |8       |0       |
|        u_clark_tr        |clark_tr           |161    |113     |48      |97      |0       |0       |
|        u_id_pi           |pi_controller      |204    |82      |27      |158     |0       |3       |
|        u_iq_pi           |pi_controller      |188    |136     |27      |141     |0       |3       |
|        u_park_tr         |park_tr            |178    |134     |44      |97      |2       |4       |
|          u_sincos        |sincos             |111    |85      |26      |63      |2       |0       |
|        u_svpwm           |svpwm              |486    |321     |124     |215     |1       |0       |
|      u_hall_encoder      |hall_encoder       |231    |166     |56      |119     |0       |0       |
|        u_divider         |Divider            |100    |74      |18      |60      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4610  
    #2          2       906   
    #3          3       276   
    #4          4       110   
    #5        5-10      203   
    #6        11-50     185   
    #7       51-100      11   
    #8       101-500     6    
    #9        >500       1    
  Average     2.50            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.397847s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (72.7%)

RUN-1004 : used memory is 426 MB, reserved memory is 406 MB, peak memory is 512 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2324
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 6340, pip num: 54655
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 461
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1091 valid insts, and 149965 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  4.234752s wall, 21.828125s user + 0.093750s system = 21.921875s CPU (517.7%)

RUN-1004 : used memory is 431 MB, reserved memory is 412 MB, peak memory is 613 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_213957.log"
