Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Sara_42259/Codes/LCD/LCD_Test_isim_beh.exe -prj D:/Sara_42259/Codes/LCD/LCD_Test_beh.prj work.LCD_Test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "D:/Sara_42259/Codes/LCD/LCD.vhd" into library work
Parsing VHDL file "D:/Sara_42259/Codes/LCD/LCD_FSM_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity LCD_FSM [lcd_fsm_default]
Compiling architecture behavior of entity lcd_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/Sara_42259/Codes/LCD/LCD_Test_isim_beh.exe
Fuse Memory Usage: 35196 KB
Fuse CPU Usage: 343 ms
