[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MSP430AFE253IPW production of TEXAS INSTRUMENTS from the text:Product\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nMSP430AFE2x3, MSP430AFE2x2, MSP430AFE2x1 Mixed-Signal Microcontrollers\n1Device Overview\n11.1 Features\n1\n•Low Supply Voltage Range: 1.8Vto3.6V\n•Ultra-Low Power Consumption\n–Active Mode: 220µAat1MHz, 2.2V\n–Standby Mode: 0.5µA\n–OffMode (RAM Retention): 0.1µA\n•Five Power-Saving Modes\n•Ultra-Fast Wake-up From Standby Mode inLess\nThan 1µs\n•16-Bit RISC Architecture, upto12-MHz System\nClock\n•Basic Clock Module Configurations\n–Internal Frequencies upto12MHz With Two\nCalibrated Frequencies\n–Internal Very-Low-Power Low-Frequency (LF)\nOscillator\n–High-Frequency (HF) Crystal upto16MHz\n–Resonator\n–External Digital Clock Source•UptoThree 24-Bit Sigma-Delta Analog-to-Digital\nConverters (ADCs) With Differential PGA Inputs\n•16-Bit Timer_A With Three Capture/Compare\nRegisters\n•Serial Communication Interface (USART),\nAsynchronous UART orSynchronous SPI\nSelectable bySoftware\n•16-Bit Hardware Multiplier\n•Brownout Detector\n•Supply Voltage Supervisor andMonitor With\nProgrammable Level Detection\n•Serial Onboard Programming, NoExternal\nProgramming Voltage Needed Programmable\nCode Protection bySecurity Fuse\n•On-Chip Emulation Module\n•Device Comparison Summarizes theAvailable\nFamily Members\n•ForComplete Module Descriptions, See the\nMSP430x2xx Family User \'sGuide\n1.2 Applications\n•Single-Phase Electricity Meters\n•Digital Power Monitoring•Sensor Applications\n1.3 Description\nThe TIMSP family ofultra-low-power microcontrollers consists ofseveral devices featuring different sets\nofperipherals targeted forvarious applications. The architecture, combined with fivelow-power modes, is\noptimized toachieve extended battery lifeinportable measurement applications. The device features a\npowerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute tomaximum code\nefficiency. The digitally controlled oscillator (DCO) allows thedevice towake upfrom low-power modes to\nactive mode inless than 1µs.\nThe MSP430AFE2x3 devices are ultra-low-power mixed signal microcontrollers integrating three\nindependent 24-bit sigma-delta ADCs, one 16-bit timer, one 16-bit hardware multiplier, USART\ncommunication interface, watchdog timer, and11I/Opins.\nThe MSP430AFE2x2 devices areidentical totheMSP430AFE2x3, except that there areonly two24-bit\nsigma-delta ADCs integrated.\nThe MSP430AFE2x1 devices areidentical totheMSP430AFE2x3, except that there isonly one 24-bit\nsigma-delta ADC integrated.\n(1) Formore information, seeSection 8,Mechanical Packaging andOrderable Information .Device Information(1)\nPART NUMBER PACKAGE BODY SIZE\nMSP430AFE253IPW TSSOP (24) 7.8mm×4.4mm\nBasic\nClock\nSystem+16KB\n8KB\n4KB\nFlashMCLKACLK\nSMCLK\n12-MHz\nCPU\nWIth 16\nRegisters\nEmulation\n2BP\nJTAG\nInterfaceWatchdog\nWDT+\n15 or 16 BitSD24_A\n(WIthout\nBUF)\n3 Converters\n2 Converters\n1 ConverterTimer_A3\n3 CC\nRegistersUSART0\nUART\nor SPI\nFunction512B\n512B\n256B\nRAM\nBOR\nSVS and\nSVMSpy-Bi-\nWireHardware\nMultiplier\n(16x16)\nMPY,\nMPYS,\nMAC,\nMACSPort P1\n8 I/Os,\nInterrupt\ncapability,\nPullup or\npulldown\nresistorsPort P2\n3 I/Os,\nInterrupt\ncapability,\nPullup or\npulldown\nresistors\nMAB\nMDBXT2IN XT2OUT DVCC DVSS AVCC AVSS\nRST/NMIP1.x\n8P2.x\n3\n2MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Device Overview Copyright ©2010 –2018, Texas Instruments Incorporated1.4 Functional Block Diagram\nFigure 1-1shows thefunctional block diagram.\nFigure 1-1.Functional Block Diagram\n3MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Table ofContents Copyright ©2010 –2018, Texas Instruments IncorporatedTable ofContents\n1Device Overview ......................................... 1\n1.1 Features .............................................. 1\n1.2 Applications ........................................... 1\n1.3 Description ............................................ 1\n1.4 Functional Block Diagram ............................ 2\n2Revision History ......................................... 4\n3Device Comparison ..................................... 5\n3.1 Related Products ..................................... 5\n4Terminal Configuration andFunctions .............. 6\n4.1 PinDiagrams ......................................... 6\n4.2 Signal Descriptions ................................... 7\n5Specifications ............................................ 9\n5.1 Absolute Maximum Ratings .......................... 9\n5.2 ESD Ratings .......................................... 9\n5.3 Recommended Operating Conditions ............... 9\n5.4 Thermal Resistance Characteristics forPW-24\nPackage ............................................. 10\n5.5 Active Mode Supply Current (Into DVCC and\nAVCC) Excluding External Current ................. 11\n5.6 Typical Characteristics –Active-Mode Supply\nCurrent (Into DVCC andAVCC) .................... 11\n5.7 Low-Power-Mode Supply Currents (Into VCC)\nExcluding External Current .......................... 12\n5.8 Typical Characteristics –LPM4 Current ............ 12\n5.9 Schmitt-Trigger Inputs (Ports PxandRST/NMI )...13\n5.10 Leakage Current (Ports Px)......................... 13\n5.11 Outputs (Ports Px).................................. 13\n5.12 Output Frequency (Ports Px)....................... 13\n5.13 Typical Characteristics –Outputs ................... 14\n5.14 POR, BOR.......................................... 15\n5.15 Typical Characteristics –POR, BOR............... 16\n5.16 Supply Voltage Supervisor (SVS), Supply Voltage\nMonitor (SVM) ...................................... 17\n5.17 Main DCO Characteristics .......................... 19\n5.18 DCO Frequency ..................................... 19\n5.19 Calibrated DCO Frequencies –Tolerance .......... 20\n5.20 Wake-up Times From Lower-Power Modes (LPM3,\nLPM4) .............................................. 20\n5.21 Typical Characteristics –DCO Clock Wake-up\nTime................................................. 20\n5.22 Internal Very-Low-Power Low-Frequency Oscillator\n(VLO) ............................................... 21\n5.23 Crystal Oscillator (XT2)............................. 21\n5.24 Typical Characteristics –XT2 Oscillator ............ 22\n5.25 SD24_A, Power Supply ............................. 235.26 SD24_A, Input Range............................... 23\n5.27 SD24_A, Performance .............................. 24\n5.28 SD24_A, Temperature Sensor andBuilt-In VCC\nSense................................................ 24\n5.29 SD24_A, Built-In Voltage Reference ................ 24\n5.30 SD24_A, Reference Output Buffer.................. 25\n5.31 SD24_A, External Reference Input................. 25\n5.32 USART0 ............................................. 25\n5.33 Timer_A3 ............................................ 25\n5.34 Flash Memory ....................................... 26\n5.35 RAM................................................. 26\n5.36 JTAG andSpy-Bi-Wire Interface .................... 27\n5.37 JTAG Fuse.......................................... 27\n6Detailed Description ................................... 28\n6.1 CPU................................................. 28\n6.2 Instruction Set....................................... 29\n6.3 Operating Modes .................................... 30\n6.4 Interrupt Vector Addresses .......................... 31\n6.5 Special Function Registers .......................... 32\n6.6 Memory Organization ............................... 34\n6.7 Flash Memory ....................................... 34\n6.8 Peripherals .......................................... 35\n6.9 Oscillator andSystem Clock........................ 35\n6.10 Brownout, Supply Voltage Supervisor .............. 35\n6.11 Digital I/O............................................ 35\n6.12 Watchdog Timer (WDT+) ........................... 36\n6.13 Timer_A3 ............................................ 36\n6.14 USART0 ............................................. 36\n6.15 Hardware Multiplier ................................. 36\n6.16 SD24_A ............................................. 37\n6.17 Peripheral FileMap................................. 37\n6.18 I/OPort Schematics ................................. 39\n7Device andDocumentation Support ............... 48\n7.1 Getting Started ...................................... 48\n7.2 Device Nomenclature ............................... 48\n7.3 Tools andSoftware ................................. 50\n7.4 Documentation Support ............................. 51\n7.5 Related Links........................................ 52\n7.6 Community Resources .............................. 52\n7.7 Trademarks .......................................... 52\n7.8 Electrostatic Discharge Caution ..................... 53\n7.9 Glossary ............................................. 53\n8Mechanical, Packaging, andOrderable\nInformation .............................................. 54\n4MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Revision History Copyright ©2010 –2018, Texas Instruments Incorporated2Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from March 21,2011 toJune 11,2018 Page\n•Format changes throughout document, including addition ofsection numbering ........................................... 1\n•Added Section 1.2,Applications .................................................................................................... 1\n•Added Section 1.4,Functional Block Diagram ,andmoved functional block diagram toit................................. 2\n•Added Section 3.1,Related Products .............................................................................................. 5\n•Added Section 5,Specifications ,andmoved allelectrical specifications toit................................................ 9\n•Added Section 5.2,ESD Ratings ................................................................................................... 9\n•Added Section 5.4,Thermal Resistance Characteristics ...................................................................... 10\n•Removed figure Oscillation Allowance vsCrystal Frequency ................................................................. 22\n•Added Section 7,Device andDocumentation Support ......................................................................... 48\n•Added Section 8,Mechanical Packaging andOrderable Information ........................................................ 54\n5MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Device Comparison Copyright ©2010 –2018, Texas Instruments Incorporated(1) Forthemost current package andordering information, seethePackage Option Addendum inSection 8,orseetheTIwebsite at\nwww.ti.com .\n(2) Each number inthesequence represents aninstantiation ofTimer_A with itsassociated number ofcapture compare registers andPWM\noutput generators available. Forexample, anumber sequence of3,5would represent twoinstantiations ofTimer_A, thefirst\ninstantiation having 3andthesecond instantiation having 5capture compare registers andPWM output generators, respectively.3Device Comparison\nTable 3-1summarizes theavailable family members.\nTable 3-1.Device Comparison(1)\nDEVICEFLASH\n(KB)SRAM\n(Byte)EEMSD24_A\nCONVERTERS16-BIT\nMPYTimer_A(2)USART\n(UART,\nSPI)CLOCKS I/O PACKAGE\nMSP430AFE253IPW 16 512 1 3 1 3 1HF,DCO,\nVLO11 24-TSSOP\nMSP430AFE233IPW 8 512 1 3 1 3 1HF,DCO,\nVLO11 24-TSSOP\nMSP430AFE223IPW 4 256 1 3 1 3 1HF,DCO,\nVLO11 24-TSSOP\nMSP430AFE252IPW 16 512 1 2 1 3 1HF,DCO,\nVLO11 24-TSSOP\nMSP430AFE232IPW 8 512 1 2 1 3 1HF,DCO,\nVLO11 24-TSSOP\nMSP430AFE222IPW 4 256 1 2 1 3 1HF,DCO,\nVLO11 24-TSSOP\nMSP430AFE251IPW 16 512 1 1 1 3 1HF,DCO,\nVLO11 24-TSSOP\nMSP430AFE231IPW 8 512 1 1 1 3 1HF,DCO,\nVLO11 24-TSSOP\nMSP430AFE221IPW 4 256 1 1 1 3 1HF,DCO,\nVLO11 24-TSSOP\n3.1 Related Products\nForinformation about other devices inthisfamily ofproducts orrelated products, seethefollowing links.\nProducts forMSP430 ultra-low-power sensing andmeasurement MCUs One platform. One\necosystem. Endless possibilities.\nProducts forMSP430 ultra-low-power MCUs MCUs formetrology, monitoring, system control, and\ncommunications\nCompanion Products forMSP430AFE253 Review products that arefrequently purchased orused in\nconjunction with thisproduct.\nReference Designs forMSP430AFE253 TIreference designs leverage thebest inTItechnology –from\nanalog and power management toembedded processors. Alldesigns include aschematic,\ntestdata, anddesign files. Search anddownload designs atti.com/tidesigns .\nMSP430AFE2x21 A0.0+\n2 A0.0-\n3 A1.0+\n4 A1.0-\n5 AVCC\n6 AVSS\n7 VREF\n8 NC\n9 NC\n10 TEST/SBWTCK\n11 RST/NMI/SBWTDIO\n12 P1.0/SVSIN/TACLK/SMCLK/TA2 13 DVSS14 P2.6/XT2IN15 P2.7/XT2OUT16 DVCC17 P1.1/TA1/SDCLK18 P1.2/TA0/SD0DO19 P1.3/UTXD0/SD1DO20 P1.4/URXD021 P1.5/SIMO0/SVSOUT/TMS22 P1.6/SOMI0/TA2/TCK23 P1.7/UCLK0/TA1/TDO/TDI24 P2.0/STE0/TA0/TDI/TCLK\nMSP430AFE2x31 A0.0+\n2 A0.0-\n3 A1.0+\n4 A1.0-\n5 AVCC\n6 AVSS\n7 VREF\n8 A2.0+\n9 A2.0-\n10 TEST/SBWTCK\n11 RST/NMI/SBWTDIO\n12 P1.0/SVSIN/TACLK/SMCLK/TA2 13 DVSS14 P2.6/XT2IN15 P2.7/XT2OUT16 DVCC17 P1.1/TA1/SDCLK18 P1.2/TA0/SD0DO19 P1.3/UTXD0/SD1DO20 P1.4/URXD0/SD2DO21 P1.5/SIMO0/SVSOUT/TMS22 P1.6/SOMI0/TA2/TCK23 P1.7/UCLK0/TA1/TDO/TDI24 P2.0/STE0/TA0/TDI/TCLK\n6MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Terminal Configuration andFunctions Copyright ©2010 –2018, Texas Instruments Incorporated4Terminal Configuration andFunctions\n4.1 PinDiagrams\nFigure 4-1shows thepinout oftheMSP430AFE2x3 devices inthe24-pin PW(TSSOP) package.\nFigure 4-1.24-Pin PWPackage (Top View), MSP430AFE2x3\nFigure 4-2shows thepinout oftheMSP430AFE2x2 devices inthe24-pin PW(TSSOP) package.\nNOTE: Connect NCpins toanalog ground (AVSS)\nFigure 4-2.24-Pin PWPackage (Top View), MSP430AFE2x2\nMSP430AFE2x11 A0.0+\n2 A0.0-\n3 NC\n4 NC\n5 AVCC\n6 AVSS\n7 VREF\n8 NC\n9 NC\n10 TEST/SBWTCK\n11 RST/NMI/SBWTDIO\n12 P1.0/SVSIN/TACLK/SMCLK/TA2 13 DVSS14 P2.6/XT2IN15 P2.7/XT2OUT16 DVCC17 P1.1/TA1/SDCLK18 P1.2/TA0/SD0DO19 P1.3/UTXD020 P1.4/URXD021 P1.5/SIMO0/SVSOUT/TMS22 P1.6/SOMI0/TA2/TCK23 P1.7/UCLK0/TA1/TDO/TDI24 P2.0/STE0/TA0/TDI/TCLK\n7MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Terminal Configuration andFunctions Copyright ©2010 –2018, Texas Instruments Incorporated(1) TIrecommends shorting unused analog input pairs andconnecting them toanalog ground.Figure 4-3shows thepinout oftheMSP430AFE2x1 devices inthe24-pin PW(TSSOP) package.\nNOTE: Connect NCpins toanalog ground (AVSS)\nFigure 4-3.24-Pin PWPackage (Top View), MSP430AFE2x1\n4.2 Signal Descriptions\nTable 4-1describes thesignals foralldevice variants.\nTable 4-1.Terminal Functions\nTERMINAL\nI/O DESCRIPTION\nNAME NO.\nA0.0+ 1 I SD24_A positive analog input A0.0(1)\nA0.0- 2 I SD24_A negative analog input A0.0(1)\nA1.0+ 3 I SD24_A positive analog input A1.0 (notavailable onMSP430AFE2x1)(1)\nA1.0- 4 I SD24_A negative analog input A1.0 (notavailable onMSP430AFE2x1)(1)\nAVCC 5 Analog supply voltage, positive terminal. Must notpower upprior toDVCC.\nAVSS 6 Analog supply voltage, negative terminal\nVREF 7 I/OInput foranexternal reference voltage\noutput forinternal reference voltage (can beused asmid-voltage)\nA2.0+ 8 ISD24_A positive analog input A2.0 (notavailable onMSP430AFE2x2 and\nMSP430AFE2x1)(1)\nA2.0- 9 ISD24_A negative analog input A2.0 (notavailable onMSP430AFE2x2 and\nMSP430AFE2x1)(1)\nTEST/SBWTCK 10 ISelects testmode forJTAG pins onP1.5 toP1.7 andP2.0.\nThedevice protection fuse isconnected toTEST.\nSpy-Bi-Wire testclock input fordevice programming andtest.\nRST/NMI/SBWTDIO 11 IReset ornonmaskable interrupt input\nSpy-Bi-Wire testdata input/output fordevice programming andtest.\nP1.0/SVSIN/TACLK/SMCLK/TA2 12 I/OGeneral-purpose digital I/Opin\nAnalog input tosupply voltage supervisor\nTimer_A3, clock signal TACLK input\nSMCLK signal output\nTimer_A3, compare: Out2 Output\nDVSS 13 Digital supply voltage, negative terminal\nP2.6/XT2IN 14 I/OInput terminal ofcrystal oscillator\nGeneral-purpose digital I/Opin\nP2.7/XT2OUT 15 I/OOutput terminal ofcrystal oscillator\nGeneral-purpose digital I/Opin\n8MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Terminal Configuration andFunctions Copyright ©2010 –2018, Texas Instruments IncorporatedTable 4-1.Terminal Functions (continued)\nTERMINAL\nI/O DESCRIPTION\nNAME NO.\nDVCC 16 Digital supply voltage, positive terminal.\nP1.1/TA1/SDCLK 17 I/OGeneral-purpose digital I/Opin\nTimer_A3, capture: CCI1A andCCI1B inputs, compare: Out1 output\nSD24_A bitstream clock output\nP1.2/TA0/SD0DO 18 I/OGeneral-purpose digital I/Opin\nTimer_A3, capture: CCI0A andCCI0B inputs, compare: Out0 output\nSD24_A bitstream data output forchannel 0\nP1.3/UTXD0/SD1DO 19 I/OGeneral-purpose digital I/Opin\nTransmit data out-USART0 inUART mode\nSD24_A bitstream data output forchannel 1(notavailable onMSP430AFE2x1)\nP1.4/URXD0/SD2DO 20 I/OGeneral-purpose digital I/Opin\nReceive data in-USART0 inUART mode\nSD24_A bitstream data output forchannel 2(notavailable onMSP430AFE2x2 and\nMSP430AFE2x1)\nP1.5/SIMO0/SVSOUT/TMS 21 I/OGeneral-purpose digital I/O\nSlave in/master outofUSART0 inSPImode\nSVS: output ofSVS comparator\nJTAG testmode select. TMS isused asaninput portfordevice programming and\ntest.\nP1.6/SOMI0/TA2/TCK 22 I/OGeneral-purpose digital I/Opin\nSlave out/master inofUSART0 inSPImode\nTimer_A3, compare: Out2 output\nJTAG testclock. TCK istheclock input portfordevice programming andtest.\nP1.7/UCLK0/TA1/TDO/TDI 23 I/OGeneral-purpose digital I/Opin\nExternal clock input -USART0 inUART orSPImode, clock output -USART0/SPI\nmode.\nTimer_A3, compare: Out1 output\nJTAG testdata output port. TDO/TDI data output orprogramming data input\nterminal.\nP2.0/STE0/TA0/TDI/TCLK 24 I/OGeneral-purpose digital I/Opin\nSlave transmit enable -USART0 inSPImode.\nTimer_A3, compare: Out0 output\nJTAG testdata input ortestclock input fordevice programming andtest.\n9MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages referenced toVSS. TheJTAG fuse-blow voltage, VFB,isallowed toexceed theabsolute maximum rating. Thevoltage is\napplied totheTEST pinwhen blowing theJTAG fuse.5Specifications\n5.1 Absolute Maximum Ratings(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nMIN MAX UNIT\nVoltage applied atVCCtoVSS –0.3 4.1 V\nVoltage applied toanypin(2)–0.3 VCC+0.3 V\nDiode current atanydevice terminal –2 2 mA\nStorage temperature, TstgUnprogrammed device –55 150\n°C\nProgrammed device –40 85\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Pins listed as\n±1000 Vmay actually have higher performance.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Pins listed as±250V\nmay actually have higher performance.5.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±250\n(1) TheMSP430 CPU isclocked directly with MCLK. Both thehigh andlowphases ofMCLK must notexceed thepulse duration ofthe\nspecified maximum frequency.\n(2) Modules might have adifferent maximum input clock specification. See thespecification oftherespective module inthisdata sheet.\n(3) Theoperating voltage range forSD24_A is2.5Vto3.6V5.3 Recommended Operating Conditions(1)(2)\nMIN NOM MAX UNIT\nVCC Supply voltage AVCC =DVCC =VCC(1)During program\nexecution(3) 1.8 3.6\nV\nDuring program orerase\nofflash memory2.2 3.6\nVSS Supply voltage AVSS =DVSS =VSS 0 V\nTA Operating free-air temperature –40 85 °C\nfSYSTEMProcessor frequency\n(maximum MCLK frequency)(1)(2)\n(see Figure 5-1)VCC=1.8V,Duty cycle =50% ±10% dc 4.15\nMHz VCC=2.7V,Duty cycle =50% ±10% dc 9\nVCC≥3.3V,Duty cycle =50% ±10% dc 12\n4.15 MHz9MHz12 MHz\n1.8 V 2.2 V 2.7 V 3.3 V 3.6 V\nSupply Voltage − VSystem Frequency −MHzSupply voltage range\nduring flash memory\nprogramming\nSupply voltage range\nduring program executionLegend :\n6.5 MHz\n10MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments IncorporatedA. Minimum processor frequency isdefined bysystem clock. Flash program orerase operations require aminimum VCC\nof2.2V.\nB. Ifhigh frequency crystal used isabove 12MHz and selected tosource CPU clock then MCLK divider should be\nprogrammed appropriately torunCPU below 8MHz.\nFigure 5-1.Operating Area\n(1) Formore information about traditional andnew thermal metrics, seeSemiconductor andICPackage Thermal Metrics .\n(2) These values arebased onaJEDEC-defined 2S2P system (with theexception oftheTheta JC[RθJC]value, which isbased ona\nJEDEC-defined 1S0P system) andwillchange based onenvironment andapplication. Formore information, seethese EIA/JEDEC\nstandards:\n•JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions -Natural Convection (Still Air)\n•JESD51-3, Low Effective Thermal Conductivity Test Board forLeaded Surface Mount Packages\n•JESD51-7, High Effective Thermal Conductivity Test Board forLeaded Surface Mount Packages\n•JESD51-9, Test Boards forArea Array Surface Mount Package Thermal Measurements\n(3) N/A=Notapplicable5.4 Thermal Resistance Characteristics forPW-24 Package\nTHERMAL METRIC(1)(2)VALUE(3)UNIT\nRθJA Junction-to-ambient thermal resistance, stillair 76.4 °C/W\nRθJC(TOP) Junction-to-case (top) thermal resistance 21.1 °C/W\nRθJC(BOT) Junction-to-case (bottom) thermal resistance 31.7 °C/W\nRθJB Junction-to-board thermal resistance 31.1 °C/W\nΨJB Junction-to-board thermal characterization parameter 1.0 °C/W\nΨJT Junction-to-top thermal characterization parameter N/A °C/W\n00.511.522.533.544.55\n1.5 1.75 2 2.25 2.5 2.75 3 3.25 3.5 3.75 4Active Mode Supply Current - mA\nV - Supply Voltage - VCCf = 1 MHzDCOf = 8 MHzDCOf = 12 MHzDCO\n00.511.522.533.54\n0 2 4 6 8 10 12Active Mode Supply Current - mA\nf - DCO Frequency - MHzDCOV = 2.2 V,\nT = 25°CCC\nAV = 2.2 V,\nT = 85°CCC\nAV = 3 V,\nT = 25°CCC\nAV = 3 V,\nT = 85°CCC\nA\n11MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated(1) Allinputs aretiedto0VorVCC.Outputs donotsource orsink anycurrent.5.5 Active Mode Supply Current (Into DVCC andAVCC) Excluding External Current(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nIAM, 1MHzActive mode (AM)\ncurrent at1MHzfDCO=fMCLK =fSMCLK =DCO default frequency\n(approximately 1MHz),\nfACLK =fVLO=12kHz,\nProgram executes inflash,\nCPUOFF =0,SCG0 =0,SCG1 =0,OSCOFF =02.2V 220\nµA\n3V 350\nIAM, 12MHzActive mode (AM)\ncurrent at12MHzfDCO=fMCLK =fSMCLK =12MHz,\nfACLK =fVLO=12kHz,\nProgram executes inflash,\nCPUOFF =0,SCG0 =0,SCG1 =0,OSCOFF =03.3V 4.0 4.5 mA\n5.6 Typical Characteristics –Active-Mode Supply Current (Into DVCC andAVCC)\nFigure 5-2.Active-Mode Current vsVCC,TA=25°C Figure 5-3.Active-Mode Current vsDCO Frequency\n0.01.02.03.04.05.06.0\n-40 -20 0 20 40 60 80 100 120I - Low-power Mode Current - µALPM4\nT - Temperature - °CAV = 3.6 VCC\nV = 3 VCC\nV = 2.2 VCC\nV = 1.8 VCC\n12MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated(1) Allinputs aretiedto0VorVCC.Outputs donotsource orsink anycurrent.\n(2) Current forbrownout andWDT clocked bySMCLK included.\n(3) Current forbrownout andWDT clocked byACLK included.\n(4) Current forbrownout included.5.7 Low-Power-Mode Supply Currents (Into VCC)Excluding External Current(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNIT\nILPM0Low-power mode 0\n(LPM0) current(2)fMCLK =0MHz,\nfSMCLK =fDCO=DCO default frequency\n(approximately 1MHz),\nfACLK =fVLO=12kHz,\nCPUOFF =1,SCG0 =0,SCG1 =0,\nOSCOFF =025°C 2.2V 65 µA\nILPM2Low-power mode 2\n(LPM2) current(3)fMCLK =fSMCLK =0MHz,\nfDCO=DCO default frequency\n(approximately 1MHz),\nfACLK =fVLO=12kHz,\nCPUOFF =1,SCG0 =0,SCG1 =1,\nOSCOFF =025°C 2.2V 22 µA\nILPM3,VLOLow-power mode 3\n(LPM3) current(3)fDCO=fMCLK =fSMCLK =0MHz,\nfACLK =fVLO=12kHz,\nCPUOFF =1,SCG0 =1,SCG1 =1,\nOSCOFF =025°C 2.2V 0.5 1.0 µA\nILPM4Low-power mode 4\n(LPM4) current(4)fDCO=fMCLK =fSMCLK =0MHz,\nfACLK =fVLO=0Hz,\nCPUOFF =1,SCG0 =1,SCG1 =1,\nOSCOFF =125°C\n2.2V0.1 0.7\nµA\n85°C 1.1 2.5\n5.8 Typical Characteristics –LPM4 Current\nFigure 5-4.ILPM4 --LPM4 Current vsTemperature\n13MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated5.9 Schmitt-Trigger Inputs (Ports PxandRST/NMI)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVIT+ Positive-going input threshold voltage0.45 VCC 0.75 VCCV\n3V 1.35 2.25\nVIT- Negative-going input threshold voltage0.25 VCC 0.55 VCCV\n3V 0.75 1.65\nVhys Input voltage hysteresis (VIT+–VIT–) 3V 0.3 1.0 V\nRPullPullup orpulldown resistor (notRST/NMI\npin)Forpullup: VIN=VSS,\nForpulldown: VIN=VCC3V 20 35 50 kΩ\nCI Input capacitance VIN=VSSorVCC 5 pF\n(1) Theleakage current ismeasured with VSSorVCCapplied tothecorresponding pin,unless otherwise noted.\n(2) Theleakage ofthedigital portpins ismeasured individually. Theportpinisselected forinput andthepullup orpulldown resistor is\ndisabled.5.10 Leakage Current (Ports Px)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nIlkg(Px.y) High-impedance leakage current See(1)(2)3V ±50 nA\n(1) Themaximum total current (IOH(max) andIOL(max) )foralloutputs combined cannot exceed ±48mAtohold themaximum voltage drop\nspecified.5.11 Outputs (Ports Px)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVOH High-level output voltage IOH(max) =–6mA(1)3V VCC–0.2 V\nVOL Low-level output voltage IOL(max) =6mA(1)3V VSS+0.2 V\n(1) Aresistive divider with two0.5-kΩresistors between VCCandVSSisused asload. Theoutput isconnected tothecenter tapofthe\ndivider.\n(2) Theoutput voltage reaches atleast 10% and90% VCCatthespecified toggle frequency.5.12 Output Frequency (Ports Px)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfPx.y Port output frequency (with load) Px.y, CL=20pF,RL=1kΩ(1)(2)3V 12 MHz\nfPort_CLK Clock output frequency Px.y, CL=20pF(2)3V 16 MHz\nVOH− High-Level Output V oltage − V−25.0−20.0−15.0−10.0−5.00.0\n0.0 0.5 1.0 1.5 2.0 2.5VCC= 2.2 V\nP1.0\nTA= 25°CTA= 85°COHI − Typical High-Level Output Current − mA\nVOH− High-Level Output V oltage − V−50.0−40.0−30.0−20.0−10.00.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5VCC= 3 V\nP1.0\nTA= 25°CTA= 85°COHI − Typical High-Level Output Current − mA\nVOL− Low-Level Output V oltage − V0.05.010.015.020.025.0\n0.0 0.5 1.0 1.5 2.0 2.5VCC= 2.2 V\nP1.0TA= 25°C\nTA= 85°COLI − Typical Low-Level Output Current − mA\nVOL− Low-Level Output V oltage − V0.010.020.030.040.050.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5VCC= 3 V\nP1.0 TA= 25°C\nTA= 85°COLI − Typical Low-Level Output Current − mA\n14MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated5.13 Typical Characteristics –Outputs\nOne output loaded atatime.\nFigure 5-5.Typical Low-Level Output Current vsLow-Level\nOutput VoltageFigure 5-6.Typical Low-Level Output Current vsLow-Level\nOutput Voltage\nFigure 5-7.Typical High-Level Output Current vsHigh-Level\nOutput VoltageFigure 5-8.Typical High-Level Output Current vsHigh-Level\nOutput Voltage\n01\ntd(BOR)VCC\nV(B_IT−)Vhys(B_IT−)\nVCC(start)\n15MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated(1) Thecurrent consumption ofthebrownout module isalready included intheICCcurrent consumption data. Thevoltage level V(B_IT-) +\nVhys(B_IT- )is≤1.8V.\n(2) During power up,theCPU begins code execution following aperiod oftd(BOR) after VCC=V(B_IT-) +Vhys(B_IT-) .Thedefault DCO settings\nmust notbechanged until VCC≥VCC(min) ,where VCC(min) istheminimum supply voltage forthedesired operating frequency.5.14 POR, BOR(1)(2)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVCC(start) See Figure 5-9 dVCC/dt≤3V/s0.7×\nV(B_IT-)V\nV(B_IT-) See Figure 5-9through Figure 5-11 dVCC/dt≤3V/s 1.42 V\nVhys(B_IT-) See Figure 5-9 dVCC/dt≤3V/s 120 mV\ntd(BOR) See Figure 5-9 2000 µs\nt(reset)Pulse duration needed atRST/NMI pinto\naccepted reset internally3V 2 µs\nFigure 5-9.POR, BOR vsSupply Voltage\nVCC\n00.511.52\nVCC(drop)tpw\ntpw− Pulse Width − µsVCC(drop)− V3 V\n0.001 1 1000 tf tr\ntpw− Pulse Width − µstf =trTypical ConditionsVCC= 3 V\nVCC(drop)VCC\n3 Vtpw\n00.511.52\n0.001 1 1000Typical Conditions\n1 ns 1 ns\ntpw− Pulse Width − µsVCC(drop)− V\ntpw− Pulse Width − µsVCC= 3 V\n16MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated5.15 Typical Characteristics –POR, BOR\nFigure 5-10. VCC(drop) Level With aSquare Voltage Drop toGenerate aPOR orBOR Signal\nFigure 5-11. VCC(drop) Level With aTriangular Voltage Drop toGenerate aPOR orBOR Signal\n17MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated(1) Thecurrent consumption oftheSVS module isnotincluded intheICCcurrent consumption data.\n(2) tsettle isthesettling time thatthecomparator operational amplifier needs tohave astable level after VLD isswitched from VLD≠0toa\ndifferent VLD value between 2and15.Theoverdrive isassumed tobegreater than 50mV.\n(3) Therecommended operating voltage range islimited to3.6V.5.16 Supply Voltage Supervisor (SVS), Supply Voltage Monitor (SVM)(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nt(SVSR)dVCC/dt>30V/ms (see Figure 5-12) 100\nµs\ndVCC/dt≤30V/ms 2000\ntd(SVSon) SVS on,switch from VLD =0toVLD≠0,VCC=3V 100 µs\ntsettle VLD≠0(2)12 µs\nV(SVSstart) VLD≠0,VCC/dt≤3V/s(see Figure 5-12) 1.55 1.7 V\nVhys(SVS_IT-)VCC/dt≤3V/s(see Figure 5-12)VLD =1 120\nmVVLD =2to14 15\nVCC/dt≤3V/s(see Figure 5-12),external voltage applied on\nSVSINVLD =15 10\nV(SVS_IT-)VCC/dt≤3V/s (see Figure 5-12)VLD =1 1.8 1.9 2.05\nVVLD =2 2.1\nVLD =3 2.2\nVLD =4 2.3\nVLD =5 2.24 2.4 2.6\nVLD =6 2.5\nVLD =7 2.65\nVLD =8 2.8\nVLD =9 2.69 2.9 3.13\nVLD =10 3.05\nVLD =11 3.2\nVLD =12 3.35\nVLD =13 3.24 3.5 3.76(3)\nVLD =14 3.7(3)\nVCC/dt≤3V/s(see Figure 5-12),external voltage applied on\nSVSINVLD =15 1.1 1.2 1.3\nICC(SVS)(1)VLD≠0,VCC=3V 12 17 µA\n00.511.52\nVCCVCC\n1 ns 1n s\nVCC(min)tpw\ntpw– Pulse Width – µsVCC(min)- - V\n3 V\n1 10 1000\ntf tr\nt – Pulse Width – µs100tpw\n3 V\ntf= trRectangular D rop\nTriangular D ropVCC(min)\nVCC(start)A VCC\nV(B_IT- - )\nBrownout\nRegionV(SVSstart)V(SVS_IT- - )Software sets VLD > 0:\nSVS is active\ntd(SVSR)\nundefinedVhys(SVS_IT- - )\n01\ntd(BOR)Brownout\n01\ntd(SVSon)td(BOR)\n01Set PO RBrown-\nout\nRegion\nSVS CircuitisActiveFromVLD>toV CC< V( B_IT- - )SVS outVhys(B_IT- - )\n18MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments IncorporatedFigure 5-12. SVS Reset (SVSR) vsSupply Voltage\nFigure 5-13. VCC(min) With aSquare Voltage Drop andaTriangular Voltage Drop toGenerate anSVS\nSignal\n5.17 Main DCO Characteristics\nDCO(RSEL,DCO) DCO(RSEL,DCO+1)\naverage\nDCO(RSEL,DCO) DCO(RSEL,DCO+1)32 × f × f\nf =MOD × f + (32 – MOD) × f\n19MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated•Allranges selected byRSELx overlap with RSELx +1:RSELx =0overlaps RSELx =1,...RSELx =14\noverlaps RSELx =15.\n•DCO control bitsDCOx have astep size asdefined byparameter SDCO.\n•Modulation control bitsMODx select how often fDCO(RSEL,DCO+1) isused within theperiod of32DCOCLK\ncycles. The frequency fDCO(RSEL,DCO) isused fortheremaining cycles. The frequency isanaverage\nequal to:\n5.18 DCO Frequency\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVCC Supply voltage rangeRSELx <14 1.8 3.6\nV RSELx =14 2.2 3.6\nRSELx =15 3.0 3.6\nfDCO(0,0) DCO frequency (0,0) RSELx =0,DCOx =0,MODx =0 3.3V 0.06 0.10 0.14 MHz\nfDCO(0,3) DCO frequency (0,3) RSELx =0,DCOx =3,MODx =0 3.3V 0.12 MHz\nfDCO(1,3) DCO frequency (1,3) RSELx =1,DCOx =3,MODx =0 3.3V 0.15 MHz\nfDCO(2,3) DCO frequency (2,3) RSELx =2,DCOx =3,MODx =0 3.3V 0.21 MHz\nfDCO(3,3) DCO frequency (3,3) RSELx =3,DCOx =3,MODx =0 3.3V 0.30 MHz\nfDCO(4,3) DCO frequency (4,3) RSELx =4,DCOx =3,MODx =0 3.3V 0.41 MHz\nfDCO(5,3) DCO frequency (5,3) RSELx =5,DCOx =3,MODx =0 3.3V 0.58 MHz\nfDCO(6,3) DCO frequency (6,3) RSELx =6,DCOx =3,MODx =0 3.3V 0.80 MHz\nfDCO(7,3) DCO frequency (7,3) RSELx =7,DCOx =3,MODx =0 3.3V 1.15 MHz\nfDCO(8,3) DCO frequency (8,3) RSELx =8,DCOx =3,MODx =0 3.3V 1.60 MHz\nfDCO(9,3) DCO frequency (9,3) RSELx =9,DCOx =3,MODx =0 3.3V 2.30 MHz\nfDCO(10,3) DCO frequency (10,3) RSELx =10,DCOx =3,MODx =0 3.3V 3.40 MHz\nfDCO(11,3) DCO frequency (11,3) RSELx =11,DCOx =3,MODx =0 3.3V 4.25 MHz\nfDCO(12,3) DCO frequency (12,3) RSELx =12,DCOx =3,MODx =0 3.3V 5.80 MHz\nfDCO(13,3) DCO frequency (13,3) RSELx =13,DCOx =3,MODx =0 3.3V 7.80 MHz\nfDCO(14,3) DCO frequency (14,3) RSELx =14,DCOx =3,MODx =0 3.3V 8.6 11.25 13.9 MHz\nfDCO(15,3) DCO frequency (15,3) RSELx =15,DCOx =3,MODx =0 3.3V 15.30 MHz\nfDCO(15,7) DCO frequency (15,7) RSELx =15,DCOx =7,MODx =0 3.3V 21.00 MHz\nSRSELFrequency step between range\nRSEL andRSEL+1SRSEL =fDCO(RSEL+1,DCO) /fDCO(RSEL,DCO) 3.3V 1.35 ratio\nSDCOFrequency step between tap\nDCO andDCO+1SDCO=fDCO(RSEL,DCO+1) /fDCO(RSEL,DCO) 3.3V 1.08 ratio\nDuty cycle Measured atSMCLK output 3.3V 50 %\nDCO Frequency − MHz0.101.0010.00\n0.10 1.00 10.00DCO Wake Time − usRSELx = 0...11\nRSELx = 12...15\n20MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated(1) This isthefrequency change from themeasured frequency at30°Cover temperature.5.19 Calibrated DCO Frequencies –Tolerance\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNIT\n8-MHz tolerance over\ntemperature(1)BCSCTL1 =CALBC1_8MHZ,\nDCOCTL =CALDCO_8MHZ,\ncalibrated at30°Cand3.3V0°Cto85°C 3.3V 7.76 8 8.24 MHz\n8-MHz tolerance over VCCBCSCTL1 =CALBC1_8MHZ,\nDCOCTL =CALDCO_8MHZ,\ncalibrated at30°Cand3.3V30°C 2.7Vto3.6V 7.76 8 8.24 MHz\n8-MHz tolerance overallBCSCTL1 =CALBC1_8MHZ,\nDCOCTL =CALDCO_8MHZ,\ncalibrated at30°Cand3.3V–40°Cto85°C 2.7Vto3.6V 7.52 8 8.48 MHz\n12-MHz tolerance over\ntemperature(1)BCSCTL1 =CALBC1_12MHZ,\nDCOCTL =CALDCO_12MHZ,\ncalibrated at30°Cand3.3V0°Cto85°C 3.3V 11.64 12 12.36 MHz\n12-MHz tolerance over VCCBCSCTL1 =CALBC1_12MHZ,\nDCOCTL =CALDCO_12MHZ,\ncalibrated at30°Cand3.3V30°C 3.3Vto3.6V 11.64 12 12.36 MHz\n12-MHz tolerance overallBCSCTL1 =CALBC1_12MHZ,\nDCOCTL =CALDCO_12MHZ,\ncalibrated at30°Cand3.3V–40°Cto85°C 3.3Vto3.6V 11.28 12 12.72 MHz\n(1) TheDCO clock wake-up time ismeasured from theedge ofanexternal wake-up signal (forexample, aportinterrupt) tothefirstclock\nedge observable externally onaclock pin(MCLK orSMCLK).\n(2) Parameter applicable only ifDCOCLK isused forMCLK.5.20 Wake-up Times From Lower-Power Modes (LPM3, LPM4)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\ntDCO,LPM3/4DCO clock wake-up time from LPM3\norLPM4(1)fDCO=DCO default frequency\n(approximately 1MHz)3V 1.5 µs\ntCPU,LPM3/4CPU wake-up time from LPM3 or\nLPM4(2)1/fMCLK +\ntDCO,LPM3/4µs\n5.21 Typical Characteristics –DCO Clock Wake-up Time\nFigure 5-14. Clock Wake-up Time From LPM3 vsDCO Frequency\n21MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated(1) Calculated using theboxmethod: [MAX( –40°Cto85°C)–MIN( –40°Cto85°C)]/MIN( –40°Cto85°C)/[85°C–(–40°C)]\n(2) Calculated using theboxmethod: [MAX(1.8 Vto3.6V)–MIN(1.8 Vto3.6V)]/MIN(1.8 Vto3.6V)/(3.6V–1.8V)5.22 Internal Very-Low-Power Low-Frequency Oscillator (VLO)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TA VCC MIN TYP MAX UNIT\nfVLO VLO frequency –40°Cto85°C 3V 4 12 22 kHz\ndfVLO/dT VLO frequency temperature drift(1)–40°Cto85°C 3V 0.5 %/°C\ndfVLO/dVCC VLO frequency supply voltage drift(2)25°C 1.8Vto3.6V 4 %/V\n(1) Toimprove EMI ontheXT2 oscillator, observe thefollowing guidelines:\n•Keep thetrace between thedevice andthecrystal asshort aspossible.\n•Design agood ground plane around theoscillator pins.\n•Prevent crosstalk from other clock ordata lines intooscillator pins XT2IN andXT2OUT.\n•Avoid running PCB traces underneath oradjacent totheXT2IN andXT2OUT pins.\n•Use assembly materials andprocesses thatavoid anyparasitic load ontheoscillator XT2IN andXT2OUT pins.\n•Ifconformal coating isused, make sure thatitdoes notinduce capacitive orresistive leakage between theoscillator pins.\n(2) Includes parasitic bond andpackage capacitance (approximately 2pFperpin). Because thePCB adds additional capacitance, TI\nrecommends verifying thecorrect load bymeasuring theACLK frequency. Foracorrect setup, theeffective load capacitance should\nalways match thespecification oftheused crystal.\n(3) Requires external capacitors atboth terminals. Values arespecified bycrystal manufacturers.\n(4) Frequencies below theMIN specification setthefault flag, frequencies above theMAX specification donotsetthefault flag, and\nfrequencies inbetween might settheflag.\n(5) Measured with logic-level input frequency, butalso applies tooperation with crystals.5.23 Crystal Oscillator (XT2)(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfXT2,HF0XT2 oscillator crystal frequency,\nHFmode 0XT2OFF =0,XT2Sx =0 1.8Vto3.6V 0.4 1MHz\nfXT2,HF1XT2 oscillator crystal frequency,\nHFmode 1XT2OFF =0,XT2Sx =1 1.8Vto3.6V 1 4MHz\nfXT2,HF2XT2 oscillator crystal frequency,\nHFmode 2XT2OFF =0,XT2Sx =21.8Vto2.2V 2 10\nMHz 2.2Vto3.0V 2 12\n3.0Vto3.6V 2 16\nfXT2,HF,logicXT2 oscillator logic-level\nsquare-wave input frequency,\nHFmodeXT2OFF =0,XT2Sx =31.8Vto2.2V 0.4 10\nMHz 2.2Vto3.0V 0.4 12\n3.0Vto3.6V 0.4 16\nOAHFOscillation allowance forHF\ncrystals (see Figure 5-15)XT2OFF =0,XT2Sx =0\nfXT2,HF =1MHz, CL,eff=15pF2700\nΩXT2OFF =0,XT2Sx =1\nfXT2,HF =4MHz, CL,eff=15pF800\nXT2OFF =0,XT2Sx =2\nfXT2,HF =16MHz, CL,eff=15pF300\nCL,effIntegrated effective load\ncapacitance, HFmode(2) XT2OFF =0(3)1 pF\nDuty cycleXT2OFF =0,Measured at\nP1.0/SVSIN/TACLK/SMCLK/TA2,\nfXT2,HF =10MHz\n3V40 50 60\n%\nXT2OFF =0,Measured at\nP1.0/SVSIN/TACLK/SMCLK/TA2,\nfXT2,HF =16MHz40 50 60\nfFault,HF Oscillator fault frequency(4)XT2OFF =0,XT2Sx =3(5)3V 30 300 kHz\n0.0200.0400.0600.0800.01000.01200.01400.01600.01800.0\n0.0 4.0 8.0 12.0 16.0 20.0\nCrystal Frequency − MHzXT Oscillator Supply Current − uA\nLFXT1Sx = 0LFXT1Sx = 2\nLFXT1Sx = 1\n22MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated5.24 Typical Characteristics –XT2Oscillator\nTA=25°C CL,eff=15pF\nFigure 5-15. XT2Oscillator Supply Current vsCrystal Frequency\n23MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated5.25 SD24_A, Power Supply\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nAVCC Analog supply voltageAVCC=DVCC\nAVSS=DVSS=0V2.5 3.6 V\nISD24Analog supply current: 1active\nSD24_A channel including\ninternal referenceSD24LP =0,fSD24 =1MHz,\nSD24OSR =256GAIN: 1,2\n3V800 1100\nµAGAIN: 4,8,16 900\nGAIN: 32 1200\nSD24LP =1,fSD24 =0.5MHz,\nSD24OSR =256GAIN: 1 800\nGAIN: 32 900\nfSD24Analog front-end input clock\nfrequencySD24LP =0(low-power mode disabled)\n3V0.03 1 1.1\nMHz\nSD24LP =1(low-power mode enabled) 0.03 0.5\n(1) Allparameters pertain toeach SD24_A channel.\n(2) Thefull-scale range isdefined byVFSR+ =+(V REF/2)/GAIN andVFSR–=–(VREF/2)/GAIN. IfVREF issourced externally, theanalog\ninput range cannot exceed 80% ofVFSR+ orVFSR–;thatis,VID=0.8×VFSR–to0.8×VFSR+.IfVREF issourced internally, thegiven VID\nranges apply.5.26 SD24_A, Input Range(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVID,FSRDifferential full-scale input voltage\nrangeBipolar mode, SD24UNI =0–VREF/\n2GAIN+VREF/\n2GAIN\nmV\nUnipolar mode, SD24UNI =1 0+VREF/\n2GAIN\nVIDDifferential input voltage range for\nspecified performance(2) SD24REFON =1SD24GAINx =1 ±500\nmVSD24GAINx =2 ±250\nSD24GAINx =4 ±125\nSD24GAINx =8 ±62\nSD24GAINx =16 ±31\nSD24GAINx =32 ±15\nZIInput impedance (one input pinto\nAVSS)fSD24 =1MHzSD24GAINx =1\n3V200\nkΩ\nSD24GAINx =32 75\nZIDDifferential input impedance\n(IN+ toIN-)fSD24 =1MHzSD24GAINx =1\n3V300 400\nkΩ\nSD24GAINx =32 100 150\nVI Absolute input voltage rangeAVSS –\n1AVCC V\nVIC Common-mode input voltage rangeAVSS –\n1AVCC V\n24MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated5.27 SD24_A, Performance\nfSD24=1MHz, SD24OSRx =256, SD24REFON =1,over recommended ranges ofsupply voltage andoperating free-air\ntemperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nG Nominal gainSD24GAINx =1\n3V1\nSD24GAINx =2 1.96\nSD24GAINx =4 3.86\nSD24GAINx =8 7.62\nSD24GAINx =16 15.04\nSD24GAINx =32 28.35\nEOS Offset errorSD24GAINx =1\n3V±0.2\n%FSR\nSD24GAINx =32 ±1.5\nΔEOS/ΔTOffset error temperature\ncoefficientSD24GAINx =1\n3V±4 ±20 ppm\nFSR/ °C SD24GAINx =32 ±20 ±100\nCMRR Common-mode rejection ratioSD24GAINx =1,Common-mode input signal:\nVID=500mV, fIN=50Hzor100Hz\n3V>90\ndB\nSD24GAINx =32,Common-mode input signal:\nVID=16mV, fIN=50Hzor100Hz>75\nACPSRRACpower supply rejection\nratioSD24GAINx =1,VCC=3V±100mV,\nfVCC=50Hz3V >80 dB\nXT CrosstalkSD24GAINx =1,VID=500mV,\nfIN=50Hzor100Hz3V <–100 dB\n(1) Thefollowing formula canbeused tocalculate thetemperature sensor output voltage:\nVSensor,typ =TCSensor (273 +T[°C])+VOffset,sensor [mV]\n(2) Results based oncharacterization and/or production test, notTCSensor orVOffset,sensor .Measured with fSD24 =1MHz, SD24OSRx =256,\nSD24REFON =1.5.28 SD24_A, Temperature Sensor andBuilt-In VCCSense\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nTCSensor Sensor temperature coefficient 1.18 1.32 1.46 mV/°C\nVOffset,sensor Sensor offset voltage –100 100 mV\nVSensor Sensor output voltage(1)(2)Temperature sensor voltage atTA=85°C\n3V420 475 515\nmV\nTemperature sensor voltage atTA=30°C 350 402 442\nVCC,Sense VCCdivider atinput 5fSD24 =1MHz, SD24OSRx =256,\nSD24REFON =1VCC/1\n1V\nRSource,VCCSource resistance ofVCCdivider\natinput 520 kΩ\n(1) Calculated using theboxmethod: (MAX( –40°Cto85°C)–MIN( –40°Cto85°C))/MIN( –40°Cto85°C)/(85°C–(–40°C))\n(2) There isnocapacitance required onVREF.However, acapacitance ofatleast 100nFisrecommended toreduce anyreference voltage\nnoise.5.29 SD24_A, Built-In Voltage Reference\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVREF Internal reference voltage SD24REFON =1,SD24VMIDON =0 3V 1.14 1.2 1.26 V\nIREF Reference supply current SD24REFON =1,SD24VMIDON =0 3V 200 320 µA\nTC Temperature coefficient SD24REFON =1,SD24VMIDON =0(1)3V 18 50 ppm/ °C\nCREF VREFload capacitance SD24REFON =1,SD24VMIDON =0(2)100 nF\nILOAD VREF(I) maximum load current SD24REFON =1,SD24VMIDON =0 3V ±200 nA\ntON Turn-on timeSD24REFON =0→1,SD24VMIDON =0,\nCREF=100nF3V 5 ms\nDCPSRDCpower supply rejection\nΔVREF/ΔVCCSD24REFON =1,SD24VMIDON =0,\nVCC=2.5Vto3.6V100 µV/V\n25MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated5.30 SD24_A, Reference Output Buffer\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVREF,BUF Reference buffer output voltage SD24REFON =1,SD24VMIDON =1 3V 1.2 V\nIREF,BUFReference supply +reference\noutput buffer quiescent currentSD24REFON =1,SD24VMIDON =1 3V 430 650 µA\nCREF(O)Required load capacitance on\nVREFSD24REFON =1,SD24VMIDON =1 470 nF\nILOAD,Max Maximum load current onVREF SD24REFON =1,SD24VMIDON =1 3V ±1 mA\nMaximum voltage variation vsload\ncurrent|ILOAD|=0to1mA 3V –15 +15 mV\ntON Turnon timeSD24REFON =0→1,SD24VMIDON =0→1,\nCREF=470nF3V 100 µs\n5.31 SD24_A, External Reference Input\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVREF(I) Input voltage range SD24REFON =0 3V 1.0 1.25 1.5 V\nIREF(I) Input current SD24REFON =0 3V 50 nA\n(1) Thesignal applied totheUSART0 receive signal/terminal (URXD0) should meet thetiming requirements oft(τ)toensure thattheURXS\nflip-flop isset.TheURXS flip-flop issetwith negative pulses meeting theminimum-timing condition oft(τ).Theoperating conditions to\nsettheflagmust bemetindependently from thistiming constraint. Thedeglitch circuitry isactive only onnegative transitions onthe\nURXD0 line.5.32 USART0\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfUSART USART clock frequency 8MHz\nt(τ) USART0: deglitch time(1)VCC=3V,SYNC =0,UART mode 150 280 500 ns\n5.33 Timer_A3\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfTA Timer_A3 clock frequency SMCLK, Duty cycle =50% ±10% fSYSTEM MHz\ntTA,cap Timer_A3, capture timing TA0, TA1 3V 20 ns\n26MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated(1) Thecumulative program time must notbeexceeded when writing toa64-byte flash block. This parameter applies toallprogramming\nmethods: individual word/byte write andblock write modes.\n(2) These values arehardwired intothestate machine oftheflash controller (tFTG=1/fFTG).5.34 Flash Memory\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETERTEST\nCONDITIONSVCC MIN TYP MAX UNIT\nVCC(PGM/ERASE) Program anderase supply voltage 2.2 3.6 V\nfFTG Flash timing generator frequency 257 476 kHz\nIPGM Supply current from VCCduring program 2.2V,3.6V 1 5 mA\nIERASE Supply current from VCCduring erase 2.2V,3.6V 1 7 mA\ntCPT Cumulative program time(1)2.2V,3.6V 10 ms\ntCMErase Cumulative mass erase time 2.2V,3.6V 20 ms\nProgram anderase endurance 104105cycles\ntRetention Data retention duration TJ=25°C 100 years\ntWord Word orbyte program time See(2)30 tFTG\ntBlock, 0 Block program time forfirstbyte orword See(2)25 tFTG\ntBlock, 1-63Block program time foreach additional byte or\nwordSee(2)18 tFTG\ntBlock, End Block program end-sequence wait time See(2)6 tFTG\ntMass Erase Mass erase time See(2)10593 tFTG\ntSeg Erase Segment erase time See(2)4819 tFTG\n(1) This parameter defines theminimum supply voltage VCCwhen thedata inRAM remains unchanged. Noprogram execution should\nhappen during thissupply voltage condition.5.35 RAM\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nV(RAMh) RAM retention supply voltage(1)CPU halted 1.6 V\n27MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Specifications Copyright ©2010 –2018, Texas Instruments Incorporated(1) Tools accessing theSpy-Bi-Wire interface must wait forthemaximum tSBW,En time after pulling theTEST/SBWCLK pinhigh before\napplying thefirstSBWCLK clock edge.\n(2) fTCKmay berestricted tomeet thetiming requirements ofthemodule selected.5.36 JTAG andSpy-Bi-Wire Interface\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER VCC MIN TYP MAX UNIT\nfSBW Spy-Bi-Wire input frequency 3V 0 20 MHz\ntSBW,Low Spy-Bi-Wire lowclock pulse duration 3V 0.025 15 µs\ntSBW,En Spy-Bi-Wire enable time (TEST high toacceptance offirstclock edge(1)) 3V 1 µs\ntSBW,Ret Spy-Bi-Wire return tonormal operation time 3V 15 100 µs\nfTCK TCK input frequency(2)3V 0 10 MHz\nRInternal Internal pulldown resistance onTEST 3V 25 60 90 kΩ\n(1) Afterthe fuse isblown, nofurther access totheJTAG Test, Spy-Bi-Wire, oremulation features ispossible, andJTAG isswitched to\nbypass mode.5.37 JTAG Fuse(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVCC(FB) Supply voltage during fuse-blow condition TA=25°C 2.5 V\nVFB Voltage level onTEST forfuse blow 6 7 V\nIFB Supply current intoTEST during fuse blow 100 mA\ntFB Time toblow fuse 1 ms\nGeneral-Purpose□RegisterProgram□Counter\nStack□Pointer\nStatus□Register\nConstant□Generator\nGeneral-Purpose□Register\nGeneral-Purpose□Register\nGeneral-Purpose□RegisterPC/R0\nSP/R1\nSR/CG1/R2\nCG2/R3\nR4\nR5\nR12\nR13General-Purpose□Register\nGeneral-Purpose□RegisterR6\nR7\nGeneral-Purpose□Register\nGeneral-Purpose□RegisterR8\nR9\nGeneral-Purpose□Register\nGeneral-Purpose□RegisterR10\nR11\nGeneral-Purpose□Register\nGeneral-Purpose□RegisterR14\nR15\n28MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated6Detailed Description\n6.1 CPU\nThe MSP430 CPU has a16-bit RISC architecture that ishighly transparent totheapplication. All\noperations, other than program-flow instructions, areperformed asregister operations inconjunction with\nseven addressing modes forsource operand andfouraddressing modes fordestination operand.\nThe CPU isintegrated with 16registers that provide reduced instruction execution time. The register-to-\nregister operation execution time isone cycle oftheCPU clock. Four oftheregisters, R0toR3,are\ndedicated asprogram counter, stack pointer, status register, and constant generator respectively. The\nremaining registers aregeneral-purpose registers (see Figure 6-1).\nPeripherals areconnected totheCPU using data, address, andcontrol buses andcanbehandled with all\ninstructions.\nFigure 6-1.CPU Registers\n29MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated6.2 Instruction Set\nThe instruction setconsists of51instructions with three formats and seven address modes. Each\ninstruction canoperate onword and byte data. Table 6-1lists examples ofthethree types ofinstruction\nformats. Table 6-2liststheaddress modes.\nTable 6-1.Instruction Word Formats\nINSTRUCTION FORMAT EXAMPLE OPERATION\nDual operands, source-destination ADD R4,R5 R4+R5→R5\nSingle operands, destination only CALL R8 PC→(TOS), R8→PC\nRelative jump, unconditional orconditional JNE Jump-on-equal bit=0\n(1) S=source\n(2) D=destinationTable 6-2.Address Mode Descriptions\nADDRESS MODE S(1)D(2)SYNTAX EXAMPLE OPERATION\nRegister ✓✓ MOV Rs,Rd MOV R10,R11 R10→R11\nIndexed ✓✓ MOV X(Rn),Y(Rm) MOV 2(R5),6(R6) M(2+R5) →M(6+R6)\nSymbolic (PCrelative) ✓✓ MOV EDE,TONI M(EDE) →M(TONI)\nAbsolute ✓✓ MOV &MEM, &TCDAT M(MEM) →M(TCDAT)\nIndirect ✓ MOV @Rn,Y(Rm) MOV @R10,Tab(R6) M(R10)→M(Tab+R6)\nIndirect autoincrement ✓ MOV @Rn+,Rm MOV @R10+,R11M(R10)→R11\nR10 +2→R10\nImmediate ✓ MOV #X,TONI MOV #45,TONI #45→M(TONI)\n30MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated6.3 Operating Modes\nThese microcontrollers have oneactive mode andfivesoftware-selectable low-power modes ofoperation.\nAninterrupt event canwake upthedevice from anyofthefivelow-power modes, service therequest, and\nrestore back tothelow-power mode onreturn from theinterrupt program.\nSoftware canconfigure thefollowing operating modes:\n•Active mode (AM)\n–Allclocks areactive.\n•Low-power mode 0(LPM0)\n–CPU isdisabled.\n–ACLK andSMCLK remain active. MCLK isdisabled.\n•Low-power mode 1(LPM1)\n–CPU isdisabled ACLK andSMCLK remain active. MCLK isdisabled.\n–DCgenerator oftheDCO isdisabled ifDCO notused inactive mode.\n•Low-power mode 2(LPM2)\n–CPU isdisabled.\n–MCLK andSMCLK aredisabled.\n–DCgenerator oftheDCO remains enabled.\n–ACLK remains active.\n•Low-power mode 3(LPM3)\n–CPU isdisabled.\n–MCLK andSMCLK aredisabled.\n–DCgenerator oftheDCO isdisabled.\n–ACLK remains active.\n•Low-power mode 4(LPM4)\n–CPU isdisabled.\n–ACLK isdisabled.\n–MCLK andSMCLK aredisabled.\n–DCgenerator oftheDCO isdisabled.\n–Crystal oscillator isstopped.\n31MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated(1) Areset isgenerated iftheCPU tries tofetch instructions from within themodule register memory address range (0hto01FFh) orfrom\nwithin unused address range.\n(2) Multiple source flags\n(3) (Non)maskable: theindividual interrupt-enable bitcandisable aninterrupt event, butthegeneral interrupt enable cannot.\n(4) Interrupt flags areinthemodule.6.4 Interrupt Vector Addresses\nThe interrupt vectors and thepower-up starting address areintheaddress range of0FFFFh to0FFE0h\n(see Table 6-3).The vector contains the16-bit address oftheappropriate interrupt handler instruction\nsequence.\nIfthereset vector (ataddress 0FFFEh) contains 0FFFFh (forexample, ifflash isnotprogrammed), the\nCPU goes intoLPM4 immediately after power up.\nTable 6-3.Interrupt Vector Addresses\nINTERRUPT SOURCE INTERRUPT FLAGSYSTEM\nINTERRUPTWORD ADDRESS PRIORITY\nPower up\nExternal reset\nWatchdog\nFlash keyviolation\nPCout-of-range(1)PORIFG\nRSTIFG\nWDTIFG\nKEYV\n(2)Reset 0FFFEh 15,highest\nNMI\nOscillator fault\nFlash memory access violationNMIIFG\nOFIFG\nACCVIFG(2)(3)(Non)maskable,\n(Non)maskable,\n(Non)maskable0FFFCh 14\n0FFFAh 13\nSD24_ASD24CCTLx SD24OVIFG,\nSD24CCTLx SD24IFG(2)(4) Maskable 0FFF8h 12\n0FFF6h 11\nWatchdog Timer WDTIFG Maskable 0FFF4h 10\nUSART0 Receive URXIFG0 Maskable 0FFF2h 9\nUSART0 Transmit UTXIFG0 Maskable 0FFF0h 8\n0FFEEh 7\nTimer_A3 TA0CCR0 CCIFG(4)Maskable 0FFECh 6\nTimer_A3TA0CCR1 CCIFG,\nTA0CCR2 CCIFG,\nTA0CTL TAIFG(2)(4)Maskable 0FFEAh 5\nI/OPort P1(eight flags) P1IFG.0 toP1IFG.7(2)(4)Maskable 0FFE8h 4\n0FFE6h 3\n0FFE4h 2\nI/OPort P2(three flags) P2IFG.0 toP2IFG.2(2)(4)Maskable 0FFE2h 1\n0FFE0h 0,lowest\n32MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated6.5 Special Function Registers\nMost interrupt and module enable bits arecollected into thelowest address space. Special function\nregister bitsnotallocated toafunctional purpose arenotphysically present inthedevice. Simple software\naccess isprovided with thisarrangement.\nLegend\nrw Bitcanberead andwritten.\nrw-0, rw-1 Bitcanberead andwritten. Itisreset orsetbyPUC.\nrw-(0), rw-(1) Bitcanberead andwritten. Itisreset orsetbyPOR.\nSFR bitisnotpresent indevice.\nFigure 6-2. Interrupt Enable Register 1(Address 00h)\n7 6 5 4 3 2 1 0\nUTXIE0 URXIE0 ACCVIE NMIIE OFIE WDTIE\nrw-0 rw-0 rw-0 rw-0 rw-0 rw-0\nTable 6-4. Interrupt Enable Register 1Field Descriptions\nBit Field Type Reset Description\n7 UTXIE0 RW 0h USART0: UART andSPItransmit interrupt enable\n6 URXIE0 RW 0h USART0: UART andSPIreceive interrupt enable\n5 ACCVIE RW 0h Flash access violation interrupt enable\n4 NMIIE RW 0h (Non)maskable interrupt enable\n3-2 Unused\n1 OFIE RW 0h Oscillator fault interrupt enable\n0 WDTIE RW 0h Watchdog timer interrupt enable. Inactive ifwatchdog mode is\nselected. Active ifwatchdog timer isconfigured ininterval timer\nmode.\nFigure 6-3. Interrupt Enable Register 2(Address 01h)\n7 6 5 4 3 2 1 0\n33MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments IncorporatedFigure 6-4. Interrupt Flag Register 1(Address 02h)\n7 6 5 4 3 2 1 0\nUTXIFG0 URXIFG0 NMIIFG RSTIFG PORIFG OFIFG WDTIFG\nrw-1 rw-0 rw-0 rw-(0) rw-(1) rw-1 rw-(0)\nTable 6-5. Interrupt Flag Register 1Field Descriptions\nBit Field Type Reset Description\n7 UTXIFG0 RW 1h USART0: UART andSPItransmit interrupt flag\n6 URXIFG0 RW 0h USART0: UART andSPIreceive interrupt flag\n5 Unused\n4 NMIIFG RW 0h SetbyRST/NMI pin\n3 RSTIFG RW 0h Power-on reset interrupt flag. SetonVCCpower up.\n2 PORIFG RW 1h External reset interrupt flag. Setonareset condition atRST/NMI pin\ninreset mode. Reset onVCCpower up.\n1 OFIFG RW 1h Flag setonoscillator fault\n0 WDTIFG RW 0h Setonwatchdog timer overflow (inwatchdog mode) orsecurity key\nviolation.\nReset onVCCpower-up orareset condition atRST/NMI pininreset\nmode.\nFigure 6-5. Interrupt Flag Register 2(Address 03h)\n7 6 5 4 3 2 1 0\nFigure 6-6. Module Enable Register 1(Address 04h)\n7 6 5 4 3 2 1 0\nUTXE0 URXE0\nUSPIE0\nrw-0 rw-0\nTable 6-6. Module Enable Register 1Field Descriptions\nBit Field Type Reset Description\n7 UTXE0 RW 0h USART0: UART mode transmit enable\n6 URXE0\nUSPIE0RW 0h USART0: UART mode receive enable\nUSART0: SPImode transmit andreceive enable\n5-0 Unused\nFigure 6-7. Module Enable Register 2(Address 05h)\n7 6 5 4 3 2 1 0\n34MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated6.6 Memory Organization\nTable 6-7summarizes thememory map ofalldevice variants.\nTable 6-7.Memory Organization\nMSP430AFE22x MSP430AFE23x MSP430AFE25x\nMemory\nMain: interrupt vector\nMain: code memorySize\nFlash\nFlash4KB\nFFFFh toFFE0h\nFFFFh toF000h8KB\nFFFFh toFFE0h\nFFFFh toE000h16KB\nFFFFh toFFE0h\nFFFFh toC000h\nInformation memorySize\nFlash256Byte\n10FFhh to1000h256Byte\n10FFhh to1000h256Byte\n10FFhh to1000h\nRAM Size256bytes\n02FFh to0200h512bytes\n03FFh to0200h512bytes\n03FFh to0200h\nPeripherals16-bit\n8-bit\n8-bit SFR01FFh to0100h\n00FFh to0010h\n000Fh to0000h01FFh to0100h\n00FFh to0010h\n000Fh to0000h01FFh to0100h\n00FFh to0010h\n000Fh to0000h\n6.7 Flash Memory\nThe flash memory canbeprogrammed through theSpy-Bi-Wire orJTAG port orin-system bytheCPU.\nThe CPU can perform single-byte and single-word writes totheflash memory. Features oftheflash\nmemory include:\n•Flash memory hasnsegments ofmain memory andfour segments ofinformation memory (AtoD)of\n64bytes each. Each segment inmain memory is512bytes insize.\n•Segments 0tonmay beerased inonestep, oreach segment may beindividually erased.\n•Segments AtoDcanbeerased individually, orasagroup with segments 0ton.\nSegments AtoDarealso called information memory .\n•Segment Acontains calibration data. After reset, segment Aisprotected against programming and\nerasing. Itcan beunlocked, butdonoterase thissegment ifthedevice-specific calibration data is\nrequired.\n35MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated6.8 Peripherals\nPeripherals areconnected totheCPU through data, address, and control buses. Peripherals can be\nmanaged using allinstructions. Forcomplete module descriptions, see theMSP430x2xx Family User \'s\nGuide .\n6.9 Oscillator andSystem Clock\nThe clock system issupported bytheBasic Clock module that includes support foraninternal digitally\ncontrolled oscillator (DCO), ahigh-frequency crystal oscillator, and aninternal very-low-power low-\nfrequency oscillator (VLO). The clock module isdesigned tomeet therequirements ofboth lowsystem\ncost andlowpower consumption. The internal DCO provides afastturnon clock source andstabilizes in\nless than 1µs.Theclock module provides thefollowing clock signals:\n•Auxiliary clock (ACLK), sourced from theVLO\n•Main clock (MCLK), thesystem clock used bytheCPU\n•Sub-Main clock (SMCLK), thesubsystem clock used bytheperipheral modules\nTable 6-8liststheaddresses oftheavailable DCO calibration data.\nTable 6-8.DCO Calibration Data\n(Provided From Factory inFlash Information Memory Segment A)\nDCO FREQUENCY CALIBRATION REGISTER SIZE ADDRESS\n8MHzCALBC1_8MHZ byte 010FDh\nCALDCO_8MHZ byte 010FCh\n12MHzCALBC1_12MHZ byte 010FBh\nCALDCO_12MHZ byte 010FAh\n6.10 Brownout, Supply Voltage Supervisor\nThe brownout circuit isimplemented toprovide theproper internal reset signal tothedevice during power\nonand power off.The supply voltage supervisor (SVS) circuitry detects ifsupply voltage drops below a\nuser-selectable level andsupports both supply voltage supervision (the device isautomatically reset) and\nsupply voltage monitoring (SVM) (thedevice isnotautomatically reset).\nThe CPU begins code execution after thebrownout circuit releases thedevice reset. However, VCCmay\nnothave ramped toVCC(min) atthattime. The user must make sure thatthedefault DCO settings arenot\nchanged until VCCreaches VCC(min) .Ifdesired, theSVS circuit canbeused todetermine when VCCreaches\nVCC(min) .\n6.11 Digital I/O\nTwo I/Oports areimplemented: 8-bit portP1and3-bit portP2.\n•Allindividual I/Obitsareindependently programmable.\n•Anycombination ofinput, output, andinterrupt condition ispossible.\n•Edge-selectable interrupt input capability foralleight bitsofportP1andthree bitsofportP2.\n•Read andwrite access toport-control registers issupported byallinstructions.\n•Each I/Ohasanindividually programmable pullup orpulldown resistor.\nBecause there areonly three I/Opins implemented from port P2,bits[5:1] ofallport P2registers read as\n0,andwrite data isignored.\n36MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated6.12 Watchdog Timer (WDT+)\nThe primary function oftheWDT+ module istoperform acontrolled system restart after asoftware\nproblem occurs. Iftheselected time interval expires, asystem reset isgenerated. Ifthewatchdog function\nisnotneeded inanapplication, themodule canbedisabled orconfigured asaninterval timer and can\ngenerate interrupts atselected time intervals.\n6.13 Timer_A3\nTimer_A3 isa16-bit timer/counter with three capture/compare registers. Timer_A3 cansupport multiple\ncapture/compares, PWM outputs, and interval timing (see Table 6-9).Timer_A3 also has extensive\ninterrupt capabilities. Interrupts may begenerated from thecounter onoverflow conditions andfrom each\nofthecapture/compare registers.\nTable 6-9.Timer_A3 Signal Connections\nINPUT PINNUMBER DEVICE INPUT\nSIGNALMODULE INPUT\nNAMEMODULE BLOCKMODULE OUTPUT\nSIGNALOUTPUT PIN\nNUMBER\n24-PIN PW 24-PIN PW\n12-P1.0 TACLK TACLK\nTimer NAACLK ACLK\nSMCLK SMCLK\n12-P1.0 TACLK INCLK\n18-P1.2 TA0 CCI0A\nCCR0 TA018-P1.2\n18-P1.2 TA0 CCI0B 24-P2.0\nDVSS GND\nDVCC VCC\n17-P1.1 TA1 CCI1A\nCCR1 TA117-P1.1\n17-P1.1 TA1 CCI1B 23-P1.7\nDVSS GND\nDVCC VCC\nDVSS CCI2A\nCCR2 TA212-P1.0\nACLK (internal) CCI2B 22-P1.6\nDVSS GND\nDVCC VCC\n6.14 USART0\nThe MSP430AFE2xx devices have one hardware universal synchronous/asynchronous receive transmit\n(USART0) peripheral module that isused forserial data communication. The USART0 module supports\nsynchronous SPI (3-pin or4-pin) and asynchronous UART communication protocols, using double-\nbuffered transmit andreceive channels. The maximum operational frequency fortheUSART0 module is8\nMHz.\n6.15 Hardware Multiplier\nThe multiplication operation issupported byadedicated peripheral module. The module performs 16×16-,\n16×8-,8×16-, and8×8-bit operations. The module supports signed andunsigned multiplication aswell as\nsigned and unsigned multiply-and-accumulate operations. The result ofanoperation can beaccessed\nimmediately after theoperands have been loaded intotheperipheral registers. Noadditional clock cycles\narerequired.\n37MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated6.16 SD24_A\nThe SD24_A module integrates uptothree independent 24-bit sigma-delta ADCs. Each channel is\ndesigned with fully differential analog input pair and programmable gain amplifier input stage. Inaddition\ntoexternal analog inputs, aninternal VCC sense andtemperature sensor arealso available.\n6.17 Peripheral FileMap\nTable 6-10 lists theperipheral registers with word access. Table 6-11 lists theperipheral registers with\nbyte access. Some registers areincluded inboth tables.\nTable 6-10. Peripherals With Word Access\nPERIPHERAL REGISTER NAME ACRONYM ADDRESS\nTimer_A3Capture/compare register 2 TACCR2 0176h\nCapture/compare register 1 TACCR1 0174h\nCapture/compare register 0 TACCR0 0172h\nTimer_A register TAR 0170h\nCapture/compare control 2 TACCTL2 0166h\nCapture/compare control 1 TACCTL1 0164h\nCapture/compare control 0 TACCTL0 0162h\nTimer_A control TACTL 0160h\nTimer_A interrupt vector TAIV 012Eh\nHardware MultiplierSum extend SUMEXT 013Eh\nResult high word RESHI 013Ch\nResult lowword RESLO 013Ah\nSecond operand OP2 0138h\nMultiply signed +accumulate/operand 1 MACS 0136h\nMultiply +accumulate/operand 1 MAC 0134h\nMultiply signed/operand 1 MPYS 0132h\nMultiply unsigned/operand 1 MPY 0130h\nFlash MemoryFlash control 3 FCTL3 012Ch\nFlash control 2 FCTL2 012Ah\nFlash control 1 FCTL1 0128h\nWatchdog Timer+ Watchdog/timer control WDTCTL 0120h\nSD24_A (also seeTable 6-11)General Control SD24CTL 0100h\nChannel 0Control SD24CCTL0 0102h\nChannel 1Control SD24CCTL1 0104h\nChannel 2Control SD24CCTL2 0106h\nChannel 0conversion memory SD24MEM0 0110h\nChannel 1conversion memory SD24MEM1 0112h\nChannel 2conversion memory SD24MEM2 0114h\nSD24 Interrupt vector word register SD24IV 01AEh\n38MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments IncorporatedTable 6-11. Peripherals With Byte Access\nPERIPHERAL REGISTER NAME ACRONYM ADDRESS\nSD24_A (also seeTable 6-10)Channel 0Input Control SD24INCTL0 00B0h\nChannel 1Input Control SD24INCTL1 00B1h\nChannel 2Input Control SD24INCTL2 00B2h\nChannel 0Preload SD24PRE0 00B8h\nChannel 1Preload SD24PRE1 00B9h\nChannel 2Preload SD24PRE2 00BAh\nReserved (Internal SD24_A Configuration 1) SD24CONF1 00BFh\nUSART0Transmit buffer U0TXBUF 0077h\nReceive buffer U0RXBUF 0076h\nBaud rate U0BR1 0075h\nBaud rate U0BR0 0074h\nModulation control U0MCTL 0073h\nReceive control U0RCTL 0072h\nTransmit control U0TCTL 0071h\nUSART control U0CTL 0070h\nBasic Clock System+Basic clock system control 3 BCSCTL3 0053h\nBasic clock system control 2 BCSCTL2 0058h\nBasic clock system control 1 BCSCTL1 0057h\nDCO clock frequency control DCOCTL 0056h\nBrownout, SVS SVS control register (reset bybrownout signal) SVSCTL 0055h\nPort P2Port P2selection 2 P2SEL2 0042h\nPort P2resistor enable P2REN 002Fh\nPort P2selection P2SEL 002Eh\nPort P2interrupt enable P2IE 002Dh\nPort P2interrupt edge select P2IES 002Ch\nPort P2interrupt flag P2IFG 002Bh\nPort P2direction P2DIR 002Ah\nPort P2output P2OUT 0029h\nPort P2input P2IN 0028h\nPort P1Port P1selection 2register P1SEL2 0041h\nPort P1resistor enable P1REN 0027h\nPort P1selection P1SEL 0026h\nPort P1interrupt enable P1IE 0025h\nPort P1interrupt edge select P1IES 0024h\nPort P1interrupt flag P1IFG 0023h\nPort P1direction P1DIR 0022h\nPort P1output P1OUT 0021h\nPort P1input P1IN 0020h\nSpecial FunctionSFR module enable 2 ME2 0005h\nSFR module enable 1 ME1 0004h\nSFR interrupt flag2 IFG2 0003h\nSFR interrupt flag1 IFG1 0002h\nSFR interrupt enable 2 IE2 0001h\nSFR interrupt enable 1 IE1 0000h\nDirection\n0: Input\n1: Output\nP1SEL.0P1DIR.0\nP1IN.0\nP1IRQ.0DEN\nTo Timer_A3From Timer_A3\nP1OUT.0\nInterrupt\nEdge SelectQEN\nSet\nP1SEL.0\nP1IES.0P1IFG.0P1IE.0DVSS\nDVCCP1REN.0Pad Logic\n1\n10\n0110\nP1.0/SVSIN/TACLK/SMCLK/TA210\nSMCLKP1SEL2.0\nBus\nKeeper\nENTo SVS Mux\nVLD = 15\n39MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated(1) X=don\'tcare6.18 I/OPort Schematics\n6.18.1 Port P1PinSchematic: P1.0 Input/Output With Schmitt Trigger\nFigure 6-8shows theportschematic. Table 6-12 summarizes theselection ofthepinfunctions.\nFigure 6-8.Port P1(P1.0) Schematic\nTable 6-12. Port P1(P1.0) PinFunctions\nPINNAME (P1.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP1DIR.x P1SEL.x P1SEL2.x\nP1.0/SVSIN/TACLK/SMCLK/TA2 0P1.0 (I/O) I:0,O:1 0 X\nSVSIN (VLD =15) X X X\nTimer_A3.TACLK 0 1 0\nSMCLK 1 1 1\nTimer_A3.TA2 1 1 0\nDirection\n0: Input\n1: Output\nP1SEL.xP1DIR.x\nP1IN.x\nP1IRQ.xDEN\nTo Timer_A3From Timer_A3\nP1OUT.x\nInterrupt\nEdge SelectQEN\nSet\nP1SEL.x\nP1IES.xP1IFG.xP1IE.xDVSS\nDVCCP1REN.xPad Logic\n1\n10\n0110\nP1.1/TA1/SDCLK\nP1.2/TA0/SD0DO10\nFrom SD24_AP1SEL2.x\nBus\nKeeper\nEN\n40MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated(1) X=don\'tcare6.18.2 Port P1PinSchematic: P1.1 andP1.2 Input/Output With Schmitt Trigger\nFigure 6-9shows theportschematic. Table 6-13 summarizes theselection ofthepinfunctions.\nFigure 6-9.Port P1(P1.1 andP1.2) Schematic\nTable 6-13. Port P1(P1.1 andP1.2) PinFunctions\nPINNAME (P1.x) x FUNCTIONCONTROL BITS /SIGNAL(1)\nP1DIR.x P1SEL.x P1SEL2.x\nP1.1/TA1/SDCLK 1P1.1 (I/O) I:0,O:1 0 X\nTimer_A3.CCI1A andCCI1B 0 1 0\nTimer_A3.TA1 1 1 0\nSDCLK 1 1 1\nP1.2/TA0/SD0DO 2P1.2 (I/O) I:0,O:1 0 X\nTimer_A3.CCI0A andCCI0B 0 1 0\nTimer_A3.TA0 1 1 0\nSD0DO 1 1 1\nDirection\n0: Input\n1: Output\nP1IN.3\nP1IRQ.3DEN\nNot used\nInterrupt\nEdge SelectQEN\nSet\nP1SEL.3\nP1IES.3P1IFG.3P1IE.3DVSS\nDVCCP1REN.3Pad Logic\n1 10\nP1.3/UTXD0/SD1DO\nBus\nKeeper\nENP1SEL.3P1DIR.3\nP1OUT.310\n1001\n01\nP1SEL2.3USART0\ndirection\nUSART0\ndata outSD24_A data\n41MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated(1) X=don\'tcare6.18.3 Port P1PinSchematic: P1.3 Input/Output With Schmitt Trigger\nFigure 6-10 shows theportschematic. Table 6-14 summarizes theselection ofthepinfunctions.\nFigure 6-10. Port P1(P1.3) Schematic\nTable 6-14. Port P1(P1.3) PinFunctions\nPINNAME (P1.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP1DIR.x P1SEL.x P1SEL2.x\nP1.3/UTXD0/SD1DO 3P1.3 (I/O) I:0,O:1 0 X\nUTXD0 X 1 0\nSD1DO 1 1 1\nDirection\n0: Input\n1: Output\nP1IN.4\nP1IRQ.4DEN\nUSART0\ndata in\nInterrupt\nEdge SelectQEN\nSet\nP1SEL.4\nP1IES.4P1IFG.4P1IE.4DVSS\nDVCCP1REN.4Pad Logic\n1 10\nP1.4/URXD0/SD2DO\nBus\nKeeper\nENP1SEL.4P1DIR.4\nP1OUT.410\n1001\nP1SEL2.4USART0\ndirection\nSD24_A data\n42MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated(1) X=don\'tcare6.18.4 Port P1PinSchematic: P1.4 Input/Output With Schmitt Trigger\nFigure 6-11 shows theportschematic. Table 6-15 summarizes theselection ofthepinfunctions.\nFigure 6-11. Port P1(P1.4) Schematic\nTable 6-15. Port P1(P1.4) PinFunctions\nPINNAME (P1.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP1DIR.x P1SEL.x P1SEL2.x\nP1.4/URXD0/SD2DO 4P1.4 (I/O) I:0,O:1 0 X\nURXD0 X 1 0\nSD2DO 1 1 1\nTo JTAG\nFrom JTAGDirection\n0: Input\n1: Output\nP1SEL.xP1DIR.x\nP1IN.x\nP1IRQ.xDENP1OUT.x\nInterrupt\nEdge SelectQEN\nSet\nP1SEL.x\nP1IES.xP1IFG.xP1IE.xDVSS\nDVCCP1REN.xPad Logic\n1\n10\n1010\nBus\nKeeper\nEN ENP1.5/SIMO0/SVSOUT/TMS\nP1.6/SOMI0/TA2/TCK\nP1.7/UCLK0/TA1/TDO/TDI01\n01\nP1SEL2.xUSART0\ndirection\nUSART0\ndata outModule X out\nUSART0\ndata in\nFrom JTAG (TDO)From JTAG\n43MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated(1) X=don\'tcare\n(2) JTAG Mode isnotaregister bitbutsignal generated internally when the4-wire JTAG option isselected intheIDE.6.18.5 Port P1PinSchematic: P1.5 toP1.7 Input/Output With Schmitt Trigger\nFigure 6-12 shows theportschematic. Table 6-16 summarizes theselection ofthepinfunctions.\nFigure 6-12. Port P1(P1.5 toP1.7) Schematic\nTable 6-16. Port P1(P1.5 toP1.7) PinFunctions\nPINNAME (P1.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP1DIR.x P1SEL.x P1SEL2.xJTAG\nMode(2)\nP1.5/SIMO0/SVSOUT/TMS 5P1.5 (I/O) I:0;O:1 0 X 0\nSIMO0 X 1 0 0\nSVSOUT 1 1 1 0\nTMS X X X 1\nP1.6/SOMI0/TA2/TCK 6P1.6 (I/O) I:0;O:1 0 X 0\nSOMI0 X 1 0 0\nTimer_A3.TA2 1 1 1 0\nTCK X X X 1\nP1.7/UCLK0/TA1/TDO/TDI 7P1.7 (I/O) I:0;O:1 0 X 0\nUCLK0 X 1 0 0\nTimer_A3.TA1 1 1 1 0\nTDO/TDI X X X 1\nTo JTAG\nFrom JTAGDirection\n0: Input\n1: Output\nP2SEL.0P2DIR.0\nP2IN.0\nP2IRQ.0DENP2OUT.0\nInterrupt\nEdge SelectQEN\nSet\nP2SEL.0\nP2IES.0P2IFG.0P2IE.0DVSS\nDVCCP2REN.0 Pad Logic\n1\n10\n1010\nBus\nKeeper\nEN ENP2.0/STE0/TA0/TDI/TCLK01\n01\nP2SEL2.0USART0\ndirection\nUSART0\ndata outTimer_A3 out\nUSART0\ndata in\n44MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated(1) X=don\'tcare\n(2) JTAG Mode isnotaregister bitbutsignal generated internally when the4-wire JTAG option isselected intheIDE.6.18.6 Port P2PinSchematic: P2.0 Input/Output With Schmitt Trigger\nFigure 6-13 shows theportschematic. Table 6-17 summarizes theselection ofthepinfunctions.\nFigure 6-13. Port P2(P2.0) Schematic\nTable 6-17. Port P2(P2.0) PinFunctions\nPINNAME (P2.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP2DIR.x P2SEL.x P2SEL2.xJTAG\nMode(2)\nP2.0/STE0/TA0/TDI/TCLK 0P2.0 (I/O) I:0;O:1 0 X 0\nSTE0 X 1 0 0\nTimer_A3.TA0 1 1 1 0\nTDI/TCLK X X X 1\nDirection\n0: Input\n1: Output\nP2SEL.6P2DIR.6\nP2IN.6\nP2IRQ.6DEN\nModule X INModule X OUTP2OUT.6\nInterrupt\nEdge SelectQEN\nSet\nP2SEL.6\nP2IES.6P2IFG.6P2IE.6DVSS\nDVCCP2REN.6Pad Logic\n1\n10\n1010P2SEL.7\nP2.6/XT2IN10\nXT2CLKP2.7/XT2OUT XT2 offBCSCTL3.XT2Sx = 11\nBus\nKeeper\nEN\n45MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated6.18.7 Port P2PinSchematic: P2.6, Input/Output With Schmitt Trigger\nFigure 6-14 shows theportschematic. Table 6-18 summarizes theselection ofthepinfunctions.\nFigure 6-14. Port P2(P2.6) Schematic\nTable 6-18. Port P2(P2.6) PinFunctions\nPinName (P2.x) x FUNCTIONCONTROL BITS ORSIGNALS\nP2DIR.6 P2SEL.6\nP2.6/XT2IN 6P2.6 (I/O) I:0;O:1 0\nXT2IN (default) 0 1\nDirection\n0: Input\n1: Output\nP2SEL.7P2DIR.7\nP2IN.7\nP2IRQ.7DEN\nModule X INModule X OUTP2OUT.7\nInterrupt\nEdge SelectQEN\nSet\nP2SEL.7\nP2IES.7P2IFG.7P2IE.7DVSS\nDVCCPad Logic\n1\n10\n1010\nBus\nKeeper\nENP2.7/XT2OUT10\nXT2CLKP2.6/XT2IN\nXT2 offBCSCTL3.XT2Sx = 11\nFrom P2.6/XT2IN\nP2SEL.6\nP2REN.7\n46MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated6.18.8 Port P2PinSchematic: P2.7, Input/Output With Schmitt Trigger\nFigure 6-15 shows theportschematic. Table 6-19 summarizes theselection ofthepinfunctions.\nFigure 6-15. Port P2(P2.7) Schematic\nTable 6-19. Port P2(P2.7) PinFunctions\nPINNAME (P2.x) x FUNCTIONCONTROL BITS ORSIGNALS\nP2DIR.7 P2SEL.7\nP2.7/XT2OUT 7P2.7 (I/O) I:0,O:1 0\nXT2OUT (default) 0 1\nTime TMS Goes Low After POR\nTMS\nITF\nITEST\n47MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Detailed Description Copyright ©2010 –2018, Texas Instruments Incorporated6.18.9 JTAG Fuse Check Mode\nMSP430 devices that have thefuse ontheTEST terminal have afuse check mode that tests the\ncontinuity ofthefuse thefirst time theJTAG port isaccessed after apower-on reset (POR). When\nactivated, afuse check current, ITF,of1mAat3Vor2.5mAat5Vcanflow from theTEST pintoground\nifthefuse isnotburned. Care must betaken toavoid accidentally activating thefuse check mode and\nincreasing overall system power consumption.\nWhen theTEST pinisagain taken lowafter atestorprogramming session, thefuse check mode and\nsense currents areterminated.\nActivation ofthefuse check mode occurs with thefirstnegative edge ontheTMS pinafter power uporif\nTMS isbeing held lowduring power up.The second positive edge ontheTMS pindeactivates thefuse\ncheck mode. After deactivation, thefuse check mode remains inactive until another POR occurs. After\neach POR, thefuse check mode hasthepotential tobeactivated.\nThe fuse check current flow only when thefuse check mode isactive and theTMS pinisinalowstate\n(see Figure 6-16).Therefore, theadditional current flow canbeprevented byholding theTMS pinhigh\n(default condition).\nFigure 6-16. Fuse Check Mode Current\nNOTE\nTheCODE andRAM data protection isensured iftheJTAG fuse isblown.\n48MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Device andDocumentation Support Copyright ©2010 –2018, Texas Instruments Incorporated7Device andDocumentation Support\n7.1 Getting Started\nFormore information ontheMSP430 ™family ofdevices andthetools andlibraries thatareavailable to\nhelp with your development, visittheoverview page .\n7.2 Device Nomenclature\nTodesignate thestages intheproduct development cycle, TIassigns prefixes tothepart numbers ofall\nMSP430 MCU devices and support tools. Each MSP430 MCU commercial family member has one of\nthree prefixes: MSP, PMS, orXMS (forexample, MSP430F5438A). TIrecommends twoofthree possible\nprefix designators foritssupport tools: MSP andMSPX. These prefixes represent evolutionary stages of\nproduct development from engineering prototypes (with XMS fordevices andMSPX fortools) through fully\nqualified production devices andtools (with MSP fordevices andMSP fortools).\nDevice development evolutionary flow:\nXMS –Experimental device that isnotnecessarily representative oftheelectrical specifications forthe\nfinal device\nPMS –Final silicon diethatconforms totheelectrical specifications forthedevice buthasnotcompleted\nquality andreliability verification\nMSP –Fully qualified production device\nSupport tooldevelopment evolutionary flow:\nMSPX –Development-support product thathasnotyetcompleted TI\'sinternal qualification testing.\nMSP –Fully-qualified development-support product\nXMS and PMS devices and MSPX development-support tools are shipped against the following\ndisclaimer:\n"Developmental product isintended forinternal evaluation purposes."\nMSP devices and MSP development-support tools have been characterized fully, and thequality and\nreliability ofthedevice have been demonstrated fully. TI\'sstandard warranty applies.\nPredictions show that prototype devices (XMS and PMS) have agreater failure rate than thestandard\nproduction devices. TIrecommends that these devices notbeused inany production system because\ntheir expected end-use failure ratestillisundefined. Only qualified production devices aretobeused.\nTIdevice nomenclature also includes asuffix with thedevice family name. This suffix indicates the\npackage type (forexample, PZP) and temperature range (forexample, T).Figure 7-1provides alegend\nforreading thecomplete device name foranyfamily member.\nProcessor Family CC = Embedded RF Radio\nMSP = Mixed-Signal Processor\nXMS = Experimental Silicon\nPMS = Prototype Device\nMCU Platform 430 = MSP430 low-power microcontroller platform\nDevice Type Memory Type\nC = ROM\nF = Flash\nFR = FRAM\nG = Flash or FRAM (Value Line)\nL = No Nonvolatile MemorySpecialized Application\nAFE = Analog Front End\nBQ = Contactless Power\nCG = ROM Medical\nFE = Flash Energy Meter\nFG = Flash Medical\nFW = Flash Electronic Flow Meter\nSeries 1 = Up to 8 MHz\n2 = Up to 16 MHz\n3 = Legacy\n4 = Up to 16 MHz with LCD5 = Up to 25 MHz\n6 = Up to 25 MHz with LCD\n0 = Low-Voltage Series\nFeature Set Various levels of integration within a series\nOptional: A = Revision N/A\nOptional: Temperature Range S = 0°C to 50 C\nC to 70 C\nI = 40 C to 85 C\nT = –40 C to 105 C°\nC = 0° °\n– ° °\n° °\nPackaging http://www.ti.com/packaging\nOptional: Tape and Reel T = Small reel\nR = Large reel\nNo markings = Tube or tray\nOptional: Additional Features -EP = Enhanced Product ( 40°C to 105°C)\n-HT = Extreme Temperature Parts ( 55°C to 150°C)\n-Q1 = Automotive Q100 Qualified–\n–MSP 430 F5438 AIZQW T-EP\nProcessor Family\nSeries Optional: Temperature RangeMCU Platform\nPackaging Device Type\nOptional: A = RevisionOptional: Tape and Reel\nFeature SetOptional: Additional Features\n49MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Device andDocumentation Support Copyright ©2010 –2018, Texas Instruments IncorporatedFigure 7-1.Device Nomenclature\n50MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Device andDocumentation Support Copyright ©2010 –2018, Texas Instruments Incorporated7.3 Tools andSoftware\nAllMSP microcontrollers aresupported byawide variety ofsoftware and hardware development tools.\nTools areavailable from TIandvarious third parties. See them allatDevelopment KitsandSoftware for\nLow-Power MCUs .\nTable 7-1lists thedebug features oftheMSP430AFE2xx MCUs. See theCode Composer Studio for\nMSP430 User \'sGuide fordetails ontheavailable features.\nTable 7-1.Hardware Debug Features\nMSP430\nARCHITECTURE4-WIRE\nJTAG2-WIRE\nJTAGBREAK-\nPOINTS\n(N)RANGE\nBREAK-\nPOINTSCLOCK\nCONTROLSTATE\nSEQUENCERTRACE\nBUFFER\nMSP430 Yes Yes 2 No Yes No No\nDesign Kits andEvaluation Modules\nMSP-TS430PW24 -24-pin Target Development Board forMSP430AFEx MCUs The MSP-\nTS430PW24 isastand-alone ZIF socket target board used toprogram and debug the\nMSP430 MCU in-system through theJTAG interface ortheSpy-Bi-Wire (2-wire JTAG)\nprotocol.\nMSP430AFE253 embedded metering (sub-meter) EVM This embedded metering (sub-meter/e-meter)\nEVM isdesigned based ontheMSP430AFE253. The EVM canbeconnected tothemains\n(ortoDC) and theload directly. The EVM measures theelectrical parameters oftheload\nand theresult ofmeasurement canberead from theUART port. This EVM provided with\nbuilt-in power supply andisolated serial connect tofacilitate user quick start totheevaluation\noftheMSP430AFE253 inembedded metering application.\nSoftware\nMSP430Ware ™Software MSP430Ware software isacollection ofcode examples, data sheets, and\nother design resources forallMSP430 devices delivered inaconvenient package. In\naddition toproviding acomplete collection ofexisting MSP430 MCU design resources,\nMSP430Ware software also includes ahigh-level APIcalled MSP Driver Library. This library\nmakes iteasy toprogram MSP430 hardware. MSP430Ware software isavailable asa\ncomponent ofCCS orasastand-alone package.\nMSP430AFE2x3, MSP430AFE2x2, MSP430AFE2x1 Code Examples Ccode examples areavailable for\nevery MSP device that configures each oftheintegrated peripherals forvarious application\nneeds.\nFixed Point Math Library forMSP The TIMSP IQmath and Qmath Libraries areacollection ofhighly\noptimized andhigh-precision mathematical functions forCprogrammers toseamlessly porta\nfloating-point algorithm into fixed-point code onMSP430 and MSP432 devices. These\nroutines aretypically used incomputationally intensive real-time applications where optimal\nexecution speed, high accuracy and ultra-low energy arecritical. Byusing theIQmath and\nQmath libraries, itispossible toachieve execution speeds considerably faster and energy\nconsumption considerably lower than equivalent code written using floating-point math.\nDigital Signal Processing (DSP) Library forMSP Microcontrollers The Digital Signal Processing\nlibrary isasetofhighly optimized functions toperform many common signal processing\noperations onfixed-point numbers forMSP430 microcontrollers. This function setistypically\nutilized forapplications where processing-intensive transforms aredone inreal-time for\nminimal energy andwith very high accuracy. This library ’soptimal useoftheMSP families ’\nintrinsic hardware forfixed-point math allows forsignificant performance gains.\nDevelopment Tools\nCode Composer Studio ™Integrated Development Environment forMSP Microcontrollers Code\nComposer Studio (CCS) integrated development environment (IDE) supports allMSP\nmicrocontroller devices. CCS comprises asuite ofembedded software utilities used to\ndevelop and debug embedded applications. CCS includes anoptimizing C/C++ compiler,\nsource code editor, project build environment, debugger, profiler, andmany other features.\n51MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Device andDocumentation Support Copyright ©2010 –2018, Texas Instruments IncorporatedMSP Flasher -Command Line Programmer MSP Flasher isanopen-source shell-based interface for\nprogramming MSP microcontrollers through aFET programmer oreZ430 using JTAG or\nSpy-Bi-Wire (SBW) communication. MSP Flasher can download binary files (.txt or.hex)\ndirectly totheMSP microcontroller without anIDE.\nMSP MCU Programmer andDebugger The MSP-FET isapowerful emulation development tool–often\ncalled adebug probe –which letsusers quickly begin application development onMSP low-\npower MCUs. Creating MCU software usually requires downloading theresulting binary\nprogram totheMSP device forvalidation anddebugging.\nMSP-GANG Production Programmer The MSP Gang Programmer isanMSP430 orMSP432 device\nprogrammer that can program uptoeight identical MSP430 orMSP432 flash orFRAM\ndevices atthesame time. The MSP Gang Programmer connects toahost PCusing a\nstandard RS-232 orUSB connection andprovides flexible programming options thatletthe\nuser fully customize theprocess.\n7.4 Documentation Support\nThe following documents describe theMSP430AFE2xx MCUs. Copies ofthese documents areavailable\nontheInternet atwww.ti.com .\nReceiving Notification ofDocument Updates\nToreceive notification ofdocumentation updates —including silicon errata —gototheproduct folder for\nyour device onti.com (forlinks toproduct folders, seeSection 7.5).Intheupper right corner, click the\n"Alert me" button. This registers youtoreceive aweekly digest ofproduct information thathaschanged (if\nany). Forchange details, check therevision history ofanyrevised document.\nErrata\nMSP430AFE253 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430AFE252 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430AFE251 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430AFE233 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430AFE232 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430AFE231 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430AFE223 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430AFE222 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430AFE221 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nUser\'s Guides\nMSP430x2xx Family User \'sGuide Detailed information onthemodules andperipherals available inthis\ndevice family.\nMSP430 Programming With theBootloader (BSL) The MSP430 bootloader (BSL) (formerly known as\nthebootstrap loader) lets users communicate with embedded memory intheMSP430\nmicrocontroller during theprototyping phase, final production, and inservice. Both the\nprogrammable memory (flash memory) and thedata memory (RAM) can bemodified as\nrequired. Donotconfuse thebootloader with thebootstrap loader programs found insome\ndigital signal processors (DSPs) that automatically load program code (and data) from\nexternal memory totheinternal memory oftheDSP.\nMSP430 Programming With theJTAG Interface This document describes the functions that are\nrequired toerase, program, andverify thememory module oftheMSP430 flash-based and\nFRAM-based microcontroller families using theJTAG communication port. Inaddition, it\ndescribes how toprogram theJTAG access security fuse that isavailable onallMSP430\ndevices. This document describes device access using both thestandard 4-wire JTAG\ninterface andthe2-wire JTAG interface, which isalso referred toasSpy-Bi-Wire (SBW).\n52MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Device andDocumentation Support Copyright ©2010 –2018, Texas Instruments IncorporatedMSP430 Hardware Tools User \'sGuide This manual describes thehardware oftheTIMSP-FET430\nFlash Emulation Tool (FET). TheFET istheprogram development toolfortheMSP430 ultra-\nlow-power microcontroller. Both available interface types, theparallel port interface and the\nUSB interface, aredescribed.\nApplication Reports\nMSP430 32-kHz Crystal Oscillators Selection ofthecorrect crystal, correct load circuit, and proper\nboard layout areimportant forastable crystal oscillator. This application report summarizes\ncrystal oscillator function and explains theparameters toselect thecorrect crystal for\nMSP430 ultra-low-power operation. Inaddition, hints andexamples forcorrect board layout\naregiven. Thedocument also contains detailed information onthepossible oscillator tests to\nensure stable oscillator operation inmass production.\nMSP430 System-Level ESD Considerations System-Level ESD has become increasingly demanding\nwith silicon technology scaling towards lower voltages and theneed fordesigning cost-\neffective and ultra-low-power components. This application report addresses three different\nESD topics tohelp board designers and OEMs understand and design robust system-level\ndesigns.\n7.5 Related Links\nTable 7-2lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 7-2.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nMSP430AFE253 Click here Click here Click here Click here Click here\nMSP430AFE252 Click here Click here Click here Click here Click here\nMSP430AFE251 Click here Click here Click here Click here Click here\nMSP430AFE233 Click here Click here Click here Click here Click here\nMSP430AFE232 Click here Click here Click here Click here Click here\nMSP430AFE231 Click here Click here Click here Click here Click here\nMSP430AFE223 Click here Click here Click here Click here Click here\nMSP430AFE222 Click here Click here Click here Click here Click here\nMSP430AFE221 Click here Click here Click here Click here Click here\n7.6 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bythe\nrespective contributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews;\nseeTI\'sTerms ofUse.\nTIE2E™Community\nTI\'s Engineer-to-Engineer (E2E) Community .Created tofoster collaboration among engineers. At\ne2e.ti.com, youcanaskquestions, share knowledge, explore ideas, and help solve problems with fellow\nengineers.\nTIEmbedded Processors Wiki\nTexas Instruments Embedded Processors Wiki.Established tohelp developers getstarted with embedded\nprocessors from Texas Instruments and tofoster innovation and growth ofgeneral knowledge about the\nhardware andsoftware surrounding these devices.\n7.7 Trademarks\nMSP430, MSP430Ware, Code Composer Studio, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n53MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nwww.ti.com SLAS701B –NOVEMBER 2010 –REVISED JUNE 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Device andDocumentation Support Copyright ©2010 –2018, Texas Instruments Incorporated7.8 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n7.9 Glossary\nTIGlossary This glossary listsandexplains terms, acronyms, anddefinitions.\n54MSP430AFE253 ,MSP430AFE252 ,MSP430AFE251\nMSP430AFE233 ,MSP430AFE232 ,MSP430AFE231\nMSP430AFE223 ,MSP430AFE222 ,MSP430AFE221\nSLAS701B –NOVEMBER 2010 –REVISED JUNE 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430AFE253 MSP430AFE252 MSP430AFE251 MSP430AFE233 MSP430AFE232\nMSP430AFE231 MSP430AFE223 MSP430AFE222 MSP430AFE221Mechanical, Packaging, andOrderable Information Copyright ©2010 –2018, Texas Instruments Incorporated8Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthe\nmost current data available forthedesignated devices. This data issubject tochange without notice and\nrevision ofthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP4301103IPWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE253\nMSP430AFE221IPW ACTIVE TSSOP PW2460RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE221\nMSP430AFE221IPWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE221\nMSP430AFE222IPW ACTIVE TSSOP PW2460RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE222\nMSP430AFE222IPWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE222\nMSP430AFE223IPW ACTIVE TSSOP PW2460RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE223\nMSP430AFE223IPWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE223\nMSP430AFE231IPW ACTIVE TSSOP PW2460RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE231\nMSP430AFE231IPWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE231\nMSP430AFE232IPW ACTIVE TSSOP PW2460RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE232\nMSP430AFE232IPWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE232\nMSP430AFE233IPW ACTIVE TSSOP PW2460RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE233\nMSP430AFE233IPWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE233\nMSP430AFE251IPW ACTIVE TSSOP PW2460RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE251\nMSP430AFE251IPWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE251\nMSP430AFE252IPW ACTIVE TSSOP PW2460RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE252\nMSP430AFE252IPWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE252\nMSP430AFE253IPW ACTIVE TSSOP PW2460RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE253\nMSP430AFE253IPWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 430AFE253\n \n(1) The marketing status values are defined as follows:\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2ACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Sep-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nMSP430AFE221IPWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1\nMSP430AFE222IPWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1\nMSP430AFE223IPWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1\nMSP430AFE231IPWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1\nMSP430AFE232IPWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1\nMSP430AFE233IPWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1\nMSP430AFE251IPWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1\nMSP430AFE252IPWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Sep-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nMSP430AFE221IPWR TSSOP PW 242000 350.0 350.0 43.0\nMSP430AFE222IPWR TSSOP PW 242000 350.0 350.0 43.0\nMSP430AFE223IPWR TSSOP PW 242000 350.0 350.0 43.0\nMSP430AFE231IPWR TSSOP PW 242000 350.0 350.0 43.0\nMSP430AFE232IPWR TSSOP PW 242000 350.0 350.0 43.0\nMSP430AFE233IPWR TSSOP PW 242000 350.0 350.0 43.0\nMSP430AFE251IPWR TSSOP PW 242000 350.0 350.0 43.0\nMSP430AFE252IPWR TSSOP PW 242000 350.0 350.0 43.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Sep-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nMSP430AFE221IPW PW TSSOP 24 60 530 10.2 3600 3.5\nMSP430AFE222IPW PW TSSOP 24 60 530 10.2 3600 3.5\nMSP430AFE223IPW PW TSSOP 24 60 530 10.2 3600 3.5\nMSP430AFE231IPW PW TSSOP 24 60 530 10.2 3600 3.5\nMSP430AFE232IPW PW TSSOP 24 60 530 10.2 3600 3.5\nMSP430AFE233IPW PW TSSOP 24 60 530 10.2 3600 3.5\nMSP430AFE251IPW PW TSSOP 24 60 530 10.2 3600 3.5\nMSP430AFE252IPW PW TSSOP 24 60 530 10.2 3600 3.5\nMSP430AFE253IPW PW TSSOP 24 60 530 10.2 3600 3.5\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n22X 0.65\n2X\n7.15\n24X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 37.97.7\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/20171\n12\n1324\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n12 1324\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n12 1324\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: MSP430AFE253IPW

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.8V to 3.6V
- **Current Ratings**: 
  - Active Mode: 220 µA at 1 MHz, 2.2V
  - Standby Mode: 0.5 µA
  - Off Mode (RAM Retention): 0.1 µA
- **Power Consumption**: 
  - Ultra-low power consumption with five power-saving modes.
- **Operating Temperature Range**: 
  - -40°C to 85°C
- **Package Type**: 
  - TSSOP (24 pins)
- **Special Features**: 
  - Integrated three 24-bit Sigma-Delta ADCs
  - 16-bit RISC architecture with up to 12 MHz system clock
  - Serial communication interface (USART), timer, and hardware multiplier
  - Brownout detector and supply voltage supervisor
  - On-chip emulation module
- **Moisture Sensitive Level (MSL)**: 
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The **MSP430AFE253IPW** is a mixed-signal microcontroller from Texas Instruments, part of the MSP430 family. It features a 16-bit RISC CPU optimized for low power consumption, making it suitable for battery-operated devices. The device integrates multiple peripherals, including three Sigma-Delta ADCs, a timer, and a USART for serial communication, which enhances its versatility in various applications.

#### Typical Applications:
- **Single-Phase Electricity Meters**: The integrated ADCs allow for precise measurement of electrical parameters.
- **Digital Power Monitoring**: Suitable for applications requiring real-time monitoring of power consumption.
- **Sensor Applications**: The microcontroller can interface with various sensors, making it ideal for environmental monitoring and data acquisition systems.

This microcontroller is particularly well-suited for applications where low power consumption and high efficiency are critical, such as in portable measurement devices and smart metering solutions.