

================================================================
== Synthesis Summary Report of 'basic_output'
================================================================
+ General Information: 
    * Date:           Thu Feb 15 21:05:16 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        FPGA_picoZed
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z030-sbg485-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    |     Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |    |     |
    |     & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF| LUT| URAM|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    |+ basic_output  |     -|  7.30|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|   -|    -|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| o    | ap_none | out       | 8        |
+------+---------+-----------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| o        | out       | unsigned char* |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| o        | o            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+-------------------------------------------------------+
| Type      | Options                  | Location                                              |
+-----------+--------------------------+-------------------------------------------------------+
| interface | ap_none port=o           | FPGA_picoZed/basic_output.c:2 in basic_output, o      |
| interface | ap_ctrl_none port=return | FPGA_picoZed/basic_output.c:3 in basic_output, return |
+-----------+--------------------------+-------------------------------------------------------+


