// Seed: 2957629352
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_10;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd15
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output supply1 id_9;
  and primCall (id_2, id_1, id_11, id_3, id_5, id_10, id_8, id_6, id_7, id_12);
  inout wire id_8;
  inout wand id_7;
  inout wire id_6;
  inout wor id_5;
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  integer [1 'h0 : 1] id_11;
  ;
  assign id_9 = 1;
  wire id_12 = id_2;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_10,
      id_7,
      id_7,
      id_12,
      id_8,
      id_8,
      id_2
  );
  logic [-1 'b0 : id_4] id_13;
  ;
  assign id_7 = id_8 * id_1;
  logic [1 : 1] id_14;
  logic id_15;
  assign id_5 = id_8 == -1;
endmodule
