module oneshot(btin,clk,reset,bt);
input btin,clk,reset;
output reg bt;
reg[2:0] cs,ns;
wire _bt;
always@(posedge clk)
cs<=ns;

assign _bt=(cs==3'd4)?1'b1:1'b0;
always@(negedge clk)
bt<=_bt;

always@(btin or reset or cs)
if(reset==1'b0)
ns<=3'd0;
else 
 	
case(cs)
3'd0:ns<=(btin)?3'd1:3'd0;
3'd1:ns<=(btin)?3'd2:3'd0;
3'd2:ns<=(btin)?3'd3:3'd0;
3'd3:ns<=(btin)?3'd4:3'd0;
3'd4:ns<=3'd5;
3'd5:ns<=(btin)?3'd5:3'd0;
endcase

endmodule