
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036344                       # Number of seconds simulated
sim_ticks                                 36343922313                       # Number of ticks simulated
final_tick                               565908302250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 254400                       # Simulator instruction rate (inst/s)
host_op_rate                                   321279                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2094754                       # Simulator tick rate (ticks/s)
host_mem_usage                               16934364                       # Number of bytes of host memory used
host_seconds                                 17349.97                       # Real time elapsed on the host
sim_insts                                  4413830537                       # Number of instructions simulated
sim_ops                                    5574177998                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1599488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1948416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       409344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       843008                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4806784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1848832                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1848832                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12496                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15222                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6586                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37553                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14444                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14444                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44009779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53610504                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11263066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     23195295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132258262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38741                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49307                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             179617                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50870459                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50870459                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50870459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44009779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53610504                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11263066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     23195295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183128721                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87155690                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31013337                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25439654                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018837                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13089201                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12086146                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157023                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87123                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32042183                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170410034                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31013337                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15243169                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36606720                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10824014                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7347219                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15672772                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805462                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84768832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.470182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.329119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48162112     56.82%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3659224      4.32%     61.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195989      3.77%     64.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441042      4.06%     68.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2993023      3.53%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573223      1.86%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027121      1.21%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717620      3.21%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17999478     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84768832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355838                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.955237                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33703739                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6930348                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34822839                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545633                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8766264                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080127                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6570                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202083048                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51003                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8766264                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35377564                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3297791                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       925923                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33660264                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2741018                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195220823                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12040                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1712332                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750812                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           59                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271227191                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910295023                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910295023                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102967927                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34008                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17964                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7281498                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19231963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028003                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241086                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3354291                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184030944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33969                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147807917                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284955                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61114421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186874905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1925                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84768832                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743659                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906303                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30516497     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17820846     21.02%     57.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12060504     14.23%     71.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7653019      9.03%     80.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7504564      8.85%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4434426      5.23%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3387651      4.00%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       739886      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       651439      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84768832                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083423     69.97%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        206476     13.34%     83.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258386     16.69%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121607311     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018118      1.37%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15745016     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8421450      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147807917                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695907                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548327                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010475                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382217944                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245180371                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143664163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149356244                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261878                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7019834                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          463                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1054                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286330                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          566                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8766264                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2539717                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159809                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184064913                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       308295                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19231963                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028003                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17947                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115023                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6698                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1054                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235036                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364441                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145231017                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14793891                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576896                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22977886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588322                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8183995                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666340                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143810204                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143664163                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93726108                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261798335                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648362                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358009                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61646546                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044130                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76002568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610760                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30682048     40.37%     40.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453450     26.91%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8384776     11.03%     78.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290994      5.65%     83.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3687367      4.85%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1807551      2.38%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2011039      2.65%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010265      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3675078      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76002568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3675078                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256395956                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376911483                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2386858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871557                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871557                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147372                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147372                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655704642                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197100080                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189520019                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87155690                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30486090                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24774569                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2079758                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12924066                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11913354                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3219700                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88123                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30602132                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169033732                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30486090                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15133054                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37189671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11171387                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7254654                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14989370                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       895473                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84091588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.483711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46901917     55.77%     55.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3260823      3.88%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2646040      3.15%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6421983      7.64%     70.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1749494      2.08%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2240926      2.66%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1610863      1.92%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          903781      1.07%     78.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18355761     21.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84091588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.349789                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.939446                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32014998                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7069345                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35762697                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       241325                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9003214                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5209187                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     202109571                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84809                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9003214                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34361065                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1452824                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2158514                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33602578                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3513385                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194961289                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30154                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1457715                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1092119                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          900                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272903834                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    910165257                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    910165257                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167383687                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105520143                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40277                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22801                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9630026                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18186872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9256459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       144898                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3075285                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184399039                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146481222                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       287504                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63674852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194589305                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6387                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84091588                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.741925                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884327                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29777655     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17909122     21.30%     56.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11769047     14.00%     70.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8677389     10.32%     81.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7453516      8.86%     89.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3876996      4.61%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3298928      3.92%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       622253      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       706682      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84091588                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         858283     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        173601     14.41%     85.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172999     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122048193     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2084689      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16213      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14547608      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7784519      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146481222                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.680685                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1204893                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008226                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378546429                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248113350                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142757115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147686115                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       547541                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7170864                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2804                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          644                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2367032                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9003214                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         633961                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80391                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184437856                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       401993                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18186872                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9256459                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22601                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72055                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          644                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1244429                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1167360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2411789                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144158917                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13646611                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2322305                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21229252                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20335556                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7582641                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.654039                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142852216                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142757115                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93032026                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262673814                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.637955                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354173                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98059463                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120426433                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64012284                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2083979                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75088373                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.603796                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.133167                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29744007     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20558686     27.38%     66.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8366213     11.14%     78.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4702034      6.26%     84.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3843482      5.12%     89.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1563502      2.08%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1857569      2.47%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       930673      1.24%     95.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3522207      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75088373                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98059463                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120426433                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17905435                       # Number of memory references committed
system.switch_cpus1.commit.loads             11016008                       # Number of loads committed
system.switch_cpus1.commit.membars              16214                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17302998                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108508536                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2451681                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3522207                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256004883                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          377886458                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3064102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98059463                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120426433                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98059463                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.888804                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.888804                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.125107                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.125107                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       648537525                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197300251                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186480255                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32428                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87155690                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32088853                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26159324                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2143228                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13601951                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12548986                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3463272                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95210                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32107257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             176246074                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32088853                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16012258                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39159479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11384552                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5241489                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15851257                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1039632                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85723148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46563669     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2590616      3.02%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4845938      5.65%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4824974      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2994666      3.49%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2386668      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1490696      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1397269      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18628652     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85723148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368179                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.022198                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33479359                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5182097                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37616420                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       230600                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9214665                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5430561                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     211461208                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1362                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9214665                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35912565                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1015605                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       836585                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35366956                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3376766                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203883850                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1404168                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1033983                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286288359                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951152380                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951152380                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177124576                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109163740                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36359                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17440                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9395267                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18860615                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9627408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120682                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3743556                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         192242229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34880                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153153737                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       299733                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64981602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    198780607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85723148                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786609                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895067                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29142397     34.00%     34.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18593070     21.69%     55.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12576351     14.67%     70.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8077350      9.42%     79.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8479641      9.89%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4119581      4.81%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3238918      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       740782      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       755058      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85723148                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         956211     72.70%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        180956     13.76%     86.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       178200     13.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128119659     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2057586      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17440      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14825066      9.68%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8133986      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153153737                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757243                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1315367                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008589                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    393645721                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    257259066                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    149654370                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154469104                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       479194                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7313832                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1992                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2312611                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9214665                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         518044                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91547                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    192277112                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       387211                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18860615                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9627408                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17440                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71760                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1341840                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1189283                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2531123                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    151133931                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14143966                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2019805                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22093652                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21430040                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7949686                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734068                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             149701690                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            149654370                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95389127                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        273747983                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717092                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348456                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103156980                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127016384                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65261160                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34880                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2169150                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76508483                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660161                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149261                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28835237     37.69%     37.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21514346     28.12%     65.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8931623     11.67%     77.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4458219      5.83%     83.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4458517      5.83%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1812798      2.37%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1823246      2.38%     93.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       969375      1.27%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3705122      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76508483                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103156980                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127016384                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18861577                       # Number of memory references committed
system.switch_cpus2.commit.loads             11546780                       # Number of loads committed
system.switch_cpus2.commit.membars              17440                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18333483                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114431947                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2619682                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3705122                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           265080905                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          393775671                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1432542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103156980                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127016384                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103156980                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844884                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844884                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183594                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183594                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       678919387                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207908759                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      194243581                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34880                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                87155690                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31490030                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25629350                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2103884                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13424947                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12414967                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3241222                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93025                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34816493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             172011012                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31490030                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15656189                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36146113                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10797284                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5575065                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17019098                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       845910                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85194958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.486777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.298197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49048845     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1952159      2.29%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2546618      2.99%     62.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3827762      4.49%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3718534      4.36%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2826047      3.32%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1677992      1.97%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2516116      2.95%     79.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17080885     20.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85194958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361308                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.973606                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35964677                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5457429                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34843225                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       272612                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8657014                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5332338                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     205794546                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8657014                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37872781                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1030690                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1654777                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33163231                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2816459                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     199790916                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          806                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1217942                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       884034                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           52                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    278391190                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    930482118                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    930482118                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173096120                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105295070                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42343                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23894                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7963474                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18517617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9817390                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       191221                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3350345                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         185681527                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40233                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        149580101                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       280338                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60374730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    183602108                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6441                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85194958                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755739                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896538                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29611595     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18726050     21.98%     56.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12129260     14.24%     70.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8228219      9.66%     80.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7695747      9.03%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4114118      4.83%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3027266      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       907924      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       754779      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85194958                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         736361     69.30%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            11      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151350     14.24%     83.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       174819     16.45%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    124469475     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2113788      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16897      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14771740      9.88%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8208201      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     149580101                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.716240                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1062541                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007103                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    385698039                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    246097342                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145382145                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     150642642                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       506848                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7095452                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2343                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          893                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2496345                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          587                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8657014                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         604555                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99128                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    185721765                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1271277                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18517617                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9817390                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23337                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          893                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1289270                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1185023                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2474293                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146719691                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13904591                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2860410                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21933099                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20552169                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8028508                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.683421                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145420981                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145382145                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93416994                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        262320851                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.668074                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356117                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101372923                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124591555                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61130506                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33792                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2138607                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76537944                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627840                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151152                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29522454     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21993064     28.73%     67.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8091585     10.57%     77.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4635214      6.06%     83.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3873453      5.06%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1930927      2.52%     91.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1878834      2.45%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       811076      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3801337      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76537944                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101372923                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124591555                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18743210                       # Number of memory references committed
system.switch_cpus3.commit.loads             11422165                       # Number of loads committed
system.switch_cpus3.commit.membars              16896                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17869428                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112302267                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2542175                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3801337                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           258458668                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          380105604                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1960732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101372923                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124591555                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101372923                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.859753                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.859753                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.163125                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.163125                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       660249325                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      200807850                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190064338                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33792                       # number of misc regfile writes
system.l20.replacements                         12507                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787716                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28891                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.265100                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          356.776147                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.222671                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6031.058764                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176541                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9985.765877                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021776                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000624                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.368107                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.609483                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83109                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83109                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21206                       # number of Writeback hits
system.l20.Writeback_hits::total                21206                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83109                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83109                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83109                       # number of overall hits
system.l20.overall_hits::total                  83109                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12496                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12507                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12496                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12507                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12496                       # number of overall misses
system.l20.overall_misses::total                12507                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2120822840                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2122057603                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2120822840                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2122057603                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2120822840                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2122057603                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95605                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95616                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21206                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21206                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95605                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95616                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95605                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95616                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130704                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130804                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130704                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130804                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130704                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130804                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169720.137644                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169669.593268                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169720.137644                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169669.593268                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169720.137644                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169669.593268                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4069                       # number of writebacks
system.l20.writebacks::total                     4069                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12496                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12507                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12496                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12507                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12496                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12507                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1978457952                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1979568085                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1978457952                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1979568085                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1978457952                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1979568085                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130704                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130804                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130704                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130804                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130704                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130804                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158327.300896                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158276.811785                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158327.300896                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158276.811785                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158327.300896                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158276.811785                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15235                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          817312                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31619                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.848762                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          862.220257                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.308976                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4130.248544                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.258755                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11380.963469                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.052626                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000629                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.252090                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000016                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.694639                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        56080                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56080                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21077                       # number of Writeback hits
system.l21.Writeback_hits::total                21077                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        56080                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56080                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        56080                       # number of overall hits
system.l21.overall_hits::total                  56080                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15222                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15235                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15222                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15235                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15222                       # number of overall misses
system.l21.overall_misses::total                15235                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2122769                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2529159979                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2531282748                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2122769                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2529159979                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2531282748                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2122769                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2529159979                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2531282748                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71302                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71315                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21077                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21077                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71302                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71315                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71302                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71315                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.213486                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.213630                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.213486                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213630                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.213486                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213630                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 163289.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 166151.621272                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 166149.179390                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 163289.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 166151.621272                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 166149.179390                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 163289.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 166151.621272                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 166149.179390                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3149                       # number of writebacks
system.l21.writebacks::total                     3149                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15222                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15235                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15222                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15235                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15222                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15235                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1968729                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2352223742                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2354192471                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1968729                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2352223742                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2354192471                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1968729                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2352223742                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2354192471                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.213486                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.213630                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.213486                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213630                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.213486                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213630                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 151440.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154527.903166                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 154525.268855                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 151440.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 154527.903166                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 154525.268855                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 151440.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 154527.903166                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 154525.268855                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3212                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          429923                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19596                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.939324                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1054.867103                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.997743                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1606.867207                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.758202                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13707.509745                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.064384                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000854                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.098075                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000046                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.836640                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36979                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36979                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11037                       # number of Writeback hits
system.l22.Writeback_hits::total                11037                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36979                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36979                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36979                       # number of overall hits
system.l22.overall_hits::total                  36979                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3198                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3212                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3198                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3212                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3198                       # number of overall misses
system.l22.overall_misses::total                 3212                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    527089881                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      529037417                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    527089881                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       529037417                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    527089881                       # number of overall miss cycles
system.l22.overall_miss_latency::total      529037417                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40177                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40191                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11037                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11037                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40177                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40191                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40177                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40191                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.079598                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.079918                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.079598                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.079918                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.079598                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.079918                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 164818.599437                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164706.543275                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 164818.599437                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164706.543275                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 164818.599437                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164706.543275                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2601                       # number of writebacks
system.l22.writebacks::total                     2601                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3198                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3212                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3198                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3212                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3198                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3212                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    490630167                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    492419083                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    490630167                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    492419083                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    490630167                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    492419083                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.079598                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.079918                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.079598                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.079918                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.079598                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.079918                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153417.813321                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153306.065691                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153417.813321                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153306.065691                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153417.813321                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153306.065691                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6599                       # number of replacements
system.l23.tagsinuse                     16383.988690                       # Cycle average of tags in use
system.l23.total_refs                          650151                       # Total number of references to valid blocks.
system.l23.sampled_refs                         22983                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.288344                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2164.527987                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970417                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3283.606102                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         10922.884185                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.132112                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.200415                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.666680                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        46300                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  46300                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26793                       # number of Writeback hits
system.l23.Writeback_hits::total                26793                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        46300                       # number of demand (read+write) hits
system.l23.demand_hits::total                   46300                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        46300                       # number of overall hits
system.l23.overall_hits::total                  46300                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6584                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6597                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6586                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6599                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6586                       # number of overall misses
system.l23.overall_misses::total                 6599                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3542180                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    965080142                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      968622322                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       292940                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       292940                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3542180                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    965373082                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       968915262                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3542180                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    965373082                       # number of overall miss cycles
system.l23.overall_miss_latency::total      968915262                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52884                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52897                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26793                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26793                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52886                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52899                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52886                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52899                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.124499                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.124714                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.124532                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.124747                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.124532                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.124747                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 146579.608445                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 146827.697741                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       146470                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       146470                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146579.575159                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 146827.589332                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146579.575159                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 146827.589332                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4625                       # number of writebacks
system.l23.writebacks::total                     4625                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6584                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6597                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6586                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6599                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6586                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6599                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    889971456                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    893365688                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       269549                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       269549                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    890241005                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    893635237                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    890241005                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    893635237                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.124499                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.124714                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.124532                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.124747                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.124532                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.124747                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135171.849332                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135419.992118                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 134774.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 134774.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135171.728667                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135419.796484                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135171.728667                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135419.796484                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996791                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015680422                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843340.148820                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996791                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15672761                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15672761                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15672761                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15672761                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15672761                       # number of overall hits
system.cpu0.icache.overall_hits::total       15672761                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15672772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15672772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15672772                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15672772                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15672772                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15672772                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95605                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191897727                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95861                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.833144                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489315                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510685                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11633363                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11633363                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17110                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17110                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19342773                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19342773                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19342773                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19342773                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354294                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354294                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354409                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354409                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354409                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354409                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14609687971                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14609687971                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10334059                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10334059                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14620022030                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14620022030                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14620022030                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14620022030                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11987657                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11987657                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19697182                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19697182                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19697182                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19697182                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029555                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029555                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017993                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017993                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017993                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017993                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41236.058107                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41236.058107                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 89861.382609                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89861.382609                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41251.836240                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41251.836240                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41251.836240                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41251.836240                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21206                       # number of writebacks
system.cpu0.dcache.writebacks::total            21206                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258689                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258689                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258804                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258804                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258804                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258804                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95605                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95605                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95605                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95605                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95605                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2858482567                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2858482567                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2858482567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2858482567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2858482567                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2858482567                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007975                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007975                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004854                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004854                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004854                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004854                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29898.881512                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29898.881512                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29898.881512                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29898.881512                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29898.881512                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29898.881512                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996671                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020070107                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056592.957661                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996671                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14989352                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14989352                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14989352                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14989352                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14989352                       # number of overall hits
system.cpu1.icache.overall_hits::total       14989352                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688600                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688600                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688600                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688600                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688600                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688600                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14989370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14989370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14989370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14989370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14989370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14989370                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 149366.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 149366.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 149366.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 149366.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 149366.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 149366.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2146109                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2146109                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2146109                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2146109                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2146109                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2146109                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165085.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165085.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71302                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180993943                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71558                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2529.332052                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.696630                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.303370                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901159                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098841                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10364940                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10364940                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6857000                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6857000                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22229                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22229                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16214                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17221940                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17221940                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17221940                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17221940                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       155301                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       155301                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       155301                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        155301                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       155301                       # number of overall misses
system.cpu1.dcache.overall_misses::total       155301                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9229584197                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9229584197                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9229584197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9229584197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9229584197                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9229584197                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10520241                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10520241                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6857000                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6857000                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16214                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16214                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17377241                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17377241                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17377241                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17377241                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014762                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014762                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008937                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008937                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008937                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008937                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 59430.294699                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59430.294699                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 59430.294699                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59430.294699                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 59430.294699                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59430.294699                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21077                       # number of writebacks
system.cpu1.dcache.writebacks::total            21077                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83999                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83999                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83999                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83999                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71302                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71302                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71302                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71302                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71302                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71302                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2970903484                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2970903484                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2970903484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2970903484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2970903484                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2970903484                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41666.481782                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41666.481782                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 41666.481782                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41666.481782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41666.481782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41666.481782                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997738                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018811114                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200455.969762                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997738                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15851240                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15851240                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15851240                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15851240                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15851240                       # number of overall hits
system.cpu2.icache.overall_hits::total       15851240                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15851257                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15851257                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15851257                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15851257                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15851257                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15851257                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40177                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170208096                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40433                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4209.633121                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.879360                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.120640                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905779                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094221                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10792961                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10792961                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7280491                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7280491                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17440                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17440                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17440                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17440                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18073452                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18073452                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18073452                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18073452                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103829                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103829                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103829                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103829                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103829                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103829                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4576838759                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4576838759                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4576838759                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4576838759                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4576838759                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4576838759                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10896790                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10896790                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7280491                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7280491                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17440                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17440                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18177281                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18177281                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18177281                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18177281                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009528                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009528                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005712                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005712                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005712                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005712                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 44080.543576                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44080.543576                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 44080.543576                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44080.543576                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 44080.543576                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44080.543576                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11037                       # number of writebacks
system.cpu2.dcache.writebacks::total            11037                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63652                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63652                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63652                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63652                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63652                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63652                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40177                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40177                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40177                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40177                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40177                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40177                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    774183640                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    774183640                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    774183640                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    774183640                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    774183640                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    774183640                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19269.324240                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19269.324240                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19269.324240                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19269.324240                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19269.324240                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19269.324240                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996849                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020242502                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056940.528226                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996849                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17019081                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17019081                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17019081                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17019081                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17019081                       # number of overall hits
system.cpu3.icache.overall_hits::total       17019081                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4985179                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4985179                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17019098                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17019098                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17019098                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17019098                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17019098                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17019098                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52886                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174366854                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53142                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3281.149637                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.232537                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.767463                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911065                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088935                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10581140                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10581140                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7281807                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7281807                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17850                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17850                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16896                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16896                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17862947                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17862947                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17862947                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17862947                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133180                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133180                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4426                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4426                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137606                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137606                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137606                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137606                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5842521241                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5842521241                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    587242571                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    587242571                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6429763812                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6429763812                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6429763812                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6429763812                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10714320                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10714320                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7286233                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7286233                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16896                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16896                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18000553                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18000553                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18000553                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18000553                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012430                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000607                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000607                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007645                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007645                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007645                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007645                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43869.359070                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43869.359070                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 132680.201310                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 132680.201310                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 46725.897214                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46725.897214                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 46725.897214                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46725.897214                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2680292                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             25                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 107211.680000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26793                       # number of writebacks
system.cpu3.dcache.writebacks::total            26793                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80296                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80296                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4424                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4424                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84720                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84720                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84720                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84720                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52884                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52884                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52886                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52886                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52886                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52886                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1351535874                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1351535874                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       294940                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       294940                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1351830814                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1351830814                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1351830814                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1351830814                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25556.612094                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25556.612094                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       147470                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       147470                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25561.222516                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25561.222516                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25561.222516                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25561.222516                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
