$date
	Thu Nov  8 05:49:50 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa_32tb $end
$var wire 1 ! c $end
$var wire 33 " d [32:0] $end
$var wire 33 # p [32:0] $end
$var wire 33 $ s [32:0] $end
$var reg 32 % abit [31:0] $end
$var reg 32 & bbit [31:0] $end
$scope module obj $end
$var wire 32 ' a [31:0] $end
$var wire 32 ( b [31:0] $end
$var reg 1 ) cout $end
$var reg 33 * dif [32:0] $end
$var reg 33 + pdt [32:0] $end
$var reg 33 , sum [32:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
b100000000000000000000000000000000 *
0)
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b100000000000000000000000000000000 "
0!
$end
#20
b10 +
b10 #
b100000000000000000000000000000001 *
b100000000000000000000000000000001 "
b11 ,
b11 $
b1 &
b1 (
b10 %
b10 '
#40
b110000 +
b110000 #
b100000000000000000000000000010110 *
b100000000000000000000000000010110 "
b11010 ,
b11010 $
b10 &
b10 (
b11000 %
b11000 '
#60
b100000 +
b100000 #
b100000000000000000000000000001110 *
b100000000000000000000000000001110 "
b10010 ,
b10010 $
b10000 %
b10000 '
#80
b110111 +
b110111 #
b100000000000000000000000000000110 *
b100000000000000000000000000000110 "
b10000 ,
b10000 $
b101 &
b101 (
b1011 %
b1011 '
#120
