
lineFollower.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084c0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  080086c0  080086c0  000186c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ac4  08008ac4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008ac4  08008ac4  00018ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008acc  08008acc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008acc  08008acc  00018acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ad0  08008ad0  00018ad0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008ad4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  200001dc  08008cb0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000464  08008cb0  00020464  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000149a6  00000000  00000000  0002020a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e55  00000000  00000000  00034bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001060  00000000  00000000  00037a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f18  00000000  00000000  00038a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029904  00000000  00000000  00039980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014515  00000000  00000000  00063284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001022a9  00000000  00000000  00077799  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00179a42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050f0  00000000  00000000  00179a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001dc 	.word	0x200001dc
 800021c:	00000000 	.word	0x00000000
 8000220:	080086a8 	.word	0x080086a8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e0 	.word	0x200001e0
 800023c:	080086a8 	.word	0x080086a8

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005ee:	463b      	mov	r3, r7
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005fa:	4b28      	ldr	r3, [pc, #160]	; (800069c <MX_ADC1_Init+0xb4>)
 80005fc:	4a28      	ldr	r2, [pc, #160]	; (80006a0 <MX_ADC1_Init+0xb8>)
 80005fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000600:	4b26      	ldr	r3, [pc, #152]	; (800069c <MX_ADC1_Init+0xb4>)
 8000602:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000606:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000608:	4b24      	ldr	r3, [pc, #144]	; (800069c <MX_ADC1_Init+0xb4>)
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800060e:	4b23      	ldr	r3, [pc, #140]	; (800069c <MX_ADC1_Init+0xb4>)
 8000610:	2201      	movs	r2, #1
 8000612:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000614:	4b21      	ldr	r3, [pc, #132]	; (800069c <MX_ADC1_Init+0xb4>)
 8000616:	2201      	movs	r2, #1
 8000618:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800061a:	4b20      	ldr	r3, [pc, #128]	; (800069c <MX_ADC1_Init+0xb4>)
 800061c:	2200      	movs	r2, #0
 800061e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000622:	4b1e      	ldr	r3, [pc, #120]	; (800069c <MX_ADC1_Init+0xb4>)
 8000624:	2200      	movs	r2, #0
 8000626:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000628:	4b1c      	ldr	r3, [pc, #112]	; (800069c <MX_ADC1_Init+0xb4>)
 800062a:	4a1e      	ldr	r2, [pc, #120]	; (80006a4 <MX_ADC1_Init+0xbc>)
 800062c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800062e:	4b1b      	ldr	r3, [pc, #108]	; (800069c <MX_ADC1_Init+0xb4>)
 8000630:	2200      	movs	r2, #0
 8000632:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000634:	4b19      	ldr	r3, [pc, #100]	; (800069c <MX_ADC1_Init+0xb4>)
 8000636:	2202      	movs	r2, #2
 8000638:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800063a:	4b18      	ldr	r3, [pc, #96]	; (800069c <MX_ADC1_Init+0xb4>)
 800063c:	2201      	movs	r2, #1
 800063e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000642:	4b16      	ldr	r3, [pc, #88]	; (800069c <MX_ADC1_Init+0xb4>)
 8000644:	2201      	movs	r2, #1
 8000646:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000648:	4814      	ldr	r0, [pc, #80]	; (800069c <MX_ADC1_Init+0xb4>)
 800064a:	f000 fde7 	bl	800121c <HAL_ADC_Init>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000654:	f000 fa46 	bl	8000ae4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000658:	2304      	movs	r3, #4
 800065a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800065c:	2301      	movs	r3, #1
 800065e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000660:	2307      	movs	r3, #7
 8000662:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000664:	463b      	mov	r3, r7
 8000666:	4619      	mov	r1, r3
 8000668:	480c      	ldr	r0, [pc, #48]	; (800069c <MX_ADC1_Init+0xb4>)
 800066a:	f001 f87f 	bl	800176c <HAL_ADC_ConfigChannel>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000674:	f000 fa36 	bl	8000ae4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000678:	230a      	movs	r3, #10
 800067a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800067c:	2302      	movs	r3, #2
 800067e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000680:	463b      	mov	r3, r7
 8000682:	4619      	mov	r1, r3
 8000684:	4805      	ldr	r0, [pc, #20]	; (800069c <MX_ADC1_Init+0xb4>)
 8000686:	f001 f871 	bl	800176c <HAL_ADC_ConfigChannel>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000690:	f000 fa28 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000694:	bf00      	nop
 8000696:	3710      	adds	r7, #16
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	20000204 	.word	0x20000204
 80006a0:	40012000 	.word	0x40012000
 80006a4:	0f000001 	.word	0x0f000001

080006a8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b08a      	sub	sp, #40	; 0x28
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b0:	f107 0314 	add.w	r3, r7, #20
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a3d      	ldr	r2, [pc, #244]	; (80007bc <HAL_ADC_MspInit+0x114>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d173      	bne.n	80007b2 <HAL_ADC_MspInit+0x10a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006ca:	4b3d      	ldr	r3, [pc, #244]	; (80007c0 <HAL_ADC_MspInit+0x118>)
 80006cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006ce:	4a3c      	ldr	r2, [pc, #240]	; (80007c0 <HAL_ADC_MspInit+0x118>)
 80006d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006d4:	6453      	str	r3, [r2, #68]	; 0x44
 80006d6:	4b3a      	ldr	r3, [pc, #232]	; (80007c0 <HAL_ADC_MspInit+0x118>)
 80006d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006de:	613b      	str	r3, [r7, #16]
 80006e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e2:	4b37      	ldr	r3, [pc, #220]	; (80007c0 <HAL_ADC_MspInit+0x118>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e6:	4a36      	ldr	r2, [pc, #216]	; (80007c0 <HAL_ADC_MspInit+0x118>)
 80006e8:	f043 0304 	orr.w	r3, r3, #4
 80006ec:	6313      	str	r3, [r2, #48]	; 0x30
 80006ee:	4b34      	ldr	r3, [pc, #208]	; (80007c0 <HAL_ADC_MspInit+0x118>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	f003 0304 	and.w	r3, r3, #4
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	4b31      	ldr	r3, [pc, #196]	; (80007c0 <HAL_ADC_MspInit+0x118>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	4a30      	ldr	r2, [pc, #192]	; (80007c0 <HAL_ADC_MspInit+0x118>)
 8000700:	f043 0301 	orr.w	r3, r3, #1
 8000704:	6313      	str	r3, [r2, #48]	; 0x30
 8000706:	4b2e      	ldr	r3, [pc, #184]	; (80007c0 <HAL_ADC_MspInit+0x118>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	60bb      	str	r3, [r7, #8]
 8000710:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = SENSOR6_Pin;
 8000712:	2301      	movs	r3, #1
 8000714:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000716:	2303      	movs	r3, #3
 8000718:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	2300      	movs	r3, #0
 800071c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SENSOR6_GPIO_Port, &GPIO_InitStruct);
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	4619      	mov	r1, r3
 8000724:	4827      	ldr	r0, [pc, #156]	; (80007c4 <HAL_ADC_MspInit+0x11c>)
 8000726:	f002 f80d 	bl	8002744 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSOR3_Pin;
 800072a:	2310      	movs	r3, #16
 800072c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800072e:	2303      	movs	r3, #3
 8000730:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000732:	2300      	movs	r3, #0
 8000734:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SENSOR3_GPIO_Port, &GPIO_InitStruct);
 8000736:	f107 0314 	add.w	r3, r7, #20
 800073a:	4619      	mov	r1, r3
 800073c:	4822      	ldr	r0, [pc, #136]	; (80007c8 <HAL_ADC_MspInit+0x120>)
 800073e:	f002 f801 	bl	8002744 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000742:	4b22      	ldr	r3, [pc, #136]	; (80007cc <HAL_ADC_MspInit+0x124>)
 8000744:	4a22      	ldr	r2, [pc, #136]	; (80007d0 <HAL_ADC_MspInit+0x128>)
 8000746:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000748:	4b20      	ldr	r3, [pc, #128]	; (80007cc <HAL_ADC_MspInit+0x124>)
 800074a:	2200      	movs	r2, #0
 800074c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800074e:	4b1f      	ldr	r3, [pc, #124]	; (80007cc <HAL_ADC_MspInit+0x124>)
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000754:	4b1d      	ldr	r3, [pc, #116]	; (80007cc <HAL_ADC_MspInit+0x124>)
 8000756:	2200      	movs	r2, #0
 8000758:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800075a:	4b1c      	ldr	r3, [pc, #112]	; (80007cc <HAL_ADC_MspInit+0x124>)
 800075c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000760:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000762:	4b1a      	ldr	r3, [pc, #104]	; (80007cc <HAL_ADC_MspInit+0x124>)
 8000764:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000768:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800076a:	4b18      	ldr	r3, [pc, #96]	; (80007cc <HAL_ADC_MspInit+0x124>)
 800076c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000770:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000772:	4b16      	ldr	r3, [pc, #88]	; (80007cc <HAL_ADC_MspInit+0x124>)
 8000774:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000778:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800077a:	4b14      	ldr	r3, [pc, #80]	; (80007cc <HAL_ADC_MspInit+0x124>)
 800077c:	2200      	movs	r2, #0
 800077e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000780:	4b12      	ldr	r3, [pc, #72]	; (80007cc <HAL_ADC_MspInit+0x124>)
 8000782:	2200      	movs	r2, #0
 8000784:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000786:	4811      	ldr	r0, [pc, #68]	; (80007cc <HAL_ADC_MspInit+0x124>)
 8000788:	f001 fbd2 	bl	8001f30 <HAL_DMA_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 8000792:	f000 f9a7 	bl	8000ae4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	4a0c      	ldr	r2, [pc, #48]	; (80007cc <HAL_ADC_MspInit+0x124>)
 800079a:	639a      	str	r2, [r3, #56]	; 0x38
 800079c:	4a0b      	ldr	r2, [pc, #44]	; (80007cc <HAL_ADC_MspInit+0x124>)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2100      	movs	r1, #0
 80007a6:	2012      	movs	r0, #18
 80007a8:	f001 fb8b 	bl	8001ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80007ac:	2012      	movs	r0, #18
 80007ae:	f001 fba4 	bl	8001efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007b2:	bf00      	nop
 80007b4:	3728      	adds	r7, #40	; 0x28
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	40012000 	.word	0x40012000
 80007c0:	40023800 	.word	0x40023800
 80007c4:	40020800 	.word	0x40020800
 80007c8:	40020000 	.word	0x40020000
 80007cc:	2000024c 	.word	0x2000024c
 80007d0:	40026410 	.word	0x40026410

080007d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80007da:	4b0c      	ldr	r3, [pc, #48]	; (800080c <MX_DMA_Init+0x38>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	4a0b      	ldr	r2, [pc, #44]	; (800080c <MX_DMA_Init+0x38>)
 80007e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80007e4:	6313      	str	r3, [r2, #48]	; 0x30
 80007e6:	4b09      	ldr	r3, [pc, #36]	; (800080c <MX_DMA_Init+0x38>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80007ee:	607b      	str	r3, [r7, #4]
 80007f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2100      	movs	r1, #0
 80007f6:	2038      	movs	r0, #56	; 0x38
 80007f8:	f001 fb63 	bl	8001ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80007fc:	2038      	movs	r0, #56	; 0x38
 80007fe:	f001 fb7c 	bl	8001efa <HAL_NVIC_EnableIRQ>

}
 8000802:	bf00      	nop
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800

08000810 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08a      	sub	sp, #40	; 0x28
 8000814:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000816:	f107 0314 	add.w	r3, r7, #20
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
 8000824:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000826:	4b4b      	ldr	r3, [pc, #300]	; (8000954 <MX_GPIO_Init+0x144>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a4a      	ldr	r2, [pc, #296]	; (8000954 <MX_GPIO_Init+0x144>)
 800082c:	f043 0304 	orr.w	r3, r3, #4
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b48      	ldr	r3, [pc, #288]	; (8000954 <MX_GPIO_Init+0x144>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f003 0304 	and.w	r3, r3, #4
 800083a:	613b      	str	r3, [r7, #16]
 800083c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083e:	4b45      	ldr	r3, [pc, #276]	; (8000954 <MX_GPIO_Init+0x144>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a44      	ldr	r2, [pc, #272]	; (8000954 <MX_GPIO_Init+0x144>)
 8000844:	f043 0301 	orr.w	r3, r3, #1
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
 800084a:	4b42      	ldr	r3, [pc, #264]	; (8000954 <MX_GPIO_Init+0x144>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	60fb      	str	r3, [r7, #12]
 8000854:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000856:	4b3f      	ldr	r3, [pc, #252]	; (8000954 <MX_GPIO_Init+0x144>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a3e      	ldr	r2, [pc, #248]	; (8000954 <MX_GPIO_Init+0x144>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b3c      	ldr	r3, [pc, #240]	; (8000954 <MX_GPIO_Init+0x144>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800086e:	4b39      	ldr	r3, [pc, #228]	; (8000954 <MX_GPIO_Init+0x144>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	4a38      	ldr	r2, [pc, #224]	; (8000954 <MX_GPIO_Init+0x144>)
 8000874:	f043 0308 	orr.w	r3, r3, #8
 8000878:	6313      	str	r3, [r2, #48]	; 0x30
 800087a:	4b36      	ldr	r3, [pc, #216]	; (8000954 <MX_GPIO_Init+0x144>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	f003 0308 	and.w	r3, r3, #8
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000886:	4b33      	ldr	r3, [pc, #204]	; (8000954 <MX_GPIO_Init+0x144>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a32      	ldr	r2, [pc, #200]	; (8000954 <MX_GPIO_Init+0x144>)
 800088c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b30      	ldr	r3, [pc, #192]	; (8000954 <MX_GPIO_Init+0x144>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800089a:	603b      	str	r3, [r7, #0]
 800089c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TESTE_Pin|IN1_LEFT_Pin|IN2_RIGHT_Pin|LD3_Pin
 800089e:	2200      	movs	r2, #0
 80008a0:	f64f 0180 	movw	r1, #63616	; 0xf880
 80008a4:	482c      	ldr	r0, [pc, #176]	; (8000958 <MX_GPIO_Init+0x148>)
 80008a6:	f002 f8f9 	bl	8002a9c <HAL_GPIO_WritePin>
                          |IN1_RIGHT_Pin|LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008aa:	2200      	movs	r2, #0
 80008ac:	2140      	movs	r1, #64	; 0x40
 80008ae:	482b      	ldr	r0, [pc, #172]	; (800095c <MX_GPIO_Init+0x14c>)
 80008b0:	f002 f8f4 	bl	8002a9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN2_LEFT_GPIO_Port, IN2_LEFT_Pin, GPIO_PIN_RESET);
 80008b4:	2200      	movs	r2, #0
 80008b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008ba:	4829      	ldr	r0, [pc, #164]	; (8000960 <MX_GPIO_Init+0x150>)
 80008bc:	f002 f8ee 	bl	8002a9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80008c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008c6:	4b27      	ldr	r3, [pc, #156]	; (8000964 <MX_GPIO_Init+0x154>)
 80008c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80008ce:	f107 0314 	add.w	r3, r7, #20
 80008d2:	4619      	mov	r1, r3
 80008d4:	4824      	ldr	r0, [pc, #144]	; (8000968 <MX_GPIO_Init+0x158>)
 80008d6:	f001 ff35 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = TESTE_Pin|IN1_LEFT_Pin|IN2_RIGHT_Pin|LD3_Pin
 80008da:	f64f 0380 	movw	r3, #63616	; 0xf880
 80008de:	617b      	str	r3, [r7, #20]
                          |IN1_RIGHT_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e0:	2301      	movs	r3, #1
 80008e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e8:	2300      	movs	r3, #0
 80008ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ec:	f107 0314 	add.w	r3, r7, #20
 80008f0:	4619      	mov	r1, r3
 80008f2:	4819      	ldr	r0, [pc, #100]	; (8000958 <MX_GPIO_Init+0x148>)
 80008f4:	f001 ff26 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008f8:	2340      	movs	r3, #64	; 0x40
 80008fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fc:	2301      	movs	r3, #1
 80008fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000904:	2300      	movs	r3, #0
 8000906:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000908:	f107 0314 	add.w	r3, r7, #20
 800090c:	4619      	mov	r1, r3
 800090e:	4813      	ldr	r0, [pc, #76]	; (800095c <MX_GPIO_Init+0x14c>)
 8000910:	f001 ff18 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000914:	2380      	movs	r3, #128	; 0x80
 8000916:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000918:	2300      	movs	r3, #0
 800091a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000920:	f107 0314 	add.w	r3, r7, #20
 8000924:	4619      	mov	r1, r3
 8000926:	480d      	ldr	r0, [pc, #52]	; (800095c <MX_GPIO_Init+0x14c>)
 8000928:	f001 ff0c 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN2_LEFT_Pin;
 800092c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000932:	2301      	movs	r3, #1
 8000934:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000936:	2300      	movs	r3, #0
 8000938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093a:	2300      	movs	r3, #0
 800093c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IN2_LEFT_GPIO_Port, &GPIO_InitStruct);
 800093e:	f107 0314 	add.w	r3, r7, #20
 8000942:	4619      	mov	r1, r3
 8000944:	4806      	ldr	r0, [pc, #24]	; (8000960 <MX_GPIO_Init+0x150>)
 8000946:	f001 fefd 	bl	8002744 <HAL_GPIO_Init>

}
 800094a:	bf00      	nop
 800094c:	3728      	adds	r7, #40	; 0x28
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	40023800 	.word	0x40023800
 8000958:	40020400 	.word	0x40020400
 800095c:	40021800 	.word	0x40021800
 8000960:	40020000 	.word	0x40020000
 8000964:	10110000 	.word	0x10110000
 8000968:	40020800 	.word	0x40020800

0800096c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000970:	f000 fbf7 	bl	8001162 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000974:	f000 f826 	bl	80009c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000978:	f7ff ff4a 	bl	8000810 <MX_GPIO_Init>
  MX_DMA_Init();
 800097c:	f7ff ff2a 	bl	80007d4 <MX_DMA_Init>
  MX_ADC1_Init();
 8000980:	f7ff fe32 	bl	80005e8 <MX_ADC1_Init>
  MX_TIM6_Init();
 8000984:	f000 fa8e 	bl	8000ea4 <MX_TIM6_Init>
  MX_TIM3_Init();
 8000988:	f000 fa0a 	bl	8000da0 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 800098c:	f000 fb44 	bl	8001018 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);			// <---------------------------------------------------------------------
 8000990:	4808      	ldr	r0, [pc, #32]	; (80009b4 <main+0x48>)
 8000992:	f003 fa1b 	bl	8003dcc <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);	// <---------------------------------------------------------------------
 8000996:	2100      	movs	r1, #0
 8000998:	4807      	ldr	r0, [pc, #28]	; (80009b8 <main+0x4c>)
 800099a:	f003 faf1 	bl	8003f80 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);	// <---------------------------------------------------------------------
 800099e:	2104      	movs	r1, #4
 80009a0:	4805      	ldr	r0, [pc, #20]	; (80009b8 <main+0x4c>)
 80009a2:	f003 faed 	bl	8003f80 <HAL_TIM_PWM_Start>
  HAL_ADC_Start_DMA(&hadc1, lf_sens, 2);
 80009a6:	2202      	movs	r2, #2
 80009a8:	4904      	ldr	r1, [pc, #16]	; (80009bc <main+0x50>)
 80009aa:	4805      	ldr	r0, [pc, #20]	; (80009c0 <main+0x54>)
 80009ac:	f000 fdbc 	bl	8001528 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009b0:	e7fe      	b.n	80009b0 <main+0x44>
 80009b2:	bf00      	nop
 80009b4:	20000300 	.word	0x20000300
 80009b8:	200002b4 	.word	0x200002b4
 80009bc:	200002ac 	.word	0x200002ac
 80009c0:	20000204 	.word	0x20000204

080009c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b0b8      	sub	sp, #224	; 0xe0
 80009c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ca:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80009ce:	2234      	movs	r2, #52	; 0x34
 80009d0:	2100      	movs	r1, #0
 80009d2:	4618      	mov	r0, r3
 80009d4:	f005 fa20 	bl	8005e18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009d8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
 80009e0:	605a      	str	r2, [r3, #4]
 80009e2:	609a      	str	r2, [r3, #8]
 80009e4:	60da      	str	r2, [r3, #12]
 80009e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009e8:	f107 0308 	add.w	r3, r7, #8
 80009ec:	2290      	movs	r2, #144	; 0x90
 80009ee:	2100      	movs	r1, #0
 80009f0:	4618      	mov	r0, r3
 80009f2:	f005 fa11 	bl	8005e18 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f6:	4b39      	ldr	r3, [pc, #228]	; (8000adc <SystemClock_Config+0x118>)
 80009f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009fa:	4a38      	ldr	r2, [pc, #224]	; (8000adc <SystemClock_Config+0x118>)
 80009fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a00:	6413      	str	r3, [r2, #64]	; 0x40
 8000a02:	4b36      	ldr	r3, [pc, #216]	; (8000adc <SystemClock_Config+0x118>)
 8000a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a0e:	4b34      	ldr	r3, [pc, #208]	; (8000ae0 <SystemClock_Config+0x11c>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4a33      	ldr	r2, [pc, #204]	; (8000ae0 <SystemClock_Config+0x11c>)
 8000a14:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a18:	6013      	str	r3, [r2, #0]
 8000a1a:	4b31      	ldr	r3, [pc, #196]	; (8000ae0 <SystemClock_Config+0x11c>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a22:	603b      	str	r3, [r7, #0]
 8000a24:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a26:	2302      	movs	r3, #2
 8000a28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a32:	2310      	movs	r3, #16
 8000a34:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a44:	2308      	movs	r3, #8
 8000a46:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000a4a:	23d8      	movs	r3, #216	; 0xd8
 8000a4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a50:	2302      	movs	r3, #2
 8000a52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a56:	2302      	movs	r3, #2
 8000a58:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a5c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000a60:	4618      	mov	r0, r3
 8000a62:	f002 f885 	bl	8002b70 <HAL_RCC_OscConfig>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000a6c:	f000 f83a 	bl	8000ae4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000a70:	f002 f82e 	bl	8002ad0 <HAL_PWREx_EnableOverDrive>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000a7a:	f000 f833 	bl	8000ae4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a7e:	230f      	movs	r3, #15
 8000a80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a84:	2302      	movs	r3, #2
 8000a86:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a90:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a94:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000aa0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000aa4:	2107      	movs	r1, #7
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f002 fb10 	bl	80030cc <HAL_RCC_ClockConfig>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000ab2:	f000 f817 	bl	8000ae4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ab6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000aba:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000abc:	2300      	movs	r3, #0
 8000abe:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ac0:	f107 0308 	add.w	r3, r7, #8
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f002 fd01 	bl	80034cc <HAL_RCCEx_PeriphCLKConfig>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <SystemClock_Config+0x110>
  {
    Error_Handler();
 8000ad0:	f000 f808 	bl	8000ae4 <Error_Handler>
  }
}
 8000ad4:	bf00      	nop
 8000ad6:	37e0      	adds	r7, #224	; 0xe0
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40023800 	.word	0x40023800
 8000ae0:	40007000 	.word	0x40007000

08000ae4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae8:	b672      	cpsid	i
}
 8000aea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aec:	e7fe      	b.n	8000aec <Error_Handler+0x8>
	...

08000af0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000af6:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <HAL_MspInit+0x44>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afa:	4a0e      	ldr	r2, [pc, #56]	; (8000b34 <HAL_MspInit+0x44>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b00:	6413      	str	r3, [r2, #64]	; 0x40
 8000b02:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <HAL_MspInit+0x44>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b0e:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <HAL_MspInit+0x44>)
 8000b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b12:	4a08      	ldr	r2, [pc, #32]	; (8000b34 <HAL_MspInit+0x44>)
 8000b14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b18:	6453      	str	r3, [r2, #68]	; 0x44
 8000b1a:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <HAL_MspInit+0x44>)
 8000b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b22:	603b      	str	r3, [r7, #0]
 8000b24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40023800 	.word	0x40023800

08000b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b3c:	e7fe      	b.n	8000b3c <NMI_Handler+0x4>

08000b3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b42:	e7fe      	b.n	8000b42 <HardFault_Handler+0x4>

08000b44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b48:	e7fe      	b.n	8000b48 <MemManage_Handler+0x4>

08000b4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b4e:	e7fe      	b.n	8000b4e <BusFault_Handler+0x4>

08000b50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b54:	e7fe      	b.n	8000b54 <UsageFault_Handler+0x4>

08000b56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr

08000b72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b72:	b480      	push	{r7}
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b76:	bf00      	nop
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b84:	f000 fb2a 	bl	80011dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000b90:	4802      	ldr	r0, [pc, #8]	; (8000b9c <ADC_IRQHandler+0x10>)
 8000b92:	f000 fb87 	bl	80012a4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000204 	.word	0x20000204

08000ba0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000ba4:	4802      	ldr	r0, [pc, #8]	; (8000bb0 <TIM3_IRQHandler+0x10>)
 8000ba6:	f003 fae5 	bl	8004174 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000baa:	bf00      	nop
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	200002b4 	.word	0x200002b4

08000bb4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000bb8:	4802      	ldr	r0, [pc, #8]	; (8000bc4 <USART3_IRQHandler+0x10>)
 8000bba:	f004 fab1 	bl	8005120 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	2000034c 	.word	0x2000034c

08000bc8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000bcc:	4802      	ldr	r0, [pc, #8]	; (8000bd8 <TIM6_DAC_IRQHandler+0x10>)
 8000bce:	f003 fad1 	bl	8004174 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000300 	.word	0x20000300

08000bdc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000be0:	4802      	ldr	r0, [pc, #8]	; (8000bec <DMA2_Stream0_IRQHandler+0x10>)
 8000be2:	f001 fb45 	bl	8002270 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	2000024c 	.word	0x2000024c

08000bf0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
	return 1;
 8000bf4:	2301      	movs	r3, #1
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <_kill>:

int _kill(int pid, int sig)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000c0a:	f005 f8db 	bl	8005dc4 <__errno>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2216      	movs	r2, #22
 8000c12:	601a      	str	r2, [r3, #0]
	return -1;
 8000c14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3708      	adds	r7, #8
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <_exit>:

void _exit (int status)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000c28:	f04f 31ff 	mov.w	r1, #4294967295
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f7ff ffe7 	bl	8000c00 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000c32:	e7fe      	b.n	8000c32 <_exit+0x12>

08000c34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	60f8      	str	r0, [r7, #12]
 8000c3c:	60b9      	str	r1, [r7, #8]
 8000c3e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c40:	2300      	movs	r3, #0
 8000c42:	617b      	str	r3, [r7, #20]
 8000c44:	e00a      	b.n	8000c5c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c46:	f3af 8000 	nop.w
 8000c4a:	4601      	mov	r1, r0
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	1c5a      	adds	r2, r3, #1
 8000c50:	60ba      	str	r2, [r7, #8]
 8000c52:	b2ca      	uxtb	r2, r1
 8000c54:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	617b      	str	r3, [r7, #20]
 8000c5c:	697a      	ldr	r2, [r7, #20]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	dbf0      	blt.n	8000c46 <_read+0x12>
	}

return len;
 8000c64:	687b      	ldr	r3, [r7, #4]
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3718      	adds	r7, #24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b086      	sub	sp, #24
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	60f8      	str	r0, [r7, #12]
 8000c76:	60b9      	str	r1, [r7, #8]
 8000c78:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	617b      	str	r3, [r7, #20]
 8000c7e:	e009      	b.n	8000c94 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	1c5a      	adds	r2, r3, #1
 8000c84:	60ba      	str	r2, [r7, #8]
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	3301      	adds	r3, #1
 8000c92:	617b      	str	r3, [r7, #20]
 8000c94:	697a      	ldr	r2, [r7, #20]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	dbf1      	blt.n	8000c80 <_write+0x12>
	}
	return len;
 8000c9c:	687b      	ldr	r3, [r7, #4]
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	3718      	adds	r7, #24
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <_close>:

int _close(int file)
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	b083      	sub	sp, #12
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	6078      	str	r0, [r7, #4]
	return -1;
 8000cae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	b083      	sub	sp, #12
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
 8000cc6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cce:	605a      	str	r2, [r3, #4]
	return 0;
 8000cd0:	2300      	movs	r3, #0
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <_isatty>:

int _isatty(int file)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	b083      	sub	sp, #12
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	6078      	str	r0, [r7, #4]
	return 1;
 8000ce6:	2301      	movs	r3, #1
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr

08000cf4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
	return 0;
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3714      	adds	r7, #20
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
	...

08000d10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d18:	4a14      	ldr	r2, [pc, #80]	; (8000d6c <_sbrk+0x5c>)
 8000d1a:	4b15      	ldr	r3, [pc, #84]	; (8000d70 <_sbrk+0x60>)
 8000d1c:	1ad3      	subs	r3, r2, r3
 8000d1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d24:	4b13      	ldr	r3, [pc, #76]	; (8000d74 <_sbrk+0x64>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d102      	bne.n	8000d32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d2c:	4b11      	ldr	r3, [pc, #68]	; (8000d74 <_sbrk+0x64>)
 8000d2e:	4a12      	ldr	r2, [pc, #72]	; (8000d78 <_sbrk+0x68>)
 8000d30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d32:	4b10      	ldr	r3, [pc, #64]	; (8000d74 <_sbrk+0x64>)
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4413      	add	r3, r2
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d207      	bcs.n	8000d50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d40:	f005 f840 	bl	8005dc4 <__errno>
 8000d44:	4603      	mov	r3, r0
 8000d46:	220c      	movs	r2, #12
 8000d48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d4e:	e009      	b.n	8000d64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d50:	4b08      	ldr	r3, [pc, #32]	; (8000d74 <_sbrk+0x64>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d56:	4b07      	ldr	r3, [pc, #28]	; (8000d74 <_sbrk+0x64>)
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	4a05      	ldr	r2, [pc, #20]	; (8000d74 <_sbrk+0x64>)
 8000d60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d62:	68fb      	ldr	r3, [r7, #12]
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3718      	adds	r7, #24
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	20080000 	.word	0x20080000
 8000d70:	00000400 	.word	0x00000400
 8000d74:	200001f8 	.word	0x200001f8
 8000d78:	20000468 	.word	0x20000468

08000d7c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d80:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <SystemInit+0x20>)
 8000d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d86:	4a05      	ldr	r2, [pc, #20]	; (8000d9c <SystemInit+0x20>)
 8000d88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b08e      	sub	sp, #56	; 0x38
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000da6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	605a      	str	r2, [r3, #4]
 8000db0:	609a      	str	r2, [r3, #8]
 8000db2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000db4:	f107 031c 	add.w	r3, r7, #28
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dc0:	463b      	mov	r3, r7
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	605a      	str	r2, [r3, #4]
 8000dc8:	609a      	str	r2, [r3, #8]
 8000dca:	60da      	str	r2, [r3, #12]
 8000dcc:	611a      	str	r2, [r3, #16]
 8000dce:	615a      	str	r2, [r3, #20]
 8000dd0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000dd2:	4b32      	ldr	r3, [pc, #200]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000dd4:	4a32      	ldr	r2, [pc, #200]	; (8000ea0 <MX_TIM3_Init+0x100>)
 8000dd6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 108-1;
 8000dd8:	4b30      	ldr	r3, [pc, #192]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000dda:	226b      	movs	r2, #107	; 0x6b
 8000ddc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dde:	4b2f      	ldr	r3, [pc, #188]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-0;
 8000de4:	4b2d      	ldr	r3, [pc, #180]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000de6:	2264      	movs	r2, #100	; 0x64
 8000de8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dea:	4b2c      	ldr	r3, [pc, #176]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000df0:	4b2a      	ldr	r3, [pc, #168]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000df2:	2280      	movs	r2, #128	; 0x80
 8000df4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000df6:	4829      	ldr	r0, [pc, #164]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000df8:	f002 ff90 	bl	8003d1c <HAL_TIM_Base_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000e02:	f7ff fe6f 	bl	8000ae4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e0c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e10:	4619      	mov	r1, r3
 8000e12:	4822      	ldr	r0, [pc, #136]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000e14:	f003 fbde 	bl	80045d4 <HAL_TIM_ConfigClockSource>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000e1e:	f7ff fe61 	bl	8000ae4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e22:	481e      	ldr	r0, [pc, #120]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000e24:	f003 f84a 	bl	8003ebc <HAL_TIM_PWM_Init>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000e2e:	f7ff fe59 	bl	8000ae4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e32:	2300      	movs	r3, #0
 8000e34:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e36:	2300      	movs	r3, #0
 8000e38:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e3a:	f107 031c 	add.w	r3, r7, #28
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4816      	ldr	r0, [pc, #88]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000e42:	f004 f873 	bl	8004f2c <HAL_TIMEx_MasterConfigSynchronization>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000e4c:	f7ff fe4a 	bl	8000ae4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e50:	2360      	movs	r3, #96	; 0x60
 8000e52:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000e54:	2300      	movs	r3, #0
 8000e56:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e60:	463b      	mov	r3, r7
 8000e62:	2200      	movs	r2, #0
 8000e64:	4619      	mov	r1, r3
 8000e66:	480d      	ldr	r0, [pc, #52]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000e68:	f003 faa4 	bl	80043b4 <HAL_TIM_PWM_ConfigChannel>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000e72:	f7ff fe37 	bl	8000ae4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e76:	463b      	mov	r3, r7
 8000e78:	2204      	movs	r2, #4
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4807      	ldr	r0, [pc, #28]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000e7e:	f003 fa99 	bl	80043b4 <HAL_TIM_PWM_ConfigChannel>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000e88:	f7ff fe2c 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000e8c:	4803      	ldr	r0, [pc, #12]	; (8000e9c <MX_TIM3_Init+0xfc>)
 8000e8e:	f000 f881 	bl	8000f94 <HAL_TIM_MspPostInit>

}
 8000e92:	bf00      	nop
 8000e94:	3738      	adds	r7, #56	; 0x38
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	200002b4 	.word	0x200002b4
 8000ea0:	40000400 	.word	0x40000400

08000ea4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eaa:	1d3b      	adds	r3, r7, #4
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000eb4:	4b14      	ldr	r3, [pc, #80]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000eb6:	4a15      	ldr	r2, [pc, #84]	; (8000f0c <MX_TIM6_Init+0x68>)
 8000eb8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10800-1;
 8000eba:	4b13      	ldr	r3, [pc, #76]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000ebc:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8000ec0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ec2:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100-1;
 8000ec8:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000eca:	2263      	movs	r2, #99	; 0x63
 8000ecc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ece:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000ed4:	480c      	ldr	r0, [pc, #48]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000ed6:	f002 ff21 	bl	8003d1c <HAL_TIM_Base_Init>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000ee0:	f7ff fe00 	bl	8000ae4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ee4:	2320      	movs	r3, #32
 8000ee6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000eec:	1d3b      	adds	r3, r7, #4
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4805      	ldr	r0, [pc, #20]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000ef2:	f004 f81b 	bl	8004f2c <HAL_TIMEx_MasterConfigSynchronization>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000efc:	f7ff fdf2 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000f00:	bf00      	nop
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000300 	.word	0x20000300
 8000f0c:	40001000 	.word	0x40001000

08000f10 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a1a      	ldr	r2, [pc, #104]	; (8000f88 <HAL_TIM_Base_MspInit+0x78>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d114      	bne.n	8000f4c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f22:	4b1a      	ldr	r3, [pc, #104]	; (8000f8c <HAL_TIM_Base_MspInit+0x7c>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f26:	4a19      	ldr	r2, [pc, #100]	; (8000f8c <HAL_TIM_Base_MspInit+0x7c>)
 8000f28:	f043 0302 	orr.w	r3, r3, #2
 8000f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f2e:	4b17      	ldr	r3, [pc, #92]	; (8000f8c <HAL_TIM_Base_MspInit+0x7c>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f32:	f003 0302 	and.w	r3, r3, #2
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	201d      	movs	r0, #29
 8000f40:	f000 ffbf 	bl	8001ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f44:	201d      	movs	r0, #29
 8000f46:	f000 ffd8 	bl	8001efa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000f4a:	e018      	b.n	8000f7e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM6)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a0f      	ldr	r2, [pc, #60]	; (8000f90 <HAL_TIM_Base_MspInit+0x80>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d113      	bne.n	8000f7e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000f56:	4b0d      	ldr	r3, [pc, #52]	; (8000f8c <HAL_TIM_Base_MspInit+0x7c>)
 8000f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5a:	4a0c      	ldr	r2, [pc, #48]	; (8000f8c <HAL_TIM_Base_MspInit+0x7c>)
 8000f5c:	f043 0310 	orr.w	r3, r3, #16
 8000f60:	6413      	str	r3, [r2, #64]	; 0x40
 8000f62:	4b0a      	ldr	r3, [pc, #40]	; (8000f8c <HAL_TIM_Base_MspInit+0x7c>)
 8000f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f66:	f003 0310 	and.w	r3, r3, #16
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2100      	movs	r1, #0
 8000f72:	2036      	movs	r0, #54	; 0x36
 8000f74:	f000 ffa5 	bl	8001ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000f78:	2036      	movs	r0, #54	; 0x36
 8000f7a:	f000 ffbe 	bl	8001efa <HAL_NVIC_EnableIRQ>
}
 8000f7e:	bf00      	nop
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40000400 	.word	0x40000400
 8000f8c:	40023800 	.word	0x40023800
 8000f90:	40001000 	.word	0x40001000

08000f94 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b088      	sub	sp, #32
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	f107 030c 	add.w	r3, r7, #12
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a11      	ldr	r2, [pc, #68]	; (8000ff8 <HAL_TIM_MspPostInit+0x64>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d11b      	bne.n	8000fee <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb6:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <HAL_TIM_MspPostInit+0x68>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fba:	4a10      	ldr	r2, [pc, #64]	; (8000ffc <HAL_TIM_MspPostInit+0x68>)
 8000fbc:	f043 0304 	orr.w	r3, r3, #4
 8000fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <HAL_TIM_MspPostInit+0x68>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc6:	f003 0304 	and.w	r3, r3, #4
 8000fca:	60bb      	str	r3, [r7, #8]
 8000fcc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = PWN_RIGHT_Pin|PWM_LEFT_Pin;
 8000fce:	23c0      	movs	r3, #192	; 0xc0
 8000fd0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fe2:	f107 030c 	add.w	r3, r7, #12
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4805      	ldr	r0, [pc, #20]	; (8001000 <HAL_TIM_MspPostInit+0x6c>)
 8000fea:	f001 fbab 	bl	8002744 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000fee:	bf00      	nop
 8000ff0:	3720      	adds	r7, #32
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40000400 	.word	0x40000400
 8000ffc:	40023800 	.word	0x40023800
 8001000:	40020800 	.word	0x40020800

08001004 <HAL_TIM_PeriodElapsedCallback>:
{
	__HAL_TIM_SET_COMPARE(htim, channel, signal);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
	if(htim == &htim6)
	{
		//move_forward();
	}
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800101c:	4b14      	ldr	r3, [pc, #80]	; (8001070 <MX_USART3_UART_Init+0x58>)
 800101e:	4a15      	ldr	r2, [pc, #84]	; (8001074 <MX_USART3_UART_Init+0x5c>)
 8001020:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001022:	4b13      	ldr	r3, [pc, #76]	; (8001070 <MX_USART3_UART_Init+0x58>)
 8001024:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001028:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800102a:	4b11      	ldr	r3, [pc, #68]	; (8001070 <MX_USART3_UART_Init+0x58>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001030:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <MX_USART3_UART_Init+0x58>)
 8001032:	2200      	movs	r2, #0
 8001034:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001036:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <MX_USART3_UART_Init+0x58>)
 8001038:	2200      	movs	r2, #0
 800103a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800103c:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <MX_USART3_UART_Init+0x58>)
 800103e:	220c      	movs	r2, #12
 8001040:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001042:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <MX_USART3_UART_Init+0x58>)
 8001044:	2200      	movs	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001048:	4b09      	ldr	r3, [pc, #36]	; (8001070 <MX_USART3_UART_Init+0x58>)
 800104a:	2200      	movs	r2, #0
 800104c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800104e:	4b08      	ldr	r3, [pc, #32]	; (8001070 <MX_USART3_UART_Init+0x58>)
 8001050:	2200      	movs	r2, #0
 8001052:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <MX_USART3_UART_Init+0x58>)
 8001056:	2200      	movs	r2, #0
 8001058:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800105a:	4805      	ldr	r0, [pc, #20]	; (8001070 <MX_USART3_UART_Init+0x58>)
 800105c:	f004 f812 	bl	8005084 <HAL_UART_Init>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001066:	f7ff fd3d 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	2000034c 	.word	0x2000034c
 8001074:	40004800 	.word	0x40004800

08001078 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08a      	sub	sp, #40	; 0x28
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001080:	f107 0314 	add.w	r3, r7, #20
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a1b      	ldr	r2, [pc, #108]	; (8001104 <HAL_UART_MspInit+0x8c>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d130      	bne.n	80010fc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800109a:	4b1b      	ldr	r3, [pc, #108]	; (8001108 <HAL_UART_MspInit+0x90>)
 800109c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109e:	4a1a      	ldr	r2, [pc, #104]	; (8001108 <HAL_UART_MspInit+0x90>)
 80010a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010a4:	6413      	str	r3, [r2, #64]	; 0x40
 80010a6:	4b18      	ldr	r3, [pc, #96]	; (8001108 <HAL_UART_MspInit+0x90>)
 80010a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010ae:	613b      	str	r3, [r7, #16]
 80010b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010b2:	4b15      	ldr	r3, [pc, #84]	; (8001108 <HAL_UART_MspInit+0x90>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b6:	4a14      	ldr	r2, [pc, #80]	; (8001108 <HAL_UART_MspInit+0x90>)
 80010b8:	f043 0308 	orr.w	r3, r3, #8
 80010bc:	6313      	str	r3, [r2, #48]	; 0x30
 80010be:	4b12      	ldr	r3, [pc, #72]	; (8001108 <HAL_UART_MspInit+0x90>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	f003 0308 	and.w	r3, r3, #8
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d0:	2302      	movs	r3, #2
 80010d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d8:	2303      	movs	r3, #3
 80010da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80010dc:	2307      	movs	r3, #7
 80010de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4619      	mov	r1, r3
 80010e6:	4809      	ldr	r0, [pc, #36]	; (800110c <HAL_UART_MspInit+0x94>)
 80010e8:	f001 fb2c 	bl	8002744 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2100      	movs	r1, #0
 80010f0:	2027      	movs	r0, #39	; 0x27
 80010f2:	f000 fee6 	bl	8001ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80010f6:	2027      	movs	r0, #39	; 0x27
 80010f8:	f000 feff 	bl	8001efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80010fc:	bf00      	nop
 80010fe:	3728      	adds	r7, #40	; 0x28
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40004800 	.word	0x40004800
 8001108:	40023800 	.word	0x40023800
 800110c:	40020c00 	.word	0x40020c00

08001110 <Reset_Handler>:
 8001110:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001148 <LoopFillZerobss+0x12>
 8001114:	480d      	ldr	r0, [pc, #52]	; (800114c <LoopFillZerobss+0x16>)
 8001116:	490e      	ldr	r1, [pc, #56]	; (8001150 <LoopFillZerobss+0x1a>)
 8001118:	4a0e      	ldr	r2, [pc, #56]	; (8001154 <LoopFillZerobss+0x1e>)
 800111a:	2300      	movs	r3, #0
 800111c:	e002      	b.n	8001124 <LoopCopyDataInit>

0800111e <CopyDataInit>:
 800111e:	58d4      	ldr	r4, [r2, r3]
 8001120:	50c4      	str	r4, [r0, r3]
 8001122:	3304      	adds	r3, #4

08001124 <LoopCopyDataInit>:
 8001124:	18c4      	adds	r4, r0, r3
 8001126:	428c      	cmp	r4, r1
 8001128:	d3f9      	bcc.n	800111e <CopyDataInit>
 800112a:	4a0b      	ldr	r2, [pc, #44]	; (8001158 <LoopFillZerobss+0x22>)
 800112c:	4c0b      	ldr	r4, [pc, #44]	; (800115c <LoopFillZerobss+0x26>)
 800112e:	2300      	movs	r3, #0
 8001130:	e001      	b.n	8001136 <LoopFillZerobss>

08001132 <FillZerobss>:
 8001132:	6013      	str	r3, [r2, #0]
 8001134:	3204      	adds	r2, #4

08001136 <LoopFillZerobss>:
 8001136:	42a2      	cmp	r2, r4
 8001138:	d3fb      	bcc.n	8001132 <FillZerobss>
 800113a:	f7ff fe1f 	bl	8000d7c <SystemInit>
 800113e:	f004 fe47 	bl	8005dd0 <__libc_init_array>
 8001142:	f7ff fc13 	bl	800096c <main>
 8001146:	4770      	bx	lr
 8001148:	20080000 	.word	0x20080000
 800114c:	20000000 	.word	0x20000000
 8001150:	200001dc 	.word	0x200001dc
 8001154:	08008ad4 	.word	0x08008ad4
 8001158:	200001dc 	.word	0x200001dc
 800115c:	20000464 	.word	0x20000464

08001160 <CAN1_RX0_IRQHandler>:
 8001160:	e7fe      	b.n	8001160 <CAN1_RX0_IRQHandler>

08001162 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001166:	2003      	movs	r0, #3
 8001168:	f000 fea0 	bl	8001eac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800116c:	2000      	movs	r0, #0
 800116e:	f000 f805 	bl	800117c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001172:	f7ff fcbd 	bl	8000af0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001176:	2300      	movs	r3, #0
}
 8001178:	4618      	mov	r0, r3
 800117a:	bd80      	pop	{r7, pc}

0800117c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001184:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <HAL_InitTick+0x54>)
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <HAL_InitTick+0x58>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4619      	mov	r1, r3
 800118e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001192:	fbb3 f3f1 	udiv	r3, r3, r1
 8001196:	fbb2 f3f3 	udiv	r3, r2, r3
 800119a:	4618      	mov	r0, r3
 800119c:	f000 febb 	bl	8001f16 <HAL_SYSTICK_Config>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e00e      	b.n	80011c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2b0f      	cmp	r3, #15
 80011ae:	d80a      	bhi.n	80011c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011b0:	2200      	movs	r2, #0
 80011b2:	6879      	ldr	r1, [r7, #4]
 80011b4:	f04f 30ff 	mov.w	r0, #4294967295
 80011b8:	f000 fe83 	bl	8001ec2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011bc:	4a06      	ldr	r2, [pc, #24]	; (80011d8 <HAL_InitTick+0x5c>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011c2:	2300      	movs	r3, #0
 80011c4:	e000      	b.n	80011c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20000000 	.word	0x20000000
 80011d4:	20000008 	.word	0x20000008
 80011d8:	20000004 	.word	0x20000004

080011dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011e0:	4b06      	ldr	r3, [pc, #24]	; (80011fc <HAL_IncTick+0x20>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	4b06      	ldr	r3, [pc, #24]	; (8001200 <HAL_IncTick+0x24>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4413      	add	r3, r2
 80011ec:	4a04      	ldr	r2, [pc, #16]	; (8001200 <HAL_IncTick+0x24>)
 80011ee:	6013      	str	r3, [r2, #0]
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	20000008 	.word	0x20000008
 8001200:	20000450 	.word	0x20000450

08001204 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  return uwTick;
 8001208:	4b03      	ldr	r3, [pc, #12]	; (8001218 <HAL_GetTick+0x14>)
 800120a:	681b      	ldr	r3, [r3, #0]
}
 800120c:	4618      	mov	r0, r3
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	20000450 	.word	0x20000450

0800121c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001224:	2300      	movs	r3, #0
 8001226:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d101      	bne.n	8001232 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e031      	b.n	8001296 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001236:	2b00      	cmp	r3, #0
 8001238:	d109      	bne.n	800124e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff fa34 	bl	80006a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2200      	movs	r2, #0
 8001244:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001252:	f003 0310 	and.w	r3, r3, #16
 8001256:	2b00      	cmp	r3, #0
 8001258:	d116      	bne.n	8001288 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800125e:	4b10      	ldr	r3, [pc, #64]	; (80012a0 <HAL_ADC_Init+0x84>)
 8001260:	4013      	ands	r3, r2
 8001262:	f043 0202 	orr.w	r2, r3, #2
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f000 fbc8 	bl	8001a00 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2200      	movs	r2, #0
 8001274:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127a:	f023 0303 	bic.w	r3, r3, #3
 800127e:	f043 0201 	orr.w	r2, r3, #1
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	641a      	str	r2, [r3, #64]	; 0x40
 8001286:	e001      	b.n	800128c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2200      	movs	r2, #0
 8001290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001294:	7bfb      	ldrb	r3, [r7, #15]
}
 8001296:	4618      	mov	r0, r3
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	ffffeefd 	.word	0xffffeefd

080012a4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60fb      	str	r3, [r7, #12]
 80012b0:	2300      	movs	r3, #0
 80012b2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0302 	and.w	r3, r3, #2
 80012be:	2b02      	cmp	r3, #2
 80012c0:	bf0c      	ite	eq
 80012c2:	2301      	moveq	r3, #1
 80012c4:	2300      	movne	r3, #0
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f003 0320 	and.w	r3, r3, #32
 80012d4:	2b20      	cmp	r3, #32
 80012d6:	bf0c      	ite	eq
 80012d8:	2301      	moveq	r3, #1
 80012da:	2300      	movne	r3, #0
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d049      	beq.n	800137a <HAL_ADC_IRQHandler+0xd6>
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d046      	beq.n	800137a <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f0:	f003 0310 	and.w	r3, r3, #16
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d105      	bne.n	8001304 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d12b      	bne.n	800136a <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001316:	2b00      	cmp	r3, #0
 8001318:	d127      	bne.n	800136a <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001320:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001324:	2b00      	cmp	r3, #0
 8001326:	d006      	beq.n	8001336 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001332:	2b00      	cmp	r3, #0
 8001334:	d119      	bne.n	800136a <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	685a      	ldr	r2, [r3, #4]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f022 0220 	bic.w	r2, r2, #32
 8001344:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001356:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800135a:	2b00      	cmp	r3, #0
 800135c:	d105      	bne.n	800136a <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001362:	f043 0201 	orr.w	r2, r3, #1
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f000 f9d6 	bl	800171c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f06f 0212 	mvn.w	r2, #18
 8001378:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 0304 	and.w	r3, r3, #4
 8001384:	2b04      	cmp	r3, #4
 8001386:	bf0c      	ite	eq
 8001388:	2301      	moveq	r3, #1
 800138a:	2300      	movne	r3, #0
 800138c:	b2db      	uxtb	r3, r3
 800138e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800139a:	2b80      	cmp	r3, #128	; 0x80
 800139c:	bf0c      	ite	eq
 800139e:	2301      	moveq	r3, #1
 80013a0:	2300      	movne	r3, #0
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d057      	beq.n	800145c <HAL_ADC_IRQHandler+0x1b8>
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d054      	beq.n	800145c <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b6:	f003 0310 	and.w	r3, r3, #16
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d105      	bne.n	80013ca <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d139      	bne.n	800144c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013de:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d006      	beq.n	80013f4 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d12b      	bne.n	800144c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d124      	bne.n	800144c <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800140c:	2b00      	cmp	r3, #0
 800140e:	d11d      	bne.n	800144c <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8001414:	2b00      	cmp	r3, #0
 8001416:	d119      	bne.n	800144c <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	685a      	ldr	r2, [r3, #4]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001426:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800143c:	2b00      	cmp	r3, #0
 800143e:	d105      	bne.n	800144c <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001444:	f043 0201 	orr.w	r2, r3, #1
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f000 fc53 	bl	8001cf8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f06f 020c 	mvn.w	r2, #12
 800145a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	2b01      	cmp	r3, #1
 8001468:	bf0c      	ite	eq
 800146a:	2301      	moveq	r3, #1
 800146c:	2300      	movne	r3, #0
 800146e:	b2db      	uxtb	r3, r3
 8001470:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800147c:	2b40      	cmp	r3, #64	; 0x40
 800147e:	bf0c      	ite	eq
 8001480:	2301      	moveq	r3, #1
 8001482:	2300      	movne	r3, #0
 8001484:	b2db      	uxtb	r3, r3
 8001486:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d017      	beq.n	80014be <HAL_ADC_IRQHandler+0x21a>
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d014      	beq.n	80014be <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d10d      	bne.n	80014be <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f000 f948 	bl	8001744 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f06f 0201 	mvn.w	r2, #1
 80014bc:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0320 	and.w	r3, r3, #32
 80014c8:	2b20      	cmp	r3, #32
 80014ca:	bf0c      	ite	eq
 80014cc:	2301      	moveq	r3, #1
 80014ce:	2300      	movne	r3, #0
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80014de:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80014e2:	bf0c      	ite	eq
 80014e4:	2301      	moveq	r3, #1
 80014e6:	2300      	movne	r3, #0
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d015      	beq.n	800151e <HAL_ADC_IRQHandler+0x27a>
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d012      	beq.n	800151e <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fc:	f043 0202 	orr.w	r2, r3, #2
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f06f 0220 	mvn.w	r2, #32
 800150c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 f922 	bl	8001758 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f06f 0220 	mvn.w	r2, #32
 800151c:	601a      	str	r2, [r3, #0]
  }
}
 800151e:	bf00      	nop
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
	...

08001528 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8001534:	2300      	movs	r3, #0
 8001536:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800153e:	2b01      	cmp	r3, #1
 8001540:	d101      	bne.n	8001546 <HAL_ADC_Start_DMA+0x1e>
 8001542:	2302      	movs	r3, #2
 8001544:	e0d4      	b.n	80016f0 <HAL_ADC_Start_DMA+0x1c8>
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	2201      	movs	r2, #1
 800154a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	f003 0301 	and.w	r3, r3, #1
 8001558:	2b01      	cmp	r3, #1
 800155a:	d018      	beq.n	800158e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	689a      	ldr	r2, [r3, #8]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f042 0201 	orr.w	r2, r2, #1
 800156a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800156c:	4b62      	ldr	r3, [pc, #392]	; (80016f8 <HAL_ADC_Start_DMA+0x1d0>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a62      	ldr	r2, [pc, #392]	; (80016fc <HAL_ADC_Start_DMA+0x1d4>)
 8001572:	fba2 2303 	umull	r2, r3, r2, r3
 8001576:	0c9a      	lsrs	r2, r3, #18
 8001578:	4613      	mov	r3, r2
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	4413      	add	r3, r2
 800157e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001580:	e002      	b.n	8001588 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	3b01      	subs	r3, #1
 8001586:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f9      	bne.n	8001582 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	2b01      	cmp	r3, #1
 800159a:	f040 809c 	bne.w	80016d6 <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015a2:	4b57      	ldr	r3, [pc, #348]	; (8001700 <HAL_ADC_Start_DMA+0x1d8>)
 80015a4:	4013      	ands	r3, r2
 80015a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d007      	beq.n	80015cc <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80015c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80015d8:	d106      	bne.n	80015e8 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015de:	f023 0206 	bic.w	r2, r3, #6
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	645a      	str	r2, [r3, #68]	; 0x44
 80015e6:	e002      	b.n	80015ee <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	2200      	movs	r2, #0
 80015ec:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	2200      	movs	r2, #0
 80015f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015fa:	4a42      	ldr	r2, [pc, #264]	; (8001704 <HAL_ADC_Start_DMA+0x1dc>)
 80015fc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001602:	4a41      	ldr	r2, [pc, #260]	; (8001708 <HAL_ADC_Start_DMA+0x1e0>)
 8001604:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800160a:	4a40      	ldr	r2, [pc, #256]	; (800170c <HAL_ADC_Start_DMA+0x1e4>)
 800160c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001616:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	685a      	ldr	r2, [r3, #4]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001626:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	689a      	ldr	r2, [r3, #8]
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001636:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	334c      	adds	r3, #76	; 0x4c
 8001642:	4619      	mov	r1, r3
 8001644:	68ba      	ldr	r2, [r7, #8]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f000 fd20 	bl	800208c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800164c:	4b30      	ldr	r3, [pc, #192]	; (8001710 <HAL_ADC_Start_DMA+0x1e8>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f003 031f 	and.w	r3, r3, #31
 8001654:	2b00      	cmp	r3, #0
 8001656:	d10f      	bne.n	8001678 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d143      	bne.n	80016ee <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	689a      	ldr	r2, [r3, #8]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001674:	609a      	str	r2, [r3, #8]
 8001676:	e03a      	b.n	80016ee <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a25      	ldr	r2, [pc, #148]	; (8001714 <HAL_ADC_Start_DMA+0x1ec>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d10e      	bne.n	80016a0 <HAL_ADC_Start_DMA+0x178>
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d107      	bne.n	80016a0 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	689a      	ldr	r2, [r3, #8]
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800169e:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80016a0:	4b1b      	ldr	r3, [pc, #108]	; (8001710 <HAL_ADC_Start_DMA+0x1e8>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f003 0310 	and.w	r3, r3, #16
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d120      	bne.n	80016ee <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a19      	ldr	r2, [pc, #100]	; (8001718 <HAL_ADC_Start_DMA+0x1f0>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d11b      	bne.n	80016ee <HAL_ADC_Start_DMA+0x1c6>
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d114      	bne.n	80016ee <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	689a      	ldr	r2, [r3, #8]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	e00b      	b.n	80016ee <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016da:	f043 0210 	orr.w	r2, r3, #16
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e6:	f043 0201 	orr.w	r2, r3, #1
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80016ee:	2300      	movs	r3, #0
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3718      	adds	r7, #24
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000000 	.word	0x20000000
 80016fc:	431bde83 	.word	0x431bde83
 8001700:	fffff8fe 	.word	0xfffff8fe
 8001704:	08001bf5 	.word	0x08001bf5
 8001708:	08001caf 	.word	0x08001caf
 800170c:	08001ccb 	.word	0x08001ccb
 8001710:	40012300 	.word	0x40012300
 8001714:	40012000 	.word	0x40012000
 8001718:	40012200 	.word	0x40012200

0800171c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001776:	2300      	movs	r3, #0
 8001778:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001780:	2b01      	cmp	r3, #1
 8001782:	d101      	bne.n	8001788 <HAL_ADC_ConfigChannel+0x1c>
 8001784:	2302      	movs	r3, #2
 8001786:	e12a      	b.n	80019de <HAL_ADC_ConfigChannel+0x272>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b09      	cmp	r3, #9
 8001796:	d93a      	bls.n	800180e <HAL_ADC_ConfigChannel+0xa2>
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80017a0:	d035      	beq.n	800180e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	68d9      	ldr	r1, [r3, #12]
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	461a      	mov	r2, r3
 80017b0:	4613      	mov	r3, r2
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	4413      	add	r3, r2
 80017b6:	3b1e      	subs	r3, #30
 80017b8:	2207      	movs	r2, #7
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	43da      	mvns	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	400a      	ands	r2, r1
 80017c6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a87      	ldr	r2, [pc, #540]	; (80019ec <HAL_ADC_ConfigChannel+0x280>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d10a      	bne.n	80017e8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	68d9      	ldr	r1, [r3, #12]
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	061a      	lsls	r2, r3, #24
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	430a      	orrs	r2, r1
 80017e4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017e6:	e035      	b.n	8001854 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	68d9      	ldr	r1, [r3, #12]
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	689a      	ldr	r2, [r3, #8]
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	4618      	mov	r0, r3
 80017fa:	4603      	mov	r3, r0
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	4403      	add	r3, r0
 8001800:	3b1e      	subs	r3, #30
 8001802:	409a      	lsls	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	430a      	orrs	r2, r1
 800180a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800180c:	e022      	b.n	8001854 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	6919      	ldr	r1, [r3, #16]
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	b29b      	uxth	r3, r3
 800181a:	461a      	mov	r2, r3
 800181c:	4613      	mov	r3, r2
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	4413      	add	r3, r2
 8001822:	2207      	movs	r2, #7
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	43da      	mvns	r2, r3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	400a      	ands	r2, r1
 8001830:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	6919      	ldr	r1, [r3, #16]
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	689a      	ldr	r2, [r3, #8]
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	b29b      	uxth	r3, r3
 8001842:	4618      	mov	r0, r3
 8001844:	4603      	mov	r3, r0
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	4403      	add	r3, r0
 800184a:	409a      	lsls	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	430a      	orrs	r2, r1
 8001852:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	2b06      	cmp	r3, #6
 800185a:	d824      	bhi.n	80018a6 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685a      	ldr	r2, [r3, #4]
 8001866:	4613      	mov	r3, r2
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	4413      	add	r3, r2
 800186c:	3b05      	subs	r3, #5
 800186e:	221f      	movs	r2, #31
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	43da      	mvns	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	400a      	ands	r2, r1
 800187c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	b29b      	uxth	r3, r3
 800188a:	4618      	mov	r0, r3
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685a      	ldr	r2, [r3, #4]
 8001890:	4613      	mov	r3, r2
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	4413      	add	r3, r2
 8001896:	3b05      	subs	r3, #5
 8001898:	fa00 f203 	lsl.w	r2, r0, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	430a      	orrs	r2, r1
 80018a2:	635a      	str	r2, [r3, #52]	; 0x34
 80018a4:	e04c      	b.n	8001940 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b0c      	cmp	r3, #12
 80018ac:	d824      	bhi.n	80018f8 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685a      	ldr	r2, [r3, #4]
 80018b8:	4613      	mov	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	3b23      	subs	r3, #35	; 0x23
 80018c0:	221f      	movs	r2, #31
 80018c2:	fa02 f303 	lsl.w	r3, r2, r3
 80018c6:	43da      	mvns	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	400a      	ands	r2, r1
 80018ce:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	b29b      	uxth	r3, r3
 80018dc:	4618      	mov	r0, r3
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685a      	ldr	r2, [r3, #4]
 80018e2:	4613      	mov	r3, r2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	4413      	add	r3, r2
 80018e8:	3b23      	subs	r3, #35	; 0x23
 80018ea:	fa00 f203 	lsl.w	r2, r0, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	430a      	orrs	r2, r1
 80018f4:	631a      	str	r2, [r3, #48]	; 0x30
 80018f6:	e023      	b.n	8001940 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685a      	ldr	r2, [r3, #4]
 8001902:	4613      	mov	r3, r2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	4413      	add	r3, r2
 8001908:	3b41      	subs	r3, #65	; 0x41
 800190a:	221f      	movs	r2, #31
 800190c:	fa02 f303 	lsl.w	r3, r2, r3
 8001910:	43da      	mvns	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	400a      	ands	r2, r1
 8001918:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	b29b      	uxth	r3, r3
 8001926:	4618      	mov	r0, r3
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685a      	ldr	r2, [r3, #4]
 800192c:	4613      	mov	r3, r2
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	4413      	add	r3, r2
 8001932:	3b41      	subs	r3, #65	; 0x41
 8001934:	fa00 f203 	lsl.w	r2, r0, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	430a      	orrs	r2, r1
 800193e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a2a      	ldr	r2, [pc, #168]	; (80019f0 <HAL_ADC_ConfigChannel+0x284>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d10a      	bne.n	8001960 <HAL_ADC_ConfigChannel+0x1f4>
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001952:	d105      	bne.n	8001960 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001954:	4b27      	ldr	r3, [pc, #156]	; (80019f4 <HAL_ADC_ConfigChannel+0x288>)
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	4a26      	ldr	r2, [pc, #152]	; (80019f4 <HAL_ADC_ConfigChannel+0x288>)
 800195a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800195e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a22      	ldr	r2, [pc, #136]	; (80019f0 <HAL_ADC_ConfigChannel+0x284>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d109      	bne.n	800197e <HAL_ADC_ConfigChannel+0x212>
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2b12      	cmp	r3, #18
 8001970:	d105      	bne.n	800197e <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001972:	4b20      	ldr	r3, [pc, #128]	; (80019f4 <HAL_ADC_ConfigChannel+0x288>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	4a1f      	ldr	r2, [pc, #124]	; (80019f4 <HAL_ADC_ConfigChannel+0x288>)
 8001978:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800197c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a1b      	ldr	r2, [pc, #108]	; (80019f0 <HAL_ADC_ConfigChannel+0x284>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d125      	bne.n	80019d4 <HAL_ADC_ConfigChannel+0x268>
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a17      	ldr	r2, [pc, #92]	; (80019ec <HAL_ADC_ConfigChannel+0x280>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d003      	beq.n	800199a <HAL_ADC_ConfigChannel+0x22e>
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2b11      	cmp	r3, #17
 8001998:	d11c      	bne.n	80019d4 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800199a:	4b16      	ldr	r3, [pc, #88]	; (80019f4 <HAL_ADC_ConfigChannel+0x288>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	4a15      	ldr	r2, [pc, #84]	; (80019f4 <HAL_ADC_ConfigChannel+0x288>)
 80019a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80019a4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a10      	ldr	r2, [pc, #64]	; (80019ec <HAL_ADC_ConfigChannel+0x280>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d111      	bne.n	80019d4 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80019b0:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <HAL_ADC_ConfigChannel+0x28c>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a11      	ldr	r2, [pc, #68]	; (80019fc <HAL_ADC_ConfigChannel+0x290>)
 80019b6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ba:	0c9a      	lsrs	r2, r3, #18
 80019bc:	4613      	mov	r3, r2
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80019c6:	e002      	b.n	80019ce <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1f9      	bne.n	80019c8 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	10000012 	.word	0x10000012
 80019f0:	40012000 	.word	0x40012000
 80019f4:	40012300 	.word	0x40012300
 80019f8:	20000000 	.word	0x20000000
 80019fc:	431bde83 	.word	0x431bde83

08001a00 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001a08:	4b78      	ldr	r3, [pc, #480]	; (8001bec <ADC_Init+0x1ec>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	4a77      	ldr	r2, [pc, #476]	; (8001bec <ADC_Init+0x1ec>)
 8001a0e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001a12:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001a14:	4b75      	ldr	r3, [pc, #468]	; (8001bec <ADC_Init+0x1ec>)
 8001a16:	685a      	ldr	r2, [r3, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	4973      	ldr	r1, [pc, #460]	; (8001bec <ADC_Init+0x1ec>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	6859      	ldr	r1, [r3, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	691b      	ldr	r3, [r3, #16]
 8001a3c:	021a      	lsls	r2, r3, #8
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	685a      	ldr	r2, [r3, #4]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001a54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	6859      	ldr	r1, [r3, #4]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689a      	ldr	r2, [r3, #8]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	430a      	orrs	r2, r1
 8001a66:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	689a      	ldr	r2, [r3, #8]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	6899      	ldr	r1, [r3, #8]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	68da      	ldr	r2, [r3, #12]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	430a      	orrs	r2, r1
 8001a88:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a8e:	4a58      	ldr	r2, [pc, #352]	; (8001bf0 <ADC_Init+0x1f0>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d022      	beq.n	8001ada <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	689a      	ldr	r2, [r3, #8]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001aa2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	6899      	ldr	r1, [r3, #8]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	430a      	orrs	r2, r1
 8001ab4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	689a      	ldr	r2, [r3, #8]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ac4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	6899      	ldr	r1, [r3, #8]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	e00f      	b.n	8001afa <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	689a      	ldr	r2, [r3, #8]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ae8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	689a      	ldr	r2, [r3, #8]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001af8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	689a      	ldr	r2, [r3, #8]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 0202 	bic.w	r2, r2, #2
 8001b08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	6899      	ldr	r1, [r3, #8]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	005a      	lsls	r2, r3, #1
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d01b      	beq.n	8001b60 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	685a      	ldr	r2, [r3, #4]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b36:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	685a      	ldr	r2, [r3, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001b46:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	6859      	ldr	r1, [r3, #4]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b52:	3b01      	subs	r3, #1
 8001b54:	035a      	lsls	r2, r3, #13
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	e007      	b.n	8001b70 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b6e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001b7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	051a      	lsls	r2, r3, #20
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	430a      	orrs	r2, r1
 8001b94:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	689a      	ldr	r2, [r3, #8]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001ba4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	6899      	ldr	r1, [r3, #8]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001bb2:	025a      	lsls	r2, r3, #9
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	689a      	ldr	r2, [r3, #8]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	6899      	ldr	r1, [r3, #8]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	029a      	lsls	r2, r3, #10
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	430a      	orrs	r2, r1
 8001bde:	609a      	str	r2, [r3, #8]
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	40012300 	.word	0x40012300
 8001bf0:	0f000001 	.word	0x0f000001

08001bf4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c00:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d13c      	bne.n	8001c88 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d12b      	bne.n	8001c80 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d127      	bne.n	8001c80 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c36:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d006      	beq.n	8001c4c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d119      	bne.n	8001c80 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	685a      	ldr	r2, [r3, #4]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f022 0220 	bic.w	r2, r2, #32
 8001c5a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d105      	bne.n	8001c80 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c78:	f043 0201 	orr.w	r2, r3, #1
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c80:	68f8      	ldr	r0, [r7, #12]
 8001c82:	f7ff fd4b 	bl	800171c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001c86:	e00e      	b.n	8001ca6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8c:	f003 0310 	and.w	r3, r3, #16
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001c94:	68f8      	ldr	r0, [r7, #12]
 8001c96:	f7ff fd5f 	bl	8001758 <HAL_ADC_ErrorCallback>
}
 8001c9a:	e004      	b.n	8001ca6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	4798      	blx	r3
}
 8001ca6:	bf00      	nop
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b084      	sub	sp, #16
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cba:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001cbc:	68f8      	ldr	r0, [r7, #12]
 8001cbe:	f7ff fd37 	bl	8001730 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001cc2:	bf00      	nop
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b084      	sub	sp, #16
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cd6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2240      	movs	r2, #64	; 0x40
 8001cdc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce2:	f043 0204 	orr.w	r2, r3, #4
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001cea:	68f8      	ldr	r0, [r7, #12]
 8001cec:	f7ff fd34 	bl	8001758 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001cf0:	bf00      	nop
 8001cf2:	3710      	adds	r7, #16
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f003 0307 	and.w	r3, r3, #7
 8001d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d1c:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <__NVIC_SetPriorityGrouping+0x40>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d22:	68ba      	ldr	r2, [r7, #8]
 8001d24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d28:	4013      	ands	r3, r2
 8001d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <__NVIC_SetPriorityGrouping+0x44>)
 8001d36:	4313      	orrs	r3, r2
 8001d38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d3a:	4a04      	ldr	r2, [pc, #16]	; (8001d4c <__NVIC_SetPriorityGrouping+0x40>)
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	60d3      	str	r3, [r2, #12]
}
 8001d40:	bf00      	nop
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	e000ed00 	.word	0xe000ed00
 8001d50:	05fa0000 	.word	0x05fa0000

08001d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d58:	4b04      	ldr	r3, [pc, #16]	; (8001d6c <__NVIC_GetPriorityGrouping+0x18>)
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	0a1b      	lsrs	r3, r3, #8
 8001d5e:	f003 0307 	and.w	r3, r3, #7
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr
 8001d6c:	e000ed00 	.word	0xe000ed00

08001d70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	db0b      	blt.n	8001d9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	f003 021f 	and.w	r2, r3, #31
 8001d88:	4907      	ldr	r1, [pc, #28]	; (8001da8 <__NVIC_EnableIRQ+0x38>)
 8001d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8e:	095b      	lsrs	r3, r3, #5
 8001d90:	2001      	movs	r0, #1
 8001d92:	fa00 f202 	lsl.w	r2, r0, r2
 8001d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	e000e100 	.word	0xe000e100

08001dac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	6039      	str	r1, [r7, #0]
 8001db6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	db0a      	blt.n	8001dd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	b2da      	uxtb	r2, r3
 8001dc4:	490c      	ldr	r1, [pc, #48]	; (8001df8 <__NVIC_SetPriority+0x4c>)
 8001dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dca:	0112      	lsls	r2, r2, #4
 8001dcc:	b2d2      	uxtb	r2, r2
 8001dce:	440b      	add	r3, r1
 8001dd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dd4:	e00a      	b.n	8001dec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	b2da      	uxtb	r2, r3
 8001dda:	4908      	ldr	r1, [pc, #32]	; (8001dfc <__NVIC_SetPriority+0x50>)
 8001ddc:	79fb      	ldrb	r3, [r7, #7]
 8001dde:	f003 030f 	and.w	r3, r3, #15
 8001de2:	3b04      	subs	r3, #4
 8001de4:	0112      	lsls	r2, r2, #4
 8001de6:	b2d2      	uxtb	r2, r2
 8001de8:	440b      	add	r3, r1
 8001dea:	761a      	strb	r2, [r3, #24]
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr
 8001df8:	e000e100 	.word	0xe000e100
 8001dfc:	e000ed00 	.word	0xe000ed00

08001e00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b089      	sub	sp, #36	; 0x24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	60f8      	str	r0, [r7, #12]
 8001e08:	60b9      	str	r1, [r7, #8]
 8001e0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f003 0307 	and.w	r3, r3, #7
 8001e12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f1c3 0307 	rsb	r3, r3, #7
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	bf28      	it	cs
 8001e1e:	2304      	movcs	r3, #4
 8001e20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	3304      	adds	r3, #4
 8001e26:	2b06      	cmp	r3, #6
 8001e28:	d902      	bls.n	8001e30 <NVIC_EncodePriority+0x30>
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	3b03      	subs	r3, #3
 8001e2e:	e000      	b.n	8001e32 <NVIC_EncodePriority+0x32>
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e34:	f04f 32ff 	mov.w	r2, #4294967295
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	43da      	mvns	r2, r3
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	401a      	ands	r2, r3
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e48:	f04f 31ff 	mov.w	r1, #4294967295
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e52:	43d9      	mvns	r1, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e58:	4313      	orrs	r3, r2
         );
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3724      	adds	r7, #36	; 0x24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
	...

08001e68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	3b01      	subs	r3, #1
 8001e74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e78:	d301      	bcc.n	8001e7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e00f      	b.n	8001e9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ea8 <SysTick_Config+0x40>)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3b01      	subs	r3, #1
 8001e84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e86:	210f      	movs	r1, #15
 8001e88:	f04f 30ff 	mov.w	r0, #4294967295
 8001e8c:	f7ff ff8e 	bl	8001dac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e90:	4b05      	ldr	r3, [pc, #20]	; (8001ea8 <SysTick_Config+0x40>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e96:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <SysTick_Config+0x40>)
 8001e98:	2207      	movs	r2, #7
 8001e9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	e000e010 	.word	0xe000e010

08001eac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f7ff ff29 	bl	8001d0c <__NVIC_SetPriorityGrouping>
}
 8001eba:	bf00      	nop
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b086      	sub	sp, #24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	4603      	mov	r3, r0
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
 8001ece:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ed4:	f7ff ff3e 	bl	8001d54 <__NVIC_GetPriorityGrouping>
 8001ed8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	68b9      	ldr	r1, [r7, #8]
 8001ede:	6978      	ldr	r0, [r7, #20]
 8001ee0:	f7ff ff8e 	bl	8001e00 <NVIC_EncodePriority>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eea:	4611      	mov	r1, r2
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff ff5d 	bl	8001dac <__NVIC_SetPriority>
}
 8001ef2:	bf00      	nop
 8001ef4:	3718      	adds	r7, #24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	4603      	mov	r3, r0
 8001f02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ff31 	bl	8001d70 <__NVIC_EnableIRQ>
}
 8001f0e:	bf00      	nop
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b082      	sub	sp, #8
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7ff ffa2 	bl	8001e68 <SysTick_Config>
 8001f24:	4603      	mov	r3, r0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
	...

08001f30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f3c:	f7ff f962 	bl	8001204 <HAL_GetTick>
 8001f40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d101      	bne.n	8001f4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e099      	b.n	8002080 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2202      	movs	r2, #2
 8001f58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f022 0201 	bic.w	r2, r2, #1
 8001f6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f6c:	e00f      	b.n	8001f8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f6e:	f7ff f949 	bl	8001204 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b05      	cmp	r3, #5
 8001f7a:	d908      	bls.n	8001f8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2220      	movs	r2, #32
 8001f80:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2203      	movs	r2, #3
 8001f86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e078      	b.n	8002080 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1e8      	bne.n	8001f6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001fa4:	697a      	ldr	r2, [r7, #20]
 8001fa6:	4b38      	ldr	r3, [pc, #224]	; (8002088 <HAL_DMA_Init+0x158>)
 8001fa8:	4013      	ands	r3, r2
 8001faa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685a      	ldr	r2, [r3, #4]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	691b      	ldr	r3, [r3, #16]
 8001fc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a1b      	ldr	r3, [r3, #32]
 8001fd8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fda:	697a      	ldr	r2, [r7, #20]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe4:	2b04      	cmp	r3, #4
 8001fe6:	d107      	bne.n	8001ff8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	697a      	ldr	r2, [r7, #20]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	697a      	ldr	r2, [r7, #20]
 8001ffe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	695b      	ldr	r3, [r3, #20]
 8002006:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	f023 0307 	bic.w	r3, r3, #7
 800200e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002014:	697a      	ldr	r2, [r7, #20]
 8002016:	4313      	orrs	r3, r2
 8002018:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201e:	2b04      	cmp	r3, #4
 8002020:	d117      	bne.n	8002052 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002026:	697a      	ldr	r2, [r7, #20]
 8002028:	4313      	orrs	r3, r2
 800202a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00e      	beq.n	8002052 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f000 fb09 	bl	800264c <DMA_CheckFifoParam>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d008      	beq.n	8002052 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2240      	movs	r2, #64	; 0x40
 8002044:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800204e:	2301      	movs	r3, #1
 8002050:	e016      	b.n	8002080 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 fac0 	bl	80025e0 <DMA_CalcBaseAndBitshift>
 8002060:	4603      	mov	r3, r0
 8002062:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002068:	223f      	movs	r2, #63	; 0x3f
 800206a:	409a      	lsls	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2201      	movs	r2, #1
 800207a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	3718      	adds	r7, #24
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	e010803f 	.word	0xe010803f

0800208c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	60b9      	str	r1, [r7, #8]
 8002096:	607a      	str	r2, [r7, #4]
 8002098:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800209a:	2300      	movs	r3, #0
 800209c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d101      	bne.n	80020b2 <HAL_DMA_Start_IT+0x26>
 80020ae:	2302      	movs	r3, #2
 80020b0:	e048      	b.n	8002144 <HAL_DMA_Start_IT+0xb8>
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d137      	bne.n	8002136 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2202      	movs	r2, #2
 80020ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2200      	movs	r2, #0
 80020d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	68b9      	ldr	r1, [r7, #8]
 80020da:	68f8      	ldr	r0, [r7, #12]
 80020dc:	f000 fa52 	bl	8002584 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020e4:	223f      	movs	r2, #63	; 0x3f
 80020e6:	409a      	lsls	r2, r3
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f042 0216 	orr.w	r2, r2, #22
 80020fa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	695a      	ldr	r2, [r3, #20]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800210a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002110:	2b00      	cmp	r3, #0
 8002112:	d007      	beq.n	8002124 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f042 0208 	orr.w	r2, r2, #8
 8002122:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f042 0201 	orr.w	r2, r2, #1
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	e005      	b.n	8002142 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800213e:	2302      	movs	r3, #2
 8002140:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002142:	7dfb      	ldrb	r3, [r7, #23]
}
 8002144:	4618      	mov	r0, r3
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002158:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800215a:	f7ff f853 	bl	8001204 <HAL_GetTick>
 800215e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002166:	b2db      	uxtb	r3, r3
 8002168:	2b02      	cmp	r3, #2
 800216a:	d008      	beq.n	800217e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2280      	movs	r2, #128	; 0x80
 8002170:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e052      	b.n	8002224 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 0216 	bic.w	r2, r2, #22
 800218c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	695a      	ldr	r2, [r3, #20]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800219c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d103      	bne.n	80021ae <HAL_DMA_Abort+0x62>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d007      	beq.n	80021be <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f022 0208 	bic.w	r2, r2, #8
 80021bc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f022 0201 	bic.w	r2, r2, #1
 80021cc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021ce:	e013      	b.n	80021f8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021d0:	f7ff f818 	bl	8001204 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b05      	cmp	r3, #5
 80021dc:	d90c      	bls.n	80021f8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2220      	movs	r2, #32
 80021e2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2200      	movs	r2, #0
 80021e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2203      	movs	r2, #3
 80021f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e015      	b.n	8002224 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	2b00      	cmp	r3, #0
 8002204:	d1e4      	bne.n	80021d0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800220a:	223f      	movs	r2, #63	; 0x3f
 800220c:	409a      	lsls	r2, r3
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3710      	adds	r7, #16
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800223a:	b2db      	uxtb	r3, r3
 800223c:	2b02      	cmp	r3, #2
 800223e:	d004      	beq.n	800224a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2280      	movs	r2, #128	; 0x80
 8002244:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e00c      	b.n	8002264 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2205      	movs	r2, #5
 800224e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f022 0201 	bic.w	r2, r2, #1
 8002260:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002278:	2300      	movs	r3, #0
 800227a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800227c:	4b92      	ldr	r3, [pc, #584]	; (80024c8 <HAL_DMA_IRQHandler+0x258>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a92      	ldr	r2, [pc, #584]	; (80024cc <HAL_DMA_IRQHandler+0x25c>)
 8002282:	fba2 2303 	umull	r2, r3, r2, r3
 8002286:	0a9b      	lsrs	r3, r3, #10
 8002288:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800228e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800229a:	2208      	movs	r2, #8
 800229c:	409a      	lsls	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	4013      	ands	r3, r2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d01a      	beq.n	80022dc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d013      	beq.n	80022dc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f022 0204 	bic.w	r2, r2, #4
 80022c2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022c8:	2208      	movs	r2, #8
 80022ca:	409a      	lsls	r2, r3
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022d4:	f043 0201 	orr.w	r2, r3, #1
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022e0:	2201      	movs	r2, #1
 80022e2:	409a      	lsls	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	4013      	ands	r3, r2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d012      	beq.n	8002312 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00b      	beq.n	8002312 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022fe:	2201      	movs	r2, #1
 8002300:	409a      	lsls	r2, r3
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800230a:	f043 0202 	orr.w	r2, r3, #2
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002316:	2204      	movs	r2, #4
 8002318:	409a      	lsls	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	4013      	ands	r3, r2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d012      	beq.n	8002348 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d00b      	beq.n	8002348 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002334:	2204      	movs	r2, #4
 8002336:	409a      	lsls	r2, r3
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002340:	f043 0204 	orr.w	r2, r3, #4
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800234c:	2210      	movs	r2, #16
 800234e:	409a      	lsls	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4013      	ands	r3, r2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d043      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0308 	and.w	r3, r3, #8
 8002362:	2b00      	cmp	r3, #0
 8002364:	d03c      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800236a:	2210      	movs	r2, #16
 800236c:	409a      	lsls	r2, r3
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d018      	beq.n	80023b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d108      	bne.n	80023a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	2b00      	cmp	r3, #0
 8002394:	d024      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	4798      	blx	r3
 800239e:	e01f      	b.n	80023e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d01b      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	4798      	blx	r3
 80023b0:	e016      	b.n	80023e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d107      	bne.n	80023d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f022 0208 	bic.w	r2, r2, #8
 80023ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d003      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023e4:	2220      	movs	r2, #32
 80023e6:	409a      	lsls	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4013      	ands	r3, r2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f000 808e 	beq.w	800250e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0310 	and.w	r3, r3, #16
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f000 8086 	beq.w	800250e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002406:	2220      	movs	r2, #32
 8002408:	409a      	lsls	r2, r3
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b05      	cmp	r3, #5
 8002418:	d136      	bne.n	8002488 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f022 0216 	bic.w	r2, r2, #22
 8002428:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	695a      	ldr	r2, [r3, #20]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002438:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243e:	2b00      	cmp	r3, #0
 8002440:	d103      	bne.n	800244a <HAL_DMA_IRQHandler+0x1da>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002446:	2b00      	cmp	r3, #0
 8002448:	d007      	beq.n	800245a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f022 0208 	bic.w	r2, r2, #8
 8002458:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800245e:	223f      	movs	r2, #63	; 0x3f
 8002460:	409a      	lsls	r2, r3
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800247a:	2b00      	cmp	r3, #0
 800247c:	d07d      	beq.n	800257a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	4798      	blx	r3
        }
        return;
 8002486:	e078      	b.n	800257a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d01c      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d108      	bne.n	80024b6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d030      	beq.n	800250e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	4798      	blx	r3
 80024b4:	e02b      	b.n	800250e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d027      	beq.n	800250e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	4798      	blx	r3
 80024c6:	e022      	b.n	800250e <HAL_DMA_IRQHandler+0x29e>
 80024c8:	20000000 	.word	0x20000000
 80024cc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d10f      	bne.n	80024fe <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f022 0210 	bic.w	r2, r2, #16
 80024ec:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2201      	movs	r2, #1
 80024fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002502:	2b00      	cmp	r3, #0
 8002504:	d003      	beq.n	800250e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002512:	2b00      	cmp	r3, #0
 8002514:	d032      	beq.n	800257c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b00      	cmp	r3, #0
 8002520:	d022      	beq.n	8002568 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2205      	movs	r2, #5
 8002526:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 0201 	bic.w	r2, r2, #1
 8002538:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	3301      	adds	r3, #1
 800253e:	60bb      	str	r3, [r7, #8]
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	429a      	cmp	r2, r3
 8002544:	d307      	bcc.n	8002556 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0301 	and.w	r3, r3, #1
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1f2      	bne.n	800253a <HAL_DMA_IRQHandler+0x2ca>
 8002554:	e000      	b.n	8002558 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002556:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800256c:	2b00      	cmp	r3, #0
 800256e:	d005      	beq.n	800257c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	4798      	blx	r3
 8002578:	e000      	b.n	800257c <HAL_DMA_IRQHandler+0x30c>
        return;
 800257a:	bf00      	nop
    }
  }
}
 800257c:	3718      	adds	r7, #24
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop

08002584 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
 8002590:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	683a      	ldr	r2, [r7, #0]
 80025a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	2b40      	cmp	r3, #64	; 0x40
 80025b0:	d108      	bne.n	80025c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68ba      	ldr	r2, [r7, #8]
 80025c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80025c2:	e007      	b.n	80025d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68ba      	ldr	r2, [r7, #8]
 80025ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	60da      	str	r2, [r3, #12]
}
 80025d4:	bf00      	nop
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	3b10      	subs	r3, #16
 80025f0:	4a13      	ldr	r2, [pc, #76]	; (8002640 <DMA_CalcBaseAndBitshift+0x60>)
 80025f2:	fba2 2303 	umull	r2, r3, r2, r3
 80025f6:	091b      	lsrs	r3, r3, #4
 80025f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80025fa:	4a12      	ldr	r2, [pc, #72]	; (8002644 <DMA_CalcBaseAndBitshift+0x64>)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	4413      	add	r3, r2
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2b03      	cmp	r3, #3
 800260c:	d908      	bls.n	8002620 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	461a      	mov	r2, r3
 8002614:	4b0c      	ldr	r3, [pc, #48]	; (8002648 <DMA_CalcBaseAndBitshift+0x68>)
 8002616:	4013      	ands	r3, r2
 8002618:	1d1a      	adds	r2, r3, #4
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	659a      	str	r2, [r3, #88]	; 0x58
 800261e:	e006      	b.n	800262e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	461a      	mov	r2, r3
 8002626:	4b08      	ldr	r3, [pc, #32]	; (8002648 <DMA_CalcBaseAndBitshift+0x68>)
 8002628:	4013      	ands	r3, r2
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002632:	4618      	mov	r0, r3
 8002634:	3714      	adds	r7, #20
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	aaaaaaab 	.word	0xaaaaaaab
 8002644:	080086d8 	.word	0x080086d8
 8002648:	fffffc00 	.word	0xfffffc00

0800264c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002654:	2300      	movs	r3, #0
 8002656:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800265c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d11f      	bne.n	80026a6 <DMA_CheckFifoParam+0x5a>
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	2b03      	cmp	r3, #3
 800266a:	d856      	bhi.n	800271a <DMA_CheckFifoParam+0xce>
 800266c:	a201      	add	r2, pc, #4	; (adr r2, 8002674 <DMA_CheckFifoParam+0x28>)
 800266e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002672:	bf00      	nop
 8002674:	08002685 	.word	0x08002685
 8002678:	08002697 	.word	0x08002697
 800267c:	08002685 	.word	0x08002685
 8002680:	0800271b 	.word	0x0800271b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002688:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d046      	beq.n	800271e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002694:	e043      	b.n	800271e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800269e:	d140      	bne.n	8002722 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026a4:	e03d      	b.n	8002722 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026ae:	d121      	bne.n	80026f4 <DMA_CheckFifoParam+0xa8>
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	2b03      	cmp	r3, #3
 80026b4:	d837      	bhi.n	8002726 <DMA_CheckFifoParam+0xda>
 80026b6:	a201      	add	r2, pc, #4	; (adr r2, 80026bc <DMA_CheckFifoParam+0x70>)
 80026b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026bc:	080026cd 	.word	0x080026cd
 80026c0:	080026d3 	.word	0x080026d3
 80026c4:	080026cd 	.word	0x080026cd
 80026c8:	080026e5 	.word	0x080026e5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	73fb      	strb	r3, [r7, #15]
      break;
 80026d0:	e030      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d025      	beq.n	800272a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026e2:	e022      	b.n	800272a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80026ec:	d11f      	bne.n	800272e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80026f2:	e01c      	b.n	800272e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d903      	bls.n	8002702 <DMA_CheckFifoParam+0xb6>
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	2b03      	cmp	r3, #3
 80026fe:	d003      	beq.n	8002708 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002700:	e018      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	73fb      	strb	r3, [r7, #15]
      break;
 8002706:	e015      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800270c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00e      	beq.n	8002732 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	73fb      	strb	r3, [r7, #15]
      break;
 8002718:	e00b      	b.n	8002732 <DMA_CheckFifoParam+0xe6>
      break;
 800271a:	bf00      	nop
 800271c:	e00a      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      break;
 800271e:	bf00      	nop
 8002720:	e008      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      break;
 8002722:	bf00      	nop
 8002724:	e006      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      break;
 8002726:	bf00      	nop
 8002728:	e004      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      break;
 800272a:	bf00      	nop
 800272c:	e002      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      break;   
 800272e:	bf00      	nop
 8002730:	e000      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      break;
 8002732:	bf00      	nop
    }
  } 
  
  return status; 
 8002734:	7bfb      	ldrb	r3, [r7, #15]
}
 8002736:	4618      	mov	r0, r3
 8002738:	3714      	adds	r7, #20
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop

08002744 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002744:	b480      	push	{r7}
 8002746:	b089      	sub	sp, #36	; 0x24
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800274e:	2300      	movs	r3, #0
 8002750:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002752:	2300      	movs	r3, #0
 8002754:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002756:	2300      	movs	r3, #0
 8002758:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800275a:	2300      	movs	r3, #0
 800275c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800275e:	2300      	movs	r3, #0
 8002760:	61fb      	str	r3, [r7, #28]
 8002762:	e175      	b.n	8002a50 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002764:	2201      	movs	r2, #1
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	4013      	ands	r3, r2
 8002776:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	429a      	cmp	r2, r3
 800277e:	f040 8164 	bne.w	8002a4a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d00b      	beq.n	80027a2 <HAL_GPIO_Init+0x5e>
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b02      	cmp	r3, #2
 8002790:	d007      	beq.n	80027a2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002796:	2b11      	cmp	r3, #17
 8002798:	d003      	beq.n	80027a2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	2b12      	cmp	r3, #18
 80027a0:	d130      	bne.n	8002804 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	2203      	movs	r2, #3
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43db      	mvns	r3, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4013      	ands	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	68da      	ldr	r2, [r3, #12]
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027d8:	2201      	movs	r2, #1
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	091b      	lsrs	r3, r3, #4
 80027ee:	f003 0201 	and.w	r2, r3, #1
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	2203      	movs	r2, #3
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4013      	ands	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	689a      	ldr	r2, [r3, #8]
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	4313      	orrs	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	2b02      	cmp	r3, #2
 800283a:	d003      	beq.n	8002844 <HAL_GPIO_Init+0x100>
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b12      	cmp	r3, #18
 8002842:	d123      	bne.n	800288c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	08da      	lsrs	r2, r3, #3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	3208      	adds	r2, #8
 800284c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002850:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	f003 0307 	and.w	r3, r3, #7
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	220f      	movs	r2, #15
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	43db      	mvns	r3, r3
 8002862:	69ba      	ldr	r2, [r7, #24]
 8002864:	4013      	ands	r3, r2
 8002866:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	691a      	ldr	r2, [r3, #16]
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	4313      	orrs	r3, r2
 800287c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	08da      	lsrs	r2, r3, #3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	3208      	adds	r2, #8
 8002886:	69b9      	ldr	r1, [r7, #24]
 8002888:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	2203      	movs	r2, #3
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	43db      	mvns	r3, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4013      	ands	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f003 0203 	and.w	r2, r3, #3
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f000 80be 	beq.w	8002a4a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ce:	4b66      	ldr	r3, [pc, #408]	; (8002a68 <HAL_GPIO_Init+0x324>)
 80028d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d2:	4a65      	ldr	r2, [pc, #404]	; (8002a68 <HAL_GPIO_Init+0x324>)
 80028d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028d8:	6453      	str	r3, [r2, #68]	; 0x44
 80028da:	4b63      	ldr	r3, [pc, #396]	; (8002a68 <HAL_GPIO_Init+0x324>)
 80028dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80028e6:	4a61      	ldr	r2, [pc, #388]	; (8002a6c <HAL_GPIO_Init+0x328>)
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	089b      	lsrs	r3, r3, #2
 80028ec:	3302      	adds	r3, #2
 80028ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	f003 0303 	and.w	r3, r3, #3
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	220f      	movs	r2, #15
 80028fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002902:	43db      	mvns	r3, r3
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	4013      	ands	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a58      	ldr	r2, [pc, #352]	; (8002a70 <HAL_GPIO_Init+0x32c>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d037      	beq.n	8002982 <HAL_GPIO_Init+0x23e>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a57      	ldr	r2, [pc, #348]	; (8002a74 <HAL_GPIO_Init+0x330>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d031      	beq.n	800297e <HAL_GPIO_Init+0x23a>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a56      	ldr	r2, [pc, #344]	; (8002a78 <HAL_GPIO_Init+0x334>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d02b      	beq.n	800297a <HAL_GPIO_Init+0x236>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a55      	ldr	r2, [pc, #340]	; (8002a7c <HAL_GPIO_Init+0x338>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d025      	beq.n	8002976 <HAL_GPIO_Init+0x232>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a54      	ldr	r2, [pc, #336]	; (8002a80 <HAL_GPIO_Init+0x33c>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d01f      	beq.n	8002972 <HAL_GPIO_Init+0x22e>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a53      	ldr	r2, [pc, #332]	; (8002a84 <HAL_GPIO_Init+0x340>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d019      	beq.n	800296e <HAL_GPIO_Init+0x22a>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a52      	ldr	r2, [pc, #328]	; (8002a88 <HAL_GPIO_Init+0x344>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d013      	beq.n	800296a <HAL_GPIO_Init+0x226>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a51      	ldr	r2, [pc, #324]	; (8002a8c <HAL_GPIO_Init+0x348>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d00d      	beq.n	8002966 <HAL_GPIO_Init+0x222>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a50      	ldr	r2, [pc, #320]	; (8002a90 <HAL_GPIO_Init+0x34c>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d007      	beq.n	8002962 <HAL_GPIO_Init+0x21e>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a4f      	ldr	r2, [pc, #316]	; (8002a94 <HAL_GPIO_Init+0x350>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d101      	bne.n	800295e <HAL_GPIO_Init+0x21a>
 800295a:	2309      	movs	r3, #9
 800295c:	e012      	b.n	8002984 <HAL_GPIO_Init+0x240>
 800295e:	230a      	movs	r3, #10
 8002960:	e010      	b.n	8002984 <HAL_GPIO_Init+0x240>
 8002962:	2308      	movs	r3, #8
 8002964:	e00e      	b.n	8002984 <HAL_GPIO_Init+0x240>
 8002966:	2307      	movs	r3, #7
 8002968:	e00c      	b.n	8002984 <HAL_GPIO_Init+0x240>
 800296a:	2306      	movs	r3, #6
 800296c:	e00a      	b.n	8002984 <HAL_GPIO_Init+0x240>
 800296e:	2305      	movs	r3, #5
 8002970:	e008      	b.n	8002984 <HAL_GPIO_Init+0x240>
 8002972:	2304      	movs	r3, #4
 8002974:	e006      	b.n	8002984 <HAL_GPIO_Init+0x240>
 8002976:	2303      	movs	r3, #3
 8002978:	e004      	b.n	8002984 <HAL_GPIO_Init+0x240>
 800297a:	2302      	movs	r3, #2
 800297c:	e002      	b.n	8002984 <HAL_GPIO_Init+0x240>
 800297e:	2301      	movs	r3, #1
 8002980:	e000      	b.n	8002984 <HAL_GPIO_Init+0x240>
 8002982:	2300      	movs	r3, #0
 8002984:	69fa      	ldr	r2, [r7, #28]
 8002986:	f002 0203 	and.w	r2, r2, #3
 800298a:	0092      	lsls	r2, r2, #2
 800298c:	4093      	lsls	r3, r2
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4313      	orrs	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002994:	4935      	ldr	r1, [pc, #212]	; (8002a6c <HAL_GPIO_Init+0x328>)
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	089b      	lsrs	r3, r3, #2
 800299a:	3302      	adds	r3, #2
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029a2:	4b3d      	ldr	r3, [pc, #244]	; (8002a98 <HAL_GPIO_Init+0x354>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	43db      	mvns	r3, r3
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	4013      	ands	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029c6:	4a34      	ldr	r2, [pc, #208]	; (8002a98 <HAL_GPIO_Init+0x354>)
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80029cc:	4b32      	ldr	r3, [pc, #200]	; (8002a98 <HAL_GPIO_Init+0x354>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	43db      	mvns	r3, r3
 80029d6:	69ba      	ldr	r2, [r7, #24]
 80029d8:	4013      	ands	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029f0:	4a29      	ldr	r2, [pc, #164]	; (8002a98 <HAL_GPIO_Init+0x354>)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029f6:	4b28      	ldr	r3, [pc, #160]	; (8002a98 <HAL_GPIO_Init+0x354>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	43db      	mvns	r3, r3
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	4013      	ands	r3, r2
 8002a04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d003      	beq.n	8002a1a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002a12:	69ba      	ldr	r2, [r7, #24]
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a1a:	4a1f      	ldr	r2, [pc, #124]	; (8002a98 <HAL_GPIO_Init+0x354>)
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a20:	4b1d      	ldr	r3, [pc, #116]	; (8002a98 <HAL_GPIO_Init+0x354>)
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	69ba      	ldr	r2, [r7, #24]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d003      	beq.n	8002a44 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a44:	4a14      	ldr	r2, [pc, #80]	; (8002a98 <HAL_GPIO_Init+0x354>)
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	61fb      	str	r3, [r7, #28]
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	2b0f      	cmp	r3, #15
 8002a54:	f67f ae86 	bls.w	8002764 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002a58:	bf00      	nop
 8002a5a:	bf00      	nop
 8002a5c:	3724      	adds	r7, #36	; 0x24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	40023800 	.word	0x40023800
 8002a6c:	40013800 	.word	0x40013800
 8002a70:	40020000 	.word	0x40020000
 8002a74:	40020400 	.word	0x40020400
 8002a78:	40020800 	.word	0x40020800
 8002a7c:	40020c00 	.word	0x40020c00
 8002a80:	40021000 	.word	0x40021000
 8002a84:	40021400 	.word	0x40021400
 8002a88:	40021800 	.word	0x40021800
 8002a8c:	40021c00 	.word	0x40021c00
 8002a90:	40022000 	.word	0x40022000
 8002a94:	40022400 	.word	0x40022400
 8002a98:	40013c00 	.word	0x40013c00

08002a9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	807b      	strh	r3, [r7, #2]
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002aac:	787b      	ldrb	r3, [r7, #1]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ab2:	887a      	ldrh	r2, [r7, #2]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002ab8:	e003      	b.n	8002ac2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002aba:	887b      	ldrh	r3, [r7, #2]
 8002abc:	041a      	lsls	r2, r3, #16
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	619a      	str	r2, [r3, #24]
}
 8002ac2:	bf00      	nop
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
	...

08002ad0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002ada:	4b23      	ldr	r3, [pc, #140]	; (8002b68 <HAL_PWREx_EnableOverDrive+0x98>)
 8002adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ade:	4a22      	ldr	r2, [pc, #136]	; (8002b68 <HAL_PWREx_EnableOverDrive+0x98>)
 8002ae0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ae4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ae6:	4b20      	ldr	r3, [pc, #128]	; (8002b68 <HAL_PWREx_EnableOverDrive+0x98>)
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aee:	603b      	str	r3, [r7, #0]
 8002af0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002af2:	4b1e      	ldr	r3, [pc, #120]	; (8002b6c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a1d      	ldr	r2, [pc, #116]	; (8002b6c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002afc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002afe:	f7fe fb81 	bl	8001204 <HAL_GetTick>
 8002b02:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b04:	e009      	b.n	8002b1a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002b06:	f7fe fb7d 	bl	8001204 <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b14:	d901      	bls.n	8002b1a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e022      	b.n	8002b60 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b1a:	4b14      	ldr	r3, [pc, #80]	; (8002b6c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b26:	d1ee      	bne.n	8002b06 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002b28:	4b10      	ldr	r3, [pc, #64]	; (8002b6c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a0f      	ldr	r2, [pc, #60]	; (8002b6c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b32:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b34:	f7fe fb66 	bl	8001204 <HAL_GetTick>
 8002b38:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002b3a:	e009      	b.n	8002b50 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002b3c:	f7fe fb62 	bl	8001204 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b4a:	d901      	bls.n	8002b50 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e007      	b.n	8002b60 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002b50:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002b5c:	d1ee      	bne.n	8002b3c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3708      	adds	r7, #8
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40023800 	.word	0x40023800
 8002b6c:	40007000 	.word	0x40007000

08002b70 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e29b      	b.n	80030be <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f000 8087 	beq.w	8002ca2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b94:	4b96      	ldr	r3, [pc, #600]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f003 030c 	and.w	r3, r3, #12
 8002b9c:	2b04      	cmp	r3, #4
 8002b9e:	d00c      	beq.n	8002bba <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ba0:	4b93      	ldr	r3, [pc, #588]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f003 030c 	and.w	r3, r3, #12
 8002ba8:	2b08      	cmp	r3, #8
 8002baa:	d112      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x62>
 8002bac:	4b90      	ldr	r3, [pc, #576]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bb4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bb8:	d10b      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bba:	4b8d      	ldr	r3, [pc, #564]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d06c      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x130>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d168      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e275      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bda:	d106      	bne.n	8002bea <HAL_RCC_OscConfig+0x7a>
 8002bdc:	4b84      	ldr	r3, [pc, #528]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a83      	ldr	r2, [pc, #524]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002be2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002be6:	6013      	str	r3, [r2, #0]
 8002be8:	e02e      	b.n	8002c48 <HAL_RCC_OscConfig+0xd8>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10c      	bne.n	8002c0c <HAL_RCC_OscConfig+0x9c>
 8002bf2:	4b7f      	ldr	r3, [pc, #508]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a7e      	ldr	r2, [pc, #504]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002bf8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bfc:	6013      	str	r3, [r2, #0]
 8002bfe:	4b7c      	ldr	r3, [pc, #496]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a7b      	ldr	r2, [pc, #492]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002c04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c08:	6013      	str	r3, [r2, #0]
 8002c0a:	e01d      	b.n	8002c48 <HAL_RCC_OscConfig+0xd8>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c14:	d10c      	bne.n	8002c30 <HAL_RCC_OscConfig+0xc0>
 8002c16:	4b76      	ldr	r3, [pc, #472]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a75      	ldr	r2, [pc, #468]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002c1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c20:	6013      	str	r3, [r2, #0]
 8002c22:	4b73      	ldr	r3, [pc, #460]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a72      	ldr	r2, [pc, #456]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002c28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c2c:	6013      	str	r3, [r2, #0]
 8002c2e:	e00b      	b.n	8002c48 <HAL_RCC_OscConfig+0xd8>
 8002c30:	4b6f      	ldr	r3, [pc, #444]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a6e      	ldr	r2, [pc, #440]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002c36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c3a:	6013      	str	r3, [r2, #0]
 8002c3c:	4b6c      	ldr	r3, [pc, #432]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a6b      	ldr	r2, [pc, #428]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002c42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d013      	beq.n	8002c78 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c50:	f7fe fad8 	bl	8001204 <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c56:	e008      	b.n	8002c6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c58:	f7fe fad4 	bl	8001204 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b64      	cmp	r3, #100	; 0x64
 8002c64:	d901      	bls.n	8002c6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e229      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c6a:	4b61      	ldr	r3, [pc, #388]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d0f0      	beq.n	8002c58 <HAL_RCC_OscConfig+0xe8>
 8002c76:	e014      	b.n	8002ca2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c78:	f7fe fac4 	bl	8001204 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c80:	f7fe fac0 	bl	8001204 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b64      	cmp	r3, #100	; 0x64
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e215      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c92:	4b57      	ldr	r3, [pc, #348]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1f0      	bne.n	8002c80 <HAL_RCC_OscConfig+0x110>
 8002c9e:	e000      	b.n	8002ca2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ca0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d069      	beq.n	8002d82 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cae:	4b50      	ldr	r3, [pc, #320]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 030c 	and.w	r3, r3, #12
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00b      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cba:	4b4d      	ldr	r3, [pc, #308]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 030c 	and.w	r3, r3, #12
 8002cc2:	2b08      	cmp	r3, #8
 8002cc4:	d11c      	bne.n	8002d00 <HAL_RCC_OscConfig+0x190>
 8002cc6:	4b4a      	ldr	r3, [pc, #296]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d116      	bne.n	8002d00 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cd2:	4b47      	ldr	r3, [pc, #284]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d005      	beq.n	8002cea <HAL_RCC_OscConfig+0x17a>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d001      	beq.n	8002cea <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e1e9      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cea:	4b41      	ldr	r3, [pc, #260]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	691b      	ldr	r3, [r3, #16]
 8002cf6:	00db      	lsls	r3, r3, #3
 8002cf8:	493d      	ldr	r1, [pc, #244]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cfe:	e040      	b.n	8002d82 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d023      	beq.n	8002d50 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d08:	4b39      	ldr	r3, [pc, #228]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a38      	ldr	r2, [pc, #224]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002d0e:	f043 0301 	orr.w	r3, r3, #1
 8002d12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d14:	f7fe fa76 	bl	8001204 <HAL_GetTick>
 8002d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d1a:	e008      	b.n	8002d2e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d1c:	f7fe fa72 	bl	8001204 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e1c7      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d2e:	4b30      	ldr	r3, [pc, #192]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d0f0      	beq.n	8002d1c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d3a:	4b2d      	ldr	r3, [pc, #180]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	4929      	ldr	r1, [pc, #164]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	600b      	str	r3, [r1, #0]
 8002d4e:	e018      	b.n	8002d82 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d50:	4b27      	ldr	r3, [pc, #156]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a26      	ldr	r2, [pc, #152]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002d56:	f023 0301 	bic.w	r3, r3, #1
 8002d5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d5c:	f7fe fa52 	bl	8001204 <HAL_GetTick>
 8002d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d62:	e008      	b.n	8002d76 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d64:	f7fe fa4e 	bl	8001204 <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e1a3      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d76:	4b1e      	ldr	r3, [pc, #120]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1f0      	bne.n	8002d64 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d038      	beq.n	8002e00 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d019      	beq.n	8002dca <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d96:	4b16      	ldr	r3, [pc, #88]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002d98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d9a:	4a15      	ldr	r2, [pc, #84]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002da2:	f7fe fa2f 	bl	8001204 <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002da8:	e008      	b.n	8002dbc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002daa:	f7fe fa2b 	bl	8001204 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e180      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dbc:	4b0c      	ldr	r3, [pc, #48]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002dbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0f0      	beq.n	8002daa <HAL_RCC_OscConfig+0x23a>
 8002dc8:	e01a      	b.n	8002e00 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dca:	4b09      	ldr	r3, [pc, #36]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002dcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dce:	4a08      	ldr	r2, [pc, #32]	; (8002df0 <HAL_RCC_OscConfig+0x280>)
 8002dd0:	f023 0301 	bic.w	r3, r3, #1
 8002dd4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dd6:	f7fe fa15 	bl	8001204 <HAL_GetTick>
 8002dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ddc:	e00a      	b.n	8002df4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dde:	f7fe fa11 	bl	8001204 <HAL_GetTick>
 8002de2:	4602      	mov	r2, r0
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	1ad3      	subs	r3, r2, r3
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d903      	bls.n	8002df4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e166      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
 8002df0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002df4:	4b92      	ldr	r3, [pc, #584]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002df6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002df8:	f003 0302 	and.w	r3, r3, #2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d1ee      	bne.n	8002dde <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 0304 	and.w	r3, r3, #4
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	f000 80a4 	beq.w	8002f56 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e0e:	4b8c      	ldr	r3, [pc, #560]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10d      	bne.n	8002e36 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e1a:	4b89      	ldr	r3, [pc, #548]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1e:	4a88      	ldr	r2, [pc, #544]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e24:	6413      	str	r3, [r2, #64]	; 0x40
 8002e26:	4b86      	ldr	r3, [pc, #536]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e2e:	60bb      	str	r3, [r7, #8]
 8002e30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e32:	2301      	movs	r3, #1
 8002e34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e36:	4b83      	ldr	r3, [pc, #524]	; (8003044 <HAL_RCC_OscConfig+0x4d4>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d118      	bne.n	8002e74 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002e42:	4b80      	ldr	r3, [pc, #512]	; (8003044 <HAL_RCC_OscConfig+0x4d4>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a7f      	ldr	r2, [pc, #508]	; (8003044 <HAL_RCC_OscConfig+0x4d4>)
 8002e48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e4e:	f7fe f9d9 	bl	8001204 <HAL_GetTick>
 8002e52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e54:	e008      	b.n	8002e68 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e56:	f7fe f9d5 	bl	8001204 <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	2b64      	cmp	r3, #100	; 0x64
 8002e62:	d901      	bls.n	8002e68 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e12a      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e68:	4b76      	ldr	r3, [pc, #472]	; (8003044 <HAL_RCC_OscConfig+0x4d4>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0f0      	beq.n	8002e56 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d106      	bne.n	8002e8a <HAL_RCC_OscConfig+0x31a>
 8002e7c:	4b70      	ldr	r3, [pc, #448]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e80:	4a6f      	ldr	r2, [pc, #444]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002e82:	f043 0301 	orr.w	r3, r3, #1
 8002e86:	6713      	str	r3, [r2, #112]	; 0x70
 8002e88:	e02d      	b.n	8002ee6 <HAL_RCC_OscConfig+0x376>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d10c      	bne.n	8002eac <HAL_RCC_OscConfig+0x33c>
 8002e92:	4b6b      	ldr	r3, [pc, #428]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e96:	4a6a      	ldr	r2, [pc, #424]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002e98:	f023 0301 	bic.w	r3, r3, #1
 8002e9c:	6713      	str	r3, [r2, #112]	; 0x70
 8002e9e:	4b68      	ldr	r3, [pc, #416]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ea2:	4a67      	ldr	r2, [pc, #412]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002ea4:	f023 0304 	bic.w	r3, r3, #4
 8002ea8:	6713      	str	r3, [r2, #112]	; 0x70
 8002eaa:	e01c      	b.n	8002ee6 <HAL_RCC_OscConfig+0x376>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	2b05      	cmp	r3, #5
 8002eb2:	d10c      	bne.n	8002ece <HAL_RCC_OscConfig+0x35e>
 8002eb4:	4b62      	ldr	r3, [pc, #392]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eb8:	4a61      	ldr	r2, [pc, #388]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002eba:	f043 0304 	orr.w	r3, r3, #4
 8002ebe:	6713      	str	r3, [r2, #112]	; 0x70
 8002ec0:	4b5f      	ldr	r3, [pc, #380]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002ec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ec4:	4a5e      	ldr	r2, [pc, #376]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002ec6:	f043 0301 	orr.w	r3, r3, #1
 8002eca:	6713      	str	r3, [r2, #112]	; 0x70
 8002ecc:	e00b      	b.n	8002ee6 <HAL_RCC_OscConfig+0x376>
 8002ece:	4b5c      	ldr	r3, [pc, #368]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ed2:	4a5b      	ldr	r2, [pc, #364]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002ed4:	f023 0301 	bic.w	r3, r3, #1
 8002ed8:	6713      	str	r3, [r2, #112]	; 0x70
 8002eda:	4b59      	ldr	r3, [pc, #356]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ede:	4a58      	ldr	r2, [pc, #352]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002ee0:	f023 0304 	bic.w	r3, r3, #4
 8002ee4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d015      	beq.n	8002f1a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eee:	f7fe f989 	bl	8001204 <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ef4:	e00a      	b.n	8002f0c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ef6:	f7fe f985 	bl	8001204 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e0d8      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f0c:	4b4c      	ldr	r3, [pc, #304]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f10:	f003 0302 	and.w	r3, r3, #2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0ee      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x386>
 8002f18:	e014      	b.n	8002f44 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f1a:	f7fe f973 	bl	8001204 <HAL_GetTick>
 8002f1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f20:	e00a      	b.n	8002f38 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f22:	f7fe f96f 	bl	8001204 <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d901      	bls.n	8002f38 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e0c2      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f38:	4b41      	ldr	r3, [pc, #260]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1ee      	bne.n	8002f22 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f44:	7dfb      	ldrb	r3, [r7, #23]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d105      	bne.n	8002f56 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f4a:	4b3d      	ldr	r3, [pc, #244]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4e:	4a3c      	ldr	r2, [pc, #240]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002f50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f54:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	699b      	ldr	r3, [r3, #24]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	f000 80ae 	beq.w	80030bc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f60:	4b37      	ldr	r3, [pc, #220]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f003 030c 	and.w	r3, r3, #12
 8002f68:	2b08      	cmp	r3, #8
 8002f6a:	d06d      	beq.n	8003048 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	699b      	ldr	r3, [r3, #24]
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d14b      	bne.n	800300c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f74:	4b32      	ldr	r3, [pc, #200]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a31      	ldr	r2, [pc, #196]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002f7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f80:	f7fe f940 	bl	8001204 <HAL_GetTick>
 8002f84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f86:	e008      	b.n	8002f9a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f88:	f7fe f93c 	bl	8001204 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d901      	bls.n	8002f9a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e091      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f9a:	4b29      	ldr	r3, [pc, #164]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1f0      	bne.n	8002f88 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	69da      	ldr	r2, [r3, #28]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a1b      	ldr	r3, [r3, #32]
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb4:	019b      	lsls	r3, r3, #6
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fbc:	085b      	lsrs	r3, r3, #1
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	041b      	lsls	r3, r3, #16
 8002fc2:	431a      	orrs	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc8:	061b      	lsls	r3, r3, #24
 8002fca:	431a      	orrs	r2, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd0:	071b      	lsls	r3, r3, #28
 8002fd2:	491b      	ldr	r1, [pc, #108]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fd8:	4b19      	ldr	r3, [pc, #100]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a18      	ldr	r2, [pc, #96]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8002fde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fe2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe4:	f7fe f90e 	bl	8001204 <HAL_GetTick>
 8002fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fea:	e008      	b.n	8002ffe <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fec:	f7fe f90a 	bl	8001204 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e05f      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ffe:	4b10      	ldr	r3, [pc, #64]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d0f0      	beq.n	8002fec <HAL_RCC_OscConfig+0x47c>
 800300a:	e057      	b.n	80030bc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800300c:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a0b      	ldr	r2, [pc, #44]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8003012:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003016:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003018:	f7fe f8f4 	bl	8001204 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003020:	f7fe f8f0 	bl	8001204 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b02      	cmp	r3, #2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e045      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003032:	4b03      	ldr	r3, [pc, #12]	; (8003040 <HAL_RCC_OscConfig+0x4d0>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1f0      	bne.n	8003020 <HAL_RCC_OscConfig+0x4b0>
 800303e:	e03d      	b.n	80030bc <HAL_RCC_OscConfig+0x54c>
 8003040:	40023800 	.word	0x40023800
 8003044:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003048:	4b1f      	ldr	r3, [pc, #124]	; (80030c8 <HAL_RCC_OscConfig+0x558>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d030      	beq.n	80030b8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003060:	429a      	cmp	r2, r3
 8003062:	d129      	bne.n	80030b8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800306e:	429a      	cmp	r2, r3
 8003070:	d122      	bne.n	80030b8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003078:	4013      	ands	r3, r2
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800307e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003080:	4293      	cmp	r3, r2
 8003082:	d119      	bne.n	80030b8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308e:	085b      	lsrs	r3, r3, #1
 8003090:	3b01      	subs	r3, #1
 8003092:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003094:	429a      	cmp	r2, r3
 8003096:	d10f      	bne.n	80030b8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d107      	bne.n	80030b8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d001      	beq.n	80030bc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e000      	b.n	80030be <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3718      	adds	r7, #24
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	40023800 	.word	0x40023800

080030cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80030d6:	2300      	movs	r3, #0
 80030d8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d101      	bne.n	80030e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e0d0      	b.n	8003286 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030e4:	4b6a      	ldr	r3, [pc, #424]	; (8003290 <HAL_RCC_ClockConfig+0x1c4>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 030f 	and.w	r3, r3, #15
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d910      	bls.n	8003114 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030f2:	4b67      	ldr	r3, [pc, #412]	; (8003290 <HAL_RCC_ClockConfig+0x1c4>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f023 020f 	bic.w	r2, r3, #15
 80030fa:	4965      	ldr	r1, [pc, #404]	; (8003290 <HAL_RCC_ClockConfig+0x1c4>)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	4313      	orrs	r3, r2
 8003100:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003102:	4b63      	ldr	r3, [pc, #396]	; (8003290 <HAL_RCC_ClockConfig+0x1c4>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 030f 	and.w	r3, r3, #15
 800310a:	683a      	ldr	r2, [r7, #0]
 800310c:	429a      	cmp	r2, r3
 800310e:	d001      	beq.n	8003114 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e0b8      	b.n	8003286 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0302 	and.w	r3, r3, #2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d020      	beq.n	8003162 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0304 	and.w	r3, r3, #4
 8003128:	2b00      	cmp	r3, #0
 800312a:	d005      	beq.n	8003138 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800312c:	4b59      	ldr	r3, [pc, #356]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	4a58      	ldr	r2, [pc, #352]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 8003132:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003136:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0308 	and.w	r3, r3, #8
 8003140:	2b00      	cmp	r3, #0
 8003142:	d005      	beq.n	8003150 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003144:	4b53      	ldr	r3, [pc, #332]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	4a52      	ldr	r2, [pc, #328]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 800314a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800314e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003150:	4b50      	ldr	r3, [pc, #320]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	494d      	ldr	r1, [pc, #308]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 800315e:	4313      	orrs	r3, r2
 8003160:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	2b00      	cmp	r3, #0
 800316c:	d040      	beq.n	80031f0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d107      	bne.n	8003186 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003176:	4b47      	ldr	r3, [pc, #284]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d115      	bne.n	80031ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e07f      	b.n	8003286 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	2b02      	cmp	r3, #2
 800318c:	d107      	bne.n	800319e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800318e:	4b41      	ldr	r3, [pc, #260]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d109      	bne.n	80031ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e073      	b.n	8003286 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800319e:	4b3d      	ldr	r3, [pc, #244]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e06b      	b.n	8003286 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031ae:	4b39      	ldr	r3, [pc, #228]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f023 0203 	bic.w	r2, r3, #3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	4936      	ldr	r1, [pc, #216]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031c0:	f7fe f820 	bl	8001204 <HAL_GetTick>
 80031c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031c6:	e00a      	b.n	80031de <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031c8:	f7fe f81c 	bl	8001204 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e053      	b.n	8003286 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031de:	4b2d      	ldr	r3, [pc, #180]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f003 020c 	and.w	r2, r3, #12
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d1eb      	bne.n	80031c8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031f0:	4b27      	ldr	r3, [pc, #156]	; (8003290 <HAL_RCC_ClockConfig+0x1c4>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 030f 	and.w	r3, r3, #15
 80031f8:	683a      	ldr	r2, [r7, #0]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d210      	bcs.n	8003220 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031fe:	4b24      	ldr	r3, [pc, #144]	; (8003290 <HAL_RCC_ClockConfig+0x1c4>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f023 020f 	bic.w	r2, r3, #15
 8003206:	4922      	ldr	r1, [pc, #136]	; (8003290 <HAL_RCC_ClockConfig+0x1c4>)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	4313      	orrs	r3, r2
 800320c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800320e:	4b20      	ldr	r3, [pc, #128]	; (8003290 <HAL_RCC_ClockConfig+0x1c4>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 030f 	and.w	r3, r3, #15
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	429a      	cmp	r2, r3
 800321a:	d001      	beq.n	8003220 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e032      	b.n	8003286 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0304 	and.w	r3, r3, #4
 8003228:	2b00      	cmp	r3, #0
 800322a:	d008      	beq.n	800323e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800322c:	4b19      	ldr	r3, [pc, #100]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	4916      	ldr	r1, [pc, #88]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 800323a:	4313      	orrs	r3, r2
 800323c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0308 	and.w	r3, r3, #8
 8003246:	2b00      	cmp	r3, #0
 8003248:	d009      	beq.n	800325e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800324a:	4b12      	ldr	r3, [pc, #72]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	00db      	lsls	r3, r3, #3
 8003258:	490e      	ldr	r1, [pc, #56]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 800325a:	4313      	orrs	r3, r2
 800325c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800325e:	f000 f821 	bl	80032a4 <HAL_RCC_GetSysClockFreq>
 8003262:	4602      	mov	r2, r0
 8003264:	4b0b      	ldr	r3, [pc, #44]	; (8003294 <HAL_RCC_ClockConfig+0x1c8>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	091b      	lsrs	r3, r3, #4
 800326a:	f003 030f 	and.w	r3, r3, #15
 800326e:	490a      	ldr	r1, [pc, #40]	; (8003298 <HAL_RCC_ClockConfig+0x1cc>)
 8003270:	5ccb      	ldrb	r3, [r1, r3]
 8003272:	fa22 f303 	lsr.w	r3, r2, r3
 8003276:	4a09      	ldr	r2, [pc, #36]	; (800329c <HAL_RCC_ClockConfig+0x1d0>)
 8003278:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800327a:	4b09      	ldr	r3, [pc, #36]	; (80032a0 <HAL_RCC_ClockConfig+0x1d4>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4618      	mov	r0, r3
 8003280:	f7fd ff7c 	bl	800117c <HAL_InitTick>

  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3710      	adds	r7, #16
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	40023c00 	.word	0x40023c00
 8003294:	40023800 	.word	0x40023800
 8003298:	080086c0 	.word	0x080086c0
 800329c:	20000000 	.word	0x20000000
 80032a0:	20000004 	.word	0x20000004

080032a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032a4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80032a8:	b084      	sub	sp, #16
 80032aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80032ac:	2300      	movs	r3, #0
 80032ae:	607b      	str	r3, [r7, #4]
 80032b0:	2300      	movs	r3, #0
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	2300      	movs	r3, #0
 80032b6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80032b8:	2300      	movs	r3, #0
 80032ba:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032bc:	4b67      	ldr	r3, [pc, #412]	; (800345c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f003 030c 	and.w	r3, r3, #12
 80032c4:	2b08      	cmp	r3, #8
 80032c6:	d00d      	beq.n	80032e4 <HAL_RCC_GetSysClockFreq+0x40>
 80032c8:	2b08      	cmp	r3, #8
 80032ca:	f200 80bd 	bhi.w	8003448 <HAL_RCC_GetSysClockFreq+0x1a4>
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d002      	beq.n	80032d8 <HAL_RCC_GetSysClockFreq+0x34>
 80032d2:	2b04      	cmp	r3, #4
 80032d4:	d003      	beq.n	80032de <HAL_RCC_GetSysClockFreq+0x3a>
 80032d6:	e0b7      	b.n	8003448 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80032d8:	4b61      	ldr	r3, [pc, #388]	; (8003460 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80032da:	60bb      	str	r3, [r7, #8]
      break;
 80032dc:	e0b7      	b.n	800344e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80032de:	4b60      	ldr	r3, [pc, #384]	; (8003460 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80032e0:	60bb      	str	r3, [r7, #8]
      break;
 80032e2:	e0b4      	b.n	800344e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032e4:	4b5d      	ldr	r3, [pc, #372]	; (800345c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80032ec:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80032ee:	4b5b      	ldr	r3, [pc, #364]	; (800345c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d04d      	beq.n	8003396 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032fa:	4b58      	ldr	r3, [pc, #352]	; (800345c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	099b      	lsrs	r3, r3, #6
 8003300:	461a      	mov	r2, r3
 8003302:	f04f 0300 	mov.w	r3, #0
 8003306:	f240 10ff 	movw	r0, #511	; 0x1ff
 800330a:	f04f 0100 	mov.w	r1, #0
 800330e:	ea02 0800 	and.w	r8, r2, r0
 8003312:	ea03 0901 	and.w	r9, r3, r1
 8003316:	4640      	mov	r0, r8
 8003318:	4649      	mov	r1, r9
 800331a:	f04f 0200 	mov.w	r2, #0
 800331e:	f04f 0300 	mov.w	r3, #0
 8003322:	014b      	lsls	r3, r1, #5
 8003324:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003328:	0142      	lsls	r2, r0, #5
 800332a:	4610      	mov	r0, r2
 800332c:	4619      	mov	r1, r3
 800332e:	ebb0 0008 	subs.w	r0, r0, r8
 8003332:	eb61 0109 	sbc.w	r1, r1, r9
 8003336:	f04f 0200 	mov.w	r2, #0
 800333a:	f04f 0300 	mov.w	r3, #0
 800333e:	018b      	lsls	r3, r1, #6
 8003340:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003344:	0182      	lsls	r2, r0, #6
 8003346:	1a12      	subs	r2, r2, r0
 8003348:	eb63 0301 	sbc.w	r3, r3, r1
 800334c:	f04f 0000 	mov.w	r0, #0
 8003350:	f04f 0100 	mov.w	r1, #0
 8003354:	00d9      	lsls	r1, r3, #3
 8003356:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800335a:	00d0      	lsls	r0, r2, #3
 800335c:	4602      	mov	r2, r0
 800335e:	460b      	mov	r3, r1
 8003360:	eb12 0208 	adds.w	r2, r2, r8
 8003364:	eb43 0309 	adc.w	r3, r3, r9
 8003368:	f04f 0000 	mov.w	r0, #0
 800336c:	f04f 0100 	mov.w	r1, #0
 8003370:	0299      	lsls	r1, r3, #10
 8003372:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003376:	0290      	lsls	r0, r2, #10
 8003378:	4602      	mov	r2, r0
 800337a:	460b      	mov	r3, r1
 800337c:	4610      	mov	r0, r2
 800337e:	4619      	mov	r1, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	461a      	mov	r2, r3
 8003384:	f04f 0300 	mov.w	r3, #0
 8003388:	f7fc ffb2 	bl	80002f0 <__aeabi_uldivmod>
 800338c:	4602      	mov	r2, r0
 800338e:	460b      	mov	r3, r1
 8003390:	4613      	mov	r3, r2
 8003392:	60fb      	str	r3, [r7, #12]
 8003394:	e04a      	b.n	800342c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003396:	4b31      	ldr	r3, [pc, #196]	; (800345c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	099b      	lsrs	r3, r3, #6
 800339c:	461a      	mov	r2, r3
 800339e:	f04f 0300 	mov.w	r3, #0
 80033a2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80033a6:	f04f 0100 	mov.w	r1, #0
 80033aa:	ea02 0400 	and.w	r4, r2, r0
 80033ae:	ea03 0501 	and.w	r5, r3, r1
 80033b2:	4620      	mov	r0, r4
 80033b4:	4629      	mov	r1, r5
 80033b6:	f04f 0200 	mov.w	r2, #0
 80033ba:	f04f 0300 	mov.w	r3, #0
 80033be:	014b      	lsls	r3, r1, #5
 80033c0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80033c4:	0142      	lsls	r2, r0, #5
 80033c6:	4610      	mov	r0, r2
 80033c8:	4619      	mov	r1, r3
 80033ca:	1b00      	subs	r0, r0, r4
 80033cc:	eb61 0105 	sbc.w	r1, r1, r5
 80033d0:	f04f 0200 	mov.w	r2, #0
 80033d4:	f04f 0300 	mov.w	r3, #0
 80033d8:	018b      	lsls	r3, r1, #6
 80033da:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80033de:	0182      	lsls	r2, r0, #6
 80033e0:	1a12      	subs	r2, r2, r0
 80033e2:	eb63 0301 	sbc.w	r3, r3, r1
 80033e6:	f04f 0000 	mov.w	r0, #0
 80033ea:	f04f 0100 	mov.w	r1, #0
 80033ee:	00d9      	lsls	r1, r3, #3
 80033f0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80033f4:	00d0      	lsls	r0, r2, #3
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	1912      	adds	r2, r2, r4
 80033fc:	eb45 0303 	adc.w	r3, r5, r3
 8003400:	f04f 0000 	mov.w	r0, #0
 8003404:	f04f 0100 	mov.w	r1, #0
 8003408:	0299      	lsls	r1, r3, #10
 800340a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800340e:	0290      	lsls	r0, r2, #10
 8003410:	4602      	mov	r2, r0
 8003412:	460b      	mov	r3, r1
 8003414:	4610      	mov	r0, r2
 8003416:	4619      	mov	r1, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	461a      	mov	r2, r3
 800341c:	f04f 0300 	mov.w	r3, #0
 8003420:	f7fc ff66 	bl	80002f0 <__aeabi_uldivmod>
 8003424:	4602      	mov	r2, r0
 8003426:	460b      	mov	r3, r1
 8003428:	4613      	mov	r3, r2
 800342a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800342c:	4b0b      	ldr	r3, [pc, #44]	; (800345c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	0c1b      	lsrs	r3, r3, #16
 8003432:	f003 0303 	and.w	r3, r3, #3
 8003436:	3301      	adds	r3, #1
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	fbb2 f3f3 	udiv	r3, r2, r3
 8003444:	60bb      	str	r3, [r7, #8]
      break;
 8003446:	e002      	b.n	800344e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003448:	4b05      	ldr	r3, [pc, #20]	; (8003460 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800344a:	60bb      	str	r3, [r7, #8]
      break;
 800344c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800344e:	68bb      	ldr	r3, [r7, #8]
}
 8003450:	4618      	mov	r0, r3
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800345a:	bf00      	nop
 800345c:	40023800 	.word	0x40023800
 8003460:	00f42400 	.word	0x00f42400

08003464 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003464:	b480      	push	{r7}
 8003466:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003468:	4b03      	ldr	r3, [pc, #12]	; (8003478 <HAL_RCC_GetHCLKFreq+0x14>)
 800346a:	681b      	ldr	r3, [r3, #0]
}
 800346c:	4618      	mov	r0, r3
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	20000000 	.word	0x20000000

0800347c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003480:	f7ff fff0 	bl	8003464 <HAL_RCC_GetHCLKFreq>
 8003484:	4602      	mov	r2, r0
 8003486:	4b05      	ldr	r3, [pc, #20]	; (800349c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	0a9b      	lsrs	r3, r3, #10
 800348c:	f003 0307 	and.w	r3, r3, #7
 8003490:	4903      	ldr	r1, [pc, #12]	; (80034a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003492:	5ccb      	ldrb	r3, [r1, r3]
 8003494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003498:	4618      	mov	r0, r3
 800349a:	bd80      	pop	{r7, pc}
 800349c:	40023800 	.word	0x40023800
 80034a0:	080086d0 	.word	0x080086d0

080034a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034a8:	f7ff ffdc 	bl	8003464 <HAL_RCC_GetHCLKFreq>
 80034ac:	4602      	mov	r2, r0
 80034ae:	4b05      	ldr	r3, [pc, #20]	; (80034c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	0b5b      	lsrs	r3, r3, #13
 80034b4:	f003 0307 	and.w	r3, r3, #7
 80034b8:	4903      	ldr	r1, [pc, #12]	; (80034c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034ba:	5ccb      	ldrb	r3, [r1, r3]
 80034bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	40023800 	.word	0x40023800
 80034c8:	080086d0 	.word	0x080086d0

080034cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b088      	sub	sp, #32
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80034d4:	2300      	movs	r3, #0
 80034d6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80034d8:	2300      	movs	r3, #0
 80034da:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80034dc:	2300      	movs	r3, #0
 80034de:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80034e0:	2300      	movs	r3, #0
 80034e2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80034e4:	2300      	movs	r3, #0
 80034e6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d012      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80034f4:	4b69      	ldr	r3, [pc, #420]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	4a68      	ldr	r2, [pc, #416]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034fa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80034fe:	6093      	str	r3, [r2, #8]
 8003500:	4b66      	ldr	r3, [pc, #408]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003502:	689a      	ldr	r2, [r3, #8]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003508:	4964      	ldr	r1, [pc, #400]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800350a:	4313      	orrs	r3, r2
 800350c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003512:	2b00      	cmp	r3, #0
 8003514:	d101      	bne.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003516:	2301      	movs	r3, #1
 8003518:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d017      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003526:	4b5d      	ldr	r3, [pc, #372]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003528:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800352c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003534:	4959      	ldr	r1, [pc, #356]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003536:	4313      	orrs	r3, r2
 8003538:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003540:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003544:	d101      	bne.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003546:	2301      	movs	r3, #1
 8003548:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003552:	2301      	movs	r3, #1
 8003554:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d017      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003562:	4b4e      	ldr	r3, [pc, #312]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003564:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003568:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003570:	494a      	ldr	r1, [pc, #296]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003572:	4313      	orrs	r3, r2
 8003574:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003580:	d101      	bne.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003582:	2301      	movs	r3, #1
 8003584:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800358e:	2301      	movs	r3, #1
 8003590:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800359e:	2301      	movs	r3, #1
 80035a0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0320 	and.w	r3, r3, #32
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f000 808b 	beq.w	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80035b0:	4b3a      	ldr	r3, [pc, #232]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b4:	4a39      	ldr	r2, [pc, #228]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035ba:	6413      	str	r3, [r2, #64]	; 0x40
 80035bc:	4b37      	ldr	r3, [pc, #220]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035c4:	60bb      	str	r3, [r7, #8]
 80035c6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80035c8:	4b35      	ldr	r3, [pc, #212]	; (80036a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a34      	ldr	r2, [pc, #208]	; (80036a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035d4:	f7fd fe16 	bl	8001204 <HAL_GetTick>
 80035d8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80035da:	e008      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035dc:	f7fd fe12 	bl	8001204 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b64      	cmp	r3, #100	; 0x64
 80035e8:	d901      	bls.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80035ea:	2303      	movs	r3, #3
 80035ec:	e38f      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80035ee:	4b2c      	ldr	r3, [pc, #176]	; (80036a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d0f0      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035fa:	4b28      	ldr	r3, [pc, #160]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003602:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d035      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003612:	693a      	ldr	r2, [r7, #16]
 8003614:	429a      	cmp	r2, r3
 8003616:	d02e      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003618:	4b20      	ldr	r3, [pc, #128]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800361a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800361c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003620:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003622:	4b1e      	ldr	r3, [pc, #120]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003626:	4a1d      	ldr	r2, [pc, #116]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003628:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800362c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800362e:	4b1b      	ldr	r3, [pc, #108]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003632:	4a1a      	ldr	r2, [pc, #104]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003634:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003638:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800363a:	4a18      	ldr	r2, [pc, #96]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003640:	4b16      	ldr	r3, [pc, #88]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003642:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	2b01      	cmp	r3, #1
 800364a:	d114      	bne.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364c:	f7fd fdda 	bl	8001204 <HAL_GetTick>
 8003650:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003652:	e00a      	b.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003654:	f7fd fdd6 	bl	8001204 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003662:	4293      	cmp	r3, r2
 8003664:	d901      	bls.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	e351      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800366a:	4b0c      	ldr	r3, [pc, #48]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800366c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d0ee      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800367e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003682:	d111      	bne.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003684:	4b05      	ldr	r3, [pc, #20]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003690:	4b04      	ldr	r3, [pc, #16]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003692:	400b      	ands	r3, r1
 8003694:	4901      	ldr	r1, [pc, #4]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003696:	4313      	orrs	r3, r2
 8003698:	608b      	str	r3, [r1, #8]
 800369a:	e00b      	b.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800369c:	40023800 	.word	0x40023800
 80036a0:	40007000 	.word	0x40007000
 80036a4:	0ffffcff 	.word	0x0ffffcff
 80036a8:	4bb3      	ldr	r3, [pc, #716]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	4ab2      	ldr	r2, [pc, #712]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036ae:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80036b2:	6093      	str	r3, [r2, #8]
 80036b4:	4bb0      	ldr	r3, [pc, #704]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c0:	49ad      	ldr	r1, [pc, #692]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0310 	and.w	r3, r3, #16
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d010      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80036d2:	4ba9      	ldr	r3, [pc, #676]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036d8:	4aa7      	ldr	r2, [pc, #668]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036de:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80036e2:	4ba5      	ldr	r3, [pc, #660]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036e4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ec:	49a2      	ldr	r1, [pc, #648]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036ee:	4313      	orrs	r3, r2
 80036f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00a      	beq.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003700:	4b9d      	ldr	r3, [pc, #628]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003706:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800370e:	499a      	ldr	r1, [pc, #616]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003710:	4313      	orrs	r3, r2
 8003712:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00a      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003722:	4b95      	ldr	r3, [pc, #596]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003724:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003728:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003730:	4991      	ldr	r1, [pc, #580]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003732:	4313      	orrs	r3, r2
 8003734:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d00a      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003744:	4b8c      	ldr	r3, [pc, #560]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800374a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003752:	4989      	ldr	r1, [pc, #548]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003754:	4313      	orrs	r3, r2
 8003756:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00a      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003766:	4b84      	ldr	r3, [pc, #528]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003768:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800376c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003774:	4980      	ldr	r1, [pc, #512]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003776:	4313      	orrs	r3, r2
 8003778:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003784:	2b00      	cmp	r3, #0
 8003786:	d00a      	beq.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003788:	4b7b      	ldr	r3, [pc, #492]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800378a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800378e:	f023 0203 	bic.w	r2, r3, #3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003796:	4978      	ldr	r1, [pc, #480]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003798:	4313      	orrs	r3, r2
 800379a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d00a      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037aa:	4b73      	ldr	r3, [pc, #460]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037b0:	f023 020c 	bic.w	r2, r3, #12
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037b8:	496f      	ldr	r1, [pc, #444]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00a      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037cc:	4b6a      	ldr	r3, [pc, #424]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037d2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037da:	4967      	ldr	r1, [pc, #412]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00a      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037ee:	4b62      	ldr	r3, [pc, #392]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037f4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037fc:	495e      	ldr	r1, [pc, #376]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037fe:	4313      	orrs	r3, r2
 8003800:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00a      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003810:	4b59      	ldr	r3, [pc, #356]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003812:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003816:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800381e:	4956      	ldr	r1, [pc, #344]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003820:	4313      	orrs	r3, r2
 8003822:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00a      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003832:	4b51      	ldr	r3, [pc, #324]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003834:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003838:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003840:	494d      	ldr	r1, [pc, #308]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003842:	4313      	orrs	r3, r2
 8003844:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00a      	beq.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003854:	4b48      	ldr	r3, [pc, #288]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003856:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800385a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003862:	4945      	ldr	r1, [pc, #276]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003864:	4313      	orrs	r3, r2
 8003866:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00a      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003876:	4b40      	ldr	r3, [pc, #256]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003878:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800387c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003884:	493c      	ldr	r1, [pc, #240]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003886:	4313      	orrs	r3, r2
 8003888:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00a      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003898:	4b37      	ldr	r3, [pc, #220]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800389a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800389e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038a6:	4934      	ldr	r1, [pc, #208]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80038a8:	4313      	orrs	r3, r2
 80038aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d011      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80038ba:	4b2f      	ldr	r3, [pc, #188]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80038bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038c0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038c8:	492b      	ldr	r1, [pc, #172]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038d8:	d101      	bne.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80038da:	2301      	movs	r3, #1
 80038dc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0308 	and.w	r3, r3, #8
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80038ea:	2301      	movs	r3, #1
 80038ec:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00a      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038fa:	4b1f      	ldr	r3, [pc, #124]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80038fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003900:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003908:	491b      	ldr	r1, [pc, #108]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800390a:	4313      	orrs	r3, r2
 800390c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00b      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800391c:	4b16      	ldr	r3, [pc, #88]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800391e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003922:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800392c:	4912      	ldr	r1, [pc, #72]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800392e:	4313      	orrs	r3, r2
 8003930:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800393c:	2b00      	cmp	r3, #0
 800393e:	d00b      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003940:	4b0d      	ldr	r3, [pc, #52]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003942:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003946:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003950:	4909      	ldr	r1, [pc, #36]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003952:	4313      	orrs	r3, r2
 8003954:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d00f      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003964:	4b04      	ldr	r3, [pc, #16]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003966:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800396a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003974:	e002      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003976:	bf00      	nop
 8003978:	40023800 	.word	0x40023800
 800397c:	4986      	ldr	r1, [pc, #536]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800397e:	4313      	orrs	r3, r2
 8003980:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00b      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003990:	4b81      	ldr	r3, [pc, #516]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003992:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003996:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039a0:	497d      	ldr	r1, [pc, #500]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d006      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	f000 80d6 	beq.w	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80039bc:	4b76      	ldr	r3, [pc, #472]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a75      	ldr	r2, [pc, #468]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039c2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80039c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039c8:	f7fd fc1c 	bl	8001204 <HAL_GetTick>
 80039cc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039ce:	e008      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80039d0:	f7fd fc18 	bl	8001204 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b64      	cmp	r3, #100	; 0x64
 80039dc:	d901      	bls.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e195      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039e2:	4b6d      	ldr	r3, [pc, #436]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1f0      	bne.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d021      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x572>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d11d      	bne.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003a02:	4b65      	ldr	r3, [pc, #404]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a08:	0c1b      	lsrs	r3, r3, #16
 8003a0a:	f003 0303 	and.w	r3, r3, #3
 8003a0e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003a10:	4b61      	ldr	r3, [pc, #388]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a16:	0e1b      	lsrs	r3, r3, #24
 8003a18:	f003 030f 	and.w	r3, r3, #15
 8003a1c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	019a      	lsls	r2, r3, #6
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	041b      	lsls	r3, r3, #16
 8003a28:	431a      	orrs	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	061b      	lsls	r3, r3, #24
 8003a2e:	431a      	orrs	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	071b      	lsls	r3, r3, #28
 8003a36:	4958      	ldr	r1, [pc, #352]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d004      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a52:	d00a      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d02e      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a64:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a68:	d129      	bne.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003a6a:	4b4b      	ldr	r3, [pc, #300]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a70:	0c1b      	lsrs	r3, r3, #16
 8003a72:	f003 0303 	and.w	r3, r3, #3
 8003a76:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003a78:	4b47      	ldr	r3, [pc, #284]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a7e:	0f1b      	lsrs	r3, r3, #28
 8003a80:	f003 0307 	and.w	r3, r3, #7
 8003a84:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	019a      	lsls	r2, r3, #6
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	041b      	lsls	r3, r3, #16
 8003a90:	431a      	orrs	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	061b      	lsls	r3, r3, #24
 8003a98:	431a      	orrs	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	071b      	lsls	r3, r3, #28
 8003a9e:	493e      	ldr	r1, [pc, #248]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003aa6:	4b3c      	ldr	r3, [pc, #240]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003aa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003aac:	f023 021f 	bic.w	r2, r3, #31
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	4938      	ldr	r1, [pc, #224]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d01d      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003aca:	4b33      	ldr	r3, [pc, #204]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ad0:	0e1b      	lsrs	r3, r3, #24
 8003ad2:	f003 030f 	and.w	r3, r3, #15
 8003ad6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ad8:	4b2f      	ldr	r3, [pc, #188]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ade:	0f1b      	lsrs	r3, r3, #28
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	019a      	lsls	r2, r3, #6
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	041b      	lsls	r3, r3, #16
 8003af2:	431a      	orrs	r2, r3
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	061b      	lsls	r3, r3, #24
 8003af8:	431a      	orrs	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	071b      	lsls	r3, r3, #28
 8003afe:	4926      	ldr	r1, [pc, #152]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d011      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	019a      	lsls	r2, r3, #6
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	041b      	lsls	r3, r3, #16
 8003b1e:	431a      	orrs	r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	061b      	lsls	r3, r3, #24
 8003b26:	431a      	orrs	r2, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	071b      	lsls	r3, r3, #28
 8003b2e:	491a      	ldr	r1, [pc, #104]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003b36:	4b18      	ldr	r3, [pc, #96]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a17      	ldr	r2, [pc, #92]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b3c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b42:	f7fd fb5f 	bl	8001204 <HAL_GetTick>
 8003b46:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b48:	e008      	b.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003b4a:	f7fd fb5b 	bl	8001204 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	2b64      	cmp	r3, #100	; 0x64
 8003b56:	d901      	bls.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e0d8      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b5c:	4b0e      	ldr	r3, [pc, #56]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d0f0      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003b68:	69bb      	ldr	r3, [r7, #24]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	f040 80ce 	bne.w	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003b70:	4b09      	ldr	r3, [pc, #36]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a08      	ldr	r2, [pc, #32]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b7c:	f7fd fb42 	bl	8001204 <HAL_GetTick>
 8003b80:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b82:	e00b      	b.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003b84:	f7fd fb3e 	bl	8001204 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b64      	cmp	r3, #100	; 0x64
 8003b90:	d904      	bls.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e0bb      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003b96:	bf00      	nop
 8003b98:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b9c:	4b5e      	ldr	r3, [pc, #376]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ba4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ba8:	d0ec      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d003      	beq.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d009      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d02e      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d12a      	bne.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003bd2:	4b51      	ldr	r3, [pc, #324]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd8:	0c1b      	lsrs	r3, r3, #16
 8003bda:	f003 0303 	and.w	r3, r3, #3
 8003bde:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003be0:	4b4d      	ldr	r3, [pc, #308]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be6:	0f1b      	lsrs	r3, r3, #28
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	019a      	lsls	r2, r3, #6
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	041b      	lsls	r3, r3, #16
 8003bf8:	431a      	orrs	r2, r3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	699b      	ldr	r3, [r3, #24]
 8003bfe:	061b      	lsls	r3, r3, #24
 8003c00:	431a      	orrs	r2, r3
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	071b      	lsls	r3, r3, #28
 8003c06:	4944      	ldr	r1, [pc, #272]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003c0e:	4b42      	ldr	r3, [pc, #264]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c14:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	021b      	lsls	r3, r3, #8
 8003c20:	493d      	ldr	r1, [pc, #244]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d022      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c3c:	d11d      	bne.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003c3e:	4b36      	ldr	r3, [pc, #216]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c44:	0e1b      	lsrs	r3, r3, #24
 8003c46:	f003 030f 	and.w	r3, r3, #15
 8003c4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003c4c:	4b32      	ldr	r3, [pc, #200]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c52:	0f1b      	lsrs	r3, r3, #28
 8003c54:	f003 0307 	and.w	r3, r3, #7
 8003c58:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	019a      	lsls	r2, r3, #6
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a1b      	ldr	r3, [r3, #32]
 8003c64:	041b      	lsls	r3, r3, #16
 8003c66:	431a      	orrs	r2, r3
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	061b      	lsls	r3, r3, #24
 8003c6c:	431a      	orrs	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	071b      	lsls	r3, r3, #28
 8003c72:	4929      	ldr	r1, [pc, #164]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0308 	and.w	r3, r3, #8
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d028      	beq.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003c86:	4b24      	ldr	r3, [pc, #144]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c8c:	0e1b      	lsrs	r3, r3, #24
 8003c8e:	f003 030f 	and.w	r3, r3, #15
 8003c92:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003c94:	4b20      	ldr	r3, [pc, #128]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c9a:	0c1b      	lsrs	r3, r3, #16
 8003c9c:	f003 0303 	and.w	r3, r3, #3
 8003ca0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	019a      	lsls	r2, r3, #6
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	041b      	lsls	r3, r3, #16
 8003cac:	431a      	orrs	r2, r3
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	061b      	lsls	r3, r3, #24
 8003cb2:	431a      	orrs	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	69db      	ldr	r3, [r3, #28]
 8003cb8:	071b      	lsls	r3, r3, #28
 8003cba:	4917      	ldr	r1, [pc, #92]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003cc2:	4b15      	ldr	r3, [pc, #84]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003cc8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd0:	4911      	ldr	r1, [pc, #68]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003cd8:	4b0f      	ldr	r3, [pc, #60]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a0e      	ldr	r2, [pc, #56]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ce2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ce4:	f7fd fa8e 	bl	8001204 <HAL_GetTick>
 8003ce8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003cea:	e008      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003cec:	f7fd fa8a 	bl	8001204 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b64      	cmp	r3, #100	; 0x64
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e007      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003cfe:	4b06      	ldr	r3, [pc, #24]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d0a:	d1ef      	bne.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3720      	adds	r7, #32
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	40023800 	.word	0x40023800

08003d1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d101      	bne.n	8003d2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e049      	b.n	8003dc2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d106      	bne.n	8003d48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7fd f8e4 	bl	8000f10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2202      	movs	r2, #2
 8003d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	3304      	adds	r3, #4
 8003d58:	4619      	mov	r1, r3
 8003d5a:	4610      	mov	r0, r2
 8003d5c:	f000 fd28 	bl	80047b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
	...

08003dcc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d001      	beq.n	8003de4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e054      	b.n	8003e8e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2202      	movs	r2, #2
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68da      	ldr	r2, [r3, #12]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0201 	orr.w	r2, r2, #1
 8003dfa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a26      	ldr	r2, [pc, #152]	; (8003e9c <HAL_TIM_Base_Start_IT+0xd0>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d022      	beq.n	8003e4c <HAL_TIM_Base_Start_IT+0x80>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e0e:	d01d      	beq.n	8003e4c <HAL_TIM_Base_Start_IT+0x80>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a22      	ldr	r2, [pc, #136]	; (8003ea0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d018      	beq.n	8003e4c <HAL_TIM_Base_Start_IT+0x80>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a21      	ldr	r2, [pc, #132]	; (8003ea4 <HAL_TIM_Base_Start_IT+0xd8>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d013      	beq.n	8003e4c <HAL_TIM_Base_Start_IT+0x80>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a1f      	ldr	r2, [pc, #124]	; (8003ea8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d00e      	beq.n	8003e4c <HAL_TIM_Base_Start_IT+0x80>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a1e      	ldr	r2, [pc, #120]	; (8003eac <HAL_TIM_Base_Start_IT+0xe0>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d009      	beq.n	8003e4c <HAL_TIM_Base_Start_IT+0x80>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a1c      	ldr	r2, [pc, #112]	; (8003eb0 <HAL_TIM_Base_Start_IT+0xe4>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d004      	beq.n	8003e4c <HAL_TIM_Base_Start_IT+0x80>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a1b      	ldr	r2, [pc, #108]	; (8003eb4 <HAL_TIM_Base_Start_IT+0xe8>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d115      	bne.n	8003e78 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	689a      	ldr	r2, [r3, #8]
 8003e52:	4b19      	ldr	r3, [pc, #100]	; (8003eb8 <HAL_TIM_Base_Start_IT+0xec>)
 8003e54:	4013      	ands	r3, r2
 8003e56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2b06      	cmp	r3, #6
 8003e5c:	d015      	beq.n	8003e8a <HAL_TIM_Base_Start_IT+0xbe>
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e64:	d011      	beq.n	8003e8a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f042 0201 	orr.w	r2, r2, #1
 8003e74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e76:	e008      	b.n	8003e8a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f042 0201 	orr.w	r2, r2, #1
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	e000      	b.n	8003e8c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e8a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3714      	adds	r7, #20
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	40010000 	.word	0x40010000
 8003ea0:	40000400 	.word	0x40000400
 8003ea4:	40000800 	.word	0x40000800
 8003ea8:	40000c00 	.word	0x40000c00
 8003eac:	40010400 	.word	0x40010400
 8003eb0:	40014000 	.word	0x40014000
 8003eb4:	40001800 	.word	0x40001800
 8003eb8:	00010007 	.word	0x00010007

08003ebc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d101      	bne.n	8003ece <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e049      	b.n	8003f62 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d106      	bne.n	8003ee8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 f841 	bl	8003f6a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2202      	movs	r2, #2
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	3304      	adds	r3, #4
 8003ef8:	4619      	mov	r1, r3
 8003efa:	4610      	mov	r0, r2
 8003efc:	f000 fc58 	bl	80047b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3708      	adds	r7, #8
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b083      	sub	sp, #12
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003f72:	bf00      	nop
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
	...

08003f80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d109      	bne.n	8003fa4 <HAL_TIM_PWM_Start+0x24>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	bf14      	ite	ne
 8003f9c:	2301      	movne	r3, #1
 8003f9e:	2300      	moveq	r3, #0
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	e03c      	b.n	800401e <HAL_TIM_PWM_Start+0x9e>
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b04      	cmp	r3, #4
 8003fa8:	d109      	bne.n	8003fbe <HAL_TIM_PWM_Start+0x3e>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	bf14      	ite	ne
 8003fb6:	2301      	movne	r3, #1
 8003fb8:	2300      	moveq	r3, #0
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	e02f      	b.n	800401e <HAL_TIM_PWM_Start+0x9e>
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	2b08      	cmp	r3, #8
 8003fc2:	d109      	bne.n	8003fd8 <HAL_TIM_PWM_Start+0x58>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	bf14      	ite	ne
 8003fd0:	2301      	movne	r3, #1
 8003fd2:	2300      	moveq	r3, #0
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	e022      	b.n	800401e <HAL_TIM_PWM_Start+0x9e>
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	2b0c      	cmp	r3, #12
 8003fdc:	d109      	bne.n	8003ff2 <HAL_TIM_PWM_Start+0x72>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	bf14      	ite	ne
 8003fea:	2301      	movne	r3, #1
 8003fec:	2300      	moveq	r3, #0
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	e015      	b.n	800401e <HAL_TIM_PWM_Start+0x9e>
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	2b10      	cmp	r3, #16
 8003ff6:	d109      	bne.n	800400c <HAL_TIM_PWM_Start+0x8c>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b01      	cmp	r3, #1
 8004002:	bf14      	ite	ne
 8004004:	2301      	movne	r3, #1
 8004006:	2300      	moveq	r3, #0
 8004008:	b2db      	uxtb	r3, r3
 800400a:	e008      	b.n	800401e <HAL_TIM_PWM_Start+0x9e>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b01      	cmp	r3, #1
 8004016:	bf14      	ite	ne
 8004018:	2301      	movne	r3, #1
 800401a:	2300      	moveq	r3, #0
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b00      	cmp	r3, #0
 8004020:	d001      	beq.n	8004026 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e092      	b.n	800414c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d104      	bne.n	8004036 <HAL_TIM_PWM_Start+0xb6>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2202      	movs	r2, #2
 8004030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004034:	e023      	b.n	800407e <HAL_TIM_PWM_Start+0xfe>
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2b04      	cmp	r3, #4
 800403a:	d104      	bne.n	8004046 <HAL_TIM_PWM_Start+0xc6>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2202      	movs	r2, #2
 8004040:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004044:	e01b      	b.n	800407e <HAL_TIM_PWM_Start+0xfe>
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	2b08      	cmp	r3, #8
 800404a:	d104      	bne.n	8004056 <HAL_TIM_PWM_Start+0xd6>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2202      	movs	r2, #2
 8004050:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004054:	e013      	b.n	800407e <HAL_TIM_PWM_Start+0xfe>
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	2b0c      	cmp	r3, #12
 800405a:	d104      	bne.n	8004066 <HAL_TIM_PWM_Start+0xe6>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2202      	movs	r2, #2
 8004060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004064:	e00b      	b.n	800407e <HAL_TIM_PWM_Start+0xfe>
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	2b10      	cmp	r3, #16
 800406a:	d104      	bne.n	8004076 <HAL_TIM_PWM_Start+0xf6>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2202      	movs	r2, #2
 8004070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004074:	e003      	b.n	800407e <HAL_TIM_PWM_Start+0xfe>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2202      	movs	r2, #2
 800407a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2201      	movs	r2, #1
 8004084:	6839      	ldr	r1, [r7, #0]
 8004086:	4618      	mov	r0, r3
 8004088:	f000 ff2a 	bl	8004ee0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a30      	ldr	r2, [pc, #192]	; (8004154 <HAL_TIM_PWM_Start+0x1d4>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d004      	beq.n	80040a0 <HAL_TIM_PWM_Start+0x120>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a2f      	ldr	r2, [pc, #188]	; (8004158 <HAL_TIM_PWM_Start+0x1d8>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d101      	bne.n	80040a4 <HAL_TIM_PWM_Start+0x124>
 80040a0:	2301      	movs	r3, #1
 80040a2:	e000      	b.n	80040a6 <HAL_TIM_PWM_Start+0x126>
 80040a4:	2300      	movs	r3, #0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d007      	beq.n	80040ba <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a25      	ldr	r2, [pc, #148]	; (8004154 <HAL_TIM_PWM_Start+0x1d4>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d022      	beq.n	800410a <HAL_TIM_PWM_Start+0x18a>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040cc:	d01d      	beq.n	800410a <HAL_TIM_PWM_Start+0x18a>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a22      	ldr	r2, [pc, #136]	; (800415c <HAL_TIM_PWM_Start+0x1dc>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d018      	beq.n	800410a <HAL_TIM_PWM_Start+0x18a>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a20      	ldr	r2, [pc, #128]	; (8004160 <HAL_TIM_PWM_Start+0x1e0>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d013      	beq.n	800410a <HAL_TIM_PWM_Start+0x18a>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a1f      	ldr	r2, [pc, #124]	; (8004164 <HAL_TIM_PWM_Start+0x1e4>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d00e      	beq.n	800410a <HAL_TIM_PWM_Start+0x18a>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a19      	ldr	r2, [pc, #100]	; (8004158 <HAL_TIM_PWM_Start+0x1d8>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d009      	beq.n	800410a <HAL_TIM_PWM_Start+0x18a>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a1b      	ldr	r2, [pc, #108]	; (8004168 <HAL_TIM_PWM_Start+0x1e8>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d004      	beq.n	800410a <HAL_TIM_PWM_Start+0x18a>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a19      	ldr	r2, [pc, #100]	; (800416c <HAL_TIM_PWM_Start+0x1ec>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d115      	bne.n	8004136 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	689a      	ldr	r2, [r3, #8]
 8004110:	4b17      	ldr	r3, [pc, #92]	; (8004170 <HAL_TIM_PWM_Start+0x1f0>)
 8004112:	4013      	ands	r3, r2
 8004114:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2b06      	cmp	r3, #6
 800411a:	d015      	beq.n	8004148 <HAL_TIM_PWM_Start+0x1c8>
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004122:	d011      	beq.n	8004148 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f042 0201 	orr.w	r2, r2, #1
 8004132:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004134:	e008      	b.n	8004148 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f042 0201 	orr.w	r2, r2, #1
 8004144:	601a      	str	r2, [r3, #0]
 8004146:	e000      	b.n	800414a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004148:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3710      	adds	r7, #16
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	40010000 	.word	0x40010000
 8004158:	40010400 	.word	0x40010400
 800415c:	40000400 	.word	0x40000400
 8004160:	40000800 	.word	0x40000800
 8004164:	40000c00 	.word	0x40000c00
 8004168:	40014000 	.word	0x40014000
 800416c:	40001800 	.word	0x40001800
 8004170:	00010007 	.word	0x00010007

08004174 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	f003 0302 	and.w	r3, r3, #2
 8004186:	2b02      	cmp	r3, #2
 8004188:	d122      	bne.n	80041d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f003 0302 	and.w	r3, r3, #2
 8004194:	2b02      	cmp	r3, #2
 8004196:	d11b      	bne.n	80041d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f06f 0202 	mvn.w	r2, #2
 80041a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2201      	movs	r2, #1
 80041a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	699b      	ldr	r3, [r3, #24]
 80041ae:	f003 0303 	and.w	r3, r3, #3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 fadc 	bl	8004774 <HAL_TIM_IC_CaptureCallback>
 80041bc:	e005      	b.n	80041ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 face 	bl	8004760 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f000 fadf 	bl	8004788 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	f003 0304 	and.w	r3, r3, #4
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d122      	bne.n	8004224 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	f003 0304 	and.w	r3, r3, #4
 80041e8:	2b04      	cmp	r3, #4
 80041ea:	d11b      	bne.n	8004224 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f06f 0204 	mvn.w	r2, #4
 80041f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2202      	movs	r2, #2
 80041fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	699b      	ldr	r3, [r3, #24]
 8004202:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f000 fab2 	bl	8004774 <HAL_TIM_IC_CaptureCallback>
 8004210:	e005      	b.n	800421e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 faa4 	bl	8004760 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 fab5 	bl	8004788 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	f003 0308 	and.w	r3, r3, #8
 800422e:	2b08      	cmp	r3, #8
 8004230:	d122      	bne.n	8004278 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	f003 0308 	and.w	r3, r3, #8
 800423c:	2b08      	cmp	r3, #8
 800423e:	d11b      	bne.n	8004278 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f06f 0208 	mvn.w	r2, #8
 8004248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2204      	movs	r2, #4
 800424e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	69db      	ldr	r3, [r3, #28]
 8004256:	f003 0303 	and.w	r3, r3, #3
 800425a:	2b00      	cmp	r3, #0
 800425c:	d003      	beq.n	8004266 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 fa88 	bl	8004774 <HAL_TIM_IC_CaptureCallback>
 8004264:	e005      	b.n	8004272 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 fa7a 	bl	8004760 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f000 fa8b 	bl	8004788 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	691b      	ldr	r3, [r3, #16]
 800427e:	f003 0310 	and.w	r3, r3, #16
 8004282:	2b10      	cmp	r3, #16
 8004284:	d122      	bne.n	80042cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	f003 0310 	and.w	r3, r3, #16
 8004290:	2b10      	cmp	r3, #16
 8004292:	d11b      	bne.n	80042cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f06f 0210 	mvn.w	r2, #16
 800429c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2208      	movs	r2, #8
 80042a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	69db      	ldr	r3, [r3, #28]
 80042aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d003      	beq.n	80042ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 fa5e 	bl	8004774 <HAL_TIM_IC_CaptureCallback>
 80042b8:	e005      	b.n	80042c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 fa50 	bl	8004760 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f000 fa61 	bl	8004788 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d10e      	bne.n	80042f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d107      	bne.n	80042f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f06f 0201 	mvn.w	r2, #1
 80042f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f7fc fe86 	bl	8001004 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004302:	2b80      	cmp	r3, #128	; 0x80
 8004304:	d10e      	bne.n	8004324 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004310:	2b80      	cmp	r3, #128	; 0x80
 8004312:	d107      	bne.n	8004324 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800431c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 fe9c 	bl	800505c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800432e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004332:	d10e      	bne.n	8004352 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800433e:	2b80      	cmp	r3, #128	; 0x80
 8004340:	d107      	bne.n	8004352 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800434a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 fe8f 	bl	8005070 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800435c:	2b40      	cmp	r3, #64	; 0x40
 800435e:	d10e      	bne.n	800437e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800436a:	2b40      	cmp	r3, #64	; 0x40
 800436c:	d107      	bne.n	800437e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004376:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 fa0f 	bl	800479c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	691b      	ldr	r3, [r3, #16]
 8004384:	f003 0320 	and.w	r3, r3, #32
 8004388:	2b20      	cmp	r3, #32
 800438a:	d10e      	bne.n	80043aa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	f003 0320 	and.w	r3, r3, #32
 8004396:	2b20      	cmp	r3, #32
 8004398:	d107      	bne.n	80043aa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f06f 0220 	mvn.w	r2, #32
 80043a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f000 fe4f 	bl	8005048 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043aa:	bf00      	nop
 80043ac:	3708      	adds	r7, #8
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
	...

080043b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d101      	bne.n	80043ce <HAL_TIM_PWM_ConfigChannel+0x1a>
 80043ca:	2302      	movs	r3, #2
 80043cc:	e0fd      	b.n	80045ca <HAL_TIM_PWM_ConfigChannel+0x216>
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b14      	cmp	r3, #20
 80043da:	f200 80f0 	bhi.w	80045be <HAL_TIM_PWM_ConfigChannel+0x20a>
 80043de:	a201      	add	r2, pc, #4	; (adr r2, 80043e4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80043e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043e4:	08004439 	.word	0x08004439
 80043e8:	080045bf 	.word	0x080045bf
 80043ec:	080045bf 	.word	0x080045bf
 80043f0:	080045bf 	.word	0x080045bf
 80043f4:	08004479 	.word	0x08004479
 80043f8:	080045bf 	.word	0x080045bf
 80043fc:	080045bf 	.word	0x080045bf
 8004400:	080045bf 	.word	0x080045bf
 8004404:	080044bb 	.word	0x080044bb
 8004408:	080045bf 	.word	0x080045bf
 800440c:	080045bf 	.word	0x080045bf
 8004410:	080045bf 	.word	0x080045bf
 8004414:	080044fb 	.word	0x080044fb
 8004418:	080045bf 	.word	0x080045bf
 800441c:	080045bf 	.word	0x080045bf
 8004420:	080045bf 	.word	0x080045bf
 8004424:	0800453d 	.word	0x0800453d
 8004428:	080045bf 	.word	0x080045bf
 800442c:	080045bf 	.word	0x080045bf
 8004430:	080045bf 	.word	0x080045bf
 8004434:	0800457d 	.word	0x0800457d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68b9      	ldr	r1, [r7, #8]
 800443e:	4618      	mov	r0, r3
 8004440:	f000 fa56 	bl	80048f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	699a      	ldr	r2, [r3, #24]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f042 0208 	orr.w	r2, r2, #8
 8004452:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	699a      	ldr	r2, [r3, #24]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f022 0204 	bic.w	r2, r2, #4
 8004462:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	6999      	ldr	r1, [r3, #24]
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	691a      	ldr	r2, [r3, #16]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	430a      	orrs	r2, r1
 8004474:	619a      	str	r2, [r3, #24]
      break;
 8004476:	e0a3      	b.n	80045c0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68b9      	ldr	r1, [r7, #8]
 800447e:	4618      	mov	r0, r3
 8004480:	f000 faa8 	bl	80049d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	699a      	ldr	r2, [r3, #24]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004492:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	699a      	ldr	r2, [r3, #24]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	6999      	ldr	r1, [r3, #24]
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	021a      	lsls	r2, r3, #8
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	619a      	str	r2, [r3, #24]
      break;
 80044b8:	e082      	b.n	80045c0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68b9      	ldr	r1, [r7, #8]
 80044c0:	4618      	mov	r0, r3
 80044c2:	f000 faff 	bl	8004ac4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	69da      	ldr	r2, [r3, #28]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f042 0208 	orr.w	r2, r2, #8
 80044d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	69da      	ldr	r2, [r3, #28]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f022 0204 	bic.w	r2, r2, #4
 80044e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	69d9      	ldr	r1, [r3, #28]
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	691a      	ldr	r2, [r3, #16]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	430a      	orrs	r2, r1
 80044f6:	61da      	str	r2, [r3, #28]
      break;
 80044f8:	e062      	b.n	80045c0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68b9      	ldr	r1, [r7, #8]
 8004500:	4618      	mov	r0, r3
 8004502:	f000 fb55 	bl	8004bb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	69da      	ldr	r2, [r3, #28]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004514:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	69da      	ldr	r2, [r3, #28]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004524:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	69d9      	ldr	r1, [r3, #28]
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	691b      	ldr	r3, [r3, #16]
 8004530:	021a      	lsls	r2, r3, #8
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	430a      	orrs	r2, r1
 8004538:	61da      	str	r2, [r3, #28]
      break;
 800453a:	e041      	b.n	80045c0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68b9      	ldr	r1, [r7, #8]
 8004542:	4618      	mov	r0, r3
 8004544:	f000 fb8c 	bl	8004c60 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0208 	orr.w	r2, r2, #8
 8004556:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 0204 	bic.w	r2, r2, #4
 8004566:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	691a      	ldr	r2, [r3, #16]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	430a      	orrs	r2, r1
 8004578:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800457a:	e021      	b.n	80045c0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68b9      	ldr	r1, [r7, #8]
 8004582:	4618      	mov	r0, r3
 8004584:	f000 fbbe 	bl	8004d04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004596:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	021a      	lsls	r2, r3, #8
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	430a      	orrs	r2, r1
 80045ba:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80045bc:	e000      	b.n	80045c0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 80045be:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045c8:	2300      	movs	r3, #0
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3710      	adds	r7, #16
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop

080045d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d101      	bne.n	80045ec <HAL_TIM_ConfigClockSource+0x18>
 80045e8:	2302      	movs	r3, #2
 80045ea:	e0b3      	b.n	8004754 <HAL_TIM_ConfigClockSource+0x180>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2202      	movs	r2, #2
 80045f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004604:	68fa      	ldr	r2, [r7, #12]
 8004606:	4b55      	ldr	r3, [pc, #340]	; (800475c <HAL_TIM_ConfigClockSource+0x188>)
 8004608:	4013      	ands	r3, r2
 800460a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004612:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004624:	d03e      	beq.n	80046a4 <HAL_TIM_ConfigClockSource+0xd0>
 8004626:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800462a:	f200 8087 	bhi.w	800473c <HAL_TIM_ConfigClockSource+0x168>
 800462e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004632:	f000 8085 	beq.w	8004740 <HAL_TIM_ConfigClockSource+0x16c>
 8004636:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800463a:	d87f      	bhi.n	800473c <HAL_TIM_ConfigClockSource+0x168>
 800463c:	2b70      	cmp	r3, #112	; 0x70
 800463e:	d01a      	beq.n	8004676 <HAL_TIM_ConfigClockSource+0xa2>
 8004640:	2b70      	cmp	r3, #112	; 0x70
 8004642:	d87b      	bhi.n	800473c <HAL_TIM_ConfigClockSource+0x168>
 8004644:	2b60      	cmp	r3, #96	; 0x60
 8004646:	d050      	beq.n	80046ea <HAL_TIM_ConfigClockSource+0x116>
 8004648:	2b60      	cmp	r3, #96	; 0x60
 800464a:	d877      	bhi.n	800473c <HAL_TIM_ConfigClockSource+0x168>
 800464c:	2b50      	cmp	r3, #80	; 0x50
 800464e:	d03c      	beq.n	80046ca <HAL_TIM_ConfigClockSource+0xf6>
 8004650:	2b50      	cmp	r3, #80	; 0x50
 8004652:	d873      	bhi.n	800473c <HAL_TIM_ConfigClockSource+0x168>
 8004654:	2b40      	cmp	r3, #64	; 0x40
 8004656:	d058      	beq.n	800470a <HAL_TIM_ConfigClockSource+0x136>
 8004658:	2b40      	cmp	r3, #64	; 0x40
 800465a:	d86f      	bhi.n	800473c <HAL_TIM_ConfigClockSource+0x168>
 800465c:	2b30      	cmp	r3, #48	; 0x30
 800465e:	d064      	beq.n	800472a <HAL_TIM_ConfigClockSource+0x156>
 8004660:	2b30      	cmp	r3, #48	; 0x30
 8004662:	d86b      	bhi.n	800473c <HAL_TIM_ConfigClockSource+0x168>
 8004664:	2b20      	cmp	r3, #32
 8004666:	d060      	beq.n	800472a <HAL_TIM_ConfigClockSource+0x156>
 8004668:	2b20      	cmp	r3, #32
 800466a:	d867      	bhi.n	800473c <HAL_TIM_ConfigClockSource+0x168>
 800466c:	2b00      	cmp	r3, #0
 800466e:	d05c      	beq.n	800472a <HAL_TIM_ConfigClockSource+0x156>
 8004670:	2b10      	cmp	r3, #16
 8004672:	d05a      	beq.n	800472a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004674:	e062      	b.n	800473c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6818      	ldr	r0, [r3, #0]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	6899      	ldr	r1, [r3, #8]
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	685a      	ldr	r2, [r3, #4]
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	f000 fc0b 	bl	8004ea0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004698:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	609a      	str	r2, [r3, #8]
      break;
 80046a2:	e04e      	b.n	8004742 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6818      	ldr	r0, [r3, #0]
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	6899      	ldr	r1, [r3, #8]
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	685a      	ldr	r2, [r3, #4]
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	f000 fbf4 	bl	8004ea0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	689a      	ldr	r2, [r3, #8]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046c6:	609a      	str	r2, [r3, #8]
      break;
 80046c8:	e03b      	b.n	8004742 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6818      	ldr	r0, [r3, #0]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	6859      	ldr	r1, [r3, #4]
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	461a      	mov	r2, r3
 80046d8:	f000 fb68 	bl	8004dac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2150      	movs	r1, #80	; 0x50
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 fbc1 	bl	8004e6a <TIM_ITRx_SetConfig>
      break;
 80046e8:	e02b      	b.n	8004742 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6818      	ldr	r0, [r3, #0]
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	6859      	ldr	r1, [r3, #4]
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	461a      	mov	r2, r3
 80046f8:	f000 fb87 	bl	8004e0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2160      	movs	r1, #96	; 0x60
 8004702:	4618      	mov	r0, r3
 8004704:	f000 fbb1 	bl	8004e6a <TIM_ITRx_SetConfig>
      break;
 8004708:	e01b      	b.n	8004742 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6818      	ldr	r0, [r3, #0]
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	6859      	ldr	r1, [r3, #4]
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	461a      	mov	r2, r3
 8004718:	f000 fb48 	bl	8004dac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2140      	movs	r1, #64	; 0x40
 8004722:	4618      	mov	r0, r3
 8004724:	f000 fba1 	bl	8004e6a <TIM_ITRx_SetConfig>
      break;
 8004728:	e00b      	b.n	8004742 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4619      	mov	r1, r3
 8004734:	4610      	mov	r0, r2
 8004736:	f000 fb98 	bl	8004e6a <TIM_ITRx_SetConfig>
        break;
 800473a:	e002      	b.n	8004742 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800473c:	bf00      	nop
 800473e:	e000      	b.n	8004742 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004740:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3710      	adds	r7, #16
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}
 800475c:	fffeff88 	.word	0xfffeff88

08004760 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a40      	ldr	r2, [pc, #256]	; (80048c4 <TIM_Base_SetConfig+0x114>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d013      	beq.n	80047f0 <TIM_Base_SetConfig+0x40>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047ce:	d00f      	beq.n	80047f0 <TIM_Base_SetConfig+0x40>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a3d      	ldr	r2, [pc, #244]	; (80048c8 <TIM_Base_SetConfig+0x118>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d00b      	beq.n	80047f0 <TIM_Base_SetConfig+0x40>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a3c      	ldr	r2, [pc, #240]	; (80048cc <TIM_Base_SetConfig+0x11c>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d007      	beq.n	80047f0 <TIM_Base_SetConfig+0x40>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a3b      	ldr	r2, [pc, #236]	; (80048d0 <TIM_Base_SetConfig+0x120>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d003      	beq.n	80047f0 <TIM_Base_SetConfig+0x40>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a3a      	ldr	r2, [pc, #232]	; (80048d4 <TIM_Base_SetConfig+0x124>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d108      	bne.n	8004802 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	68fa      	ldr	r2, [r7, #12]
 80047fe:	4313      	orrs	r3, r2
 8004800:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a2f      	ldr	r2, [pc, #188]	; (80048c4 <TIM_Base_SetConfig+0x114>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d02b      	beq.n	8004862 <TIM_Base_SetConfig+0xb2>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004810:	d027      	beq.n	8004862 <TIM_Base_SetConfig+0xb2>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a2c      	ldr	r2, [pc, #176]	; (80048c8 <TIM_Base_SetConfig+0x118>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d023      	beq.n	8004862 <TIM_Base_SetConfig+0xb2>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a2b      	ldr	r2, [pc, #172]	; (80048cc <TIM_Base_SetConfig+0x11c>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d01f      	beq.n	8004862 <TIM_Base_SetConfig+0xb2>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a2a      	ldr	r2, [pc, #168]	; (80048d0 <TIM_Base_SetConfig+0x120>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d01b      	beq.n	8004862 <TIM_Base_SetConfig+0xb2>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a29      	ldr	r2, [pc, #164]	; (80048d4 <TIM_Base_SetConfig+0x124>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d017      	beq.n	8004862 <TIM_Base_SetConfig+0xb2>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a28      	ldr	r2, [pc, #160]	; (80048d8 <TIM_Base_SetConfig+0x128>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d013      	beq.n	8004862 <TIM_Base_SetConfig+0xb2>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a27      	ldr	r2, [pc, #156]	; (80048dc <TIM_Base_SetConfig+0x12c>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d00f      	beq.n	8004862 <TIM_Base_SetConfig+0xb2>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a26      	ldr	r2, [pc, #152]	; (80048e0 <TIM_Base_SetConfig+0x130>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d00b      	beq.n	8004862 <TIM_Base_SetConfig+0xb2>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a25      	ldr	r2, [pc, #148]	; (80048e4 <TIM_Base_SetConfig+0x134>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d007      	beq.n	8004862 <TIM_Base_SetConfig+0xb2>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a24      	ldr	r2, [pc, #144]	; (80048e8 <TIM_Base_SetConfig+0x138>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d003      	beq.n	8004862 <TIM_Base_SetConfig+0xb2>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a23      	ldr	r2, [pc, #140]	; (80048ec <TIM_Base_SetConfig+0x13c>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d108      	bne.n	8004874 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004868:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	4313      	orrs	r3, r2
 8004872:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	4313      	orrs	r3, r2
 8004880:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	689a      	ldr	r2, [r3, #8]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a0a      	ldr	r2, [pc, #40]	; (80048c4 <TIM_Base_SetConfig+0x114>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d003      	beq.n	80048a8 <TIM_Base_SetConfig+0xf8>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a0c      	ldr	r2, [pc, #48]	; (80048d4 <TIM_Base_SetConfig+0x124>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d103      	bne.n	80048b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	691a      	ldr	r2, [r3, #16]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	615a      	str	r2, [r3, #20]
}
 80048b6:	bf00      	nop
 80048b8:	3714      	adds	r7, #20
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40010000 	.word	0x40010000
 80048c8:	40000400 	.word	0x40000400
 80048cc:	40000800 	.word	0x40000800
 80048d0:	40000c00 	.word	0x40000c00
 80048d4:	40010400 	.word	0x40010400
 80048d8:	40014000 	.word	0x40014000
 80048dc:	40014400 	.word	0x40014400
 80048e0:	40014800 	.word	0x40014800
 80048e4:	40001800 	.word	0x40001800
 80048e8:	40001c00 	.word	0x40001c00
 80048ec:	40002000 	.word	0x40002000

080048f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b087      	sub	sp, #28
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	f023 0201 	bic.w	r2, r3, #1
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a1b      	ldr	r3, [r3, #32]
 800490a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004918:	68fa      	ldr	r2, [r7, #12]
 800491a:	4b2b      	ldr	r3, [pc, #172]	; (80049c8 <TIM_OC1_SetConfig+0xd8>)
 800491c:	4013      	ands	r3, r2
 800491e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f023 0303 	bic.w	r3, r3, #3
 8004926:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68fa      	ldr	r2, [r7, #12]
 800492e:	4313      	orrs	r3, r2
 8004930:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	f023 0302 	bic.w	r3, r3, #2
 8004938:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	697a      	ldr	r2, [r7, #20]
 8004940:	4313      	orrs	r3, r2
 8004942:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4a21      	ldr	r2, [pc, #132]	; (80049cc <TIM_OC1_SetConfig+0xdc>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d003      	beq.n	8004954 <TIM_OC1_SetConfig+0x64>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	4a20      	ldr	r2, [pc, #128]	; (80049d0 <TIM_OC1_SetConfig+0xe0>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d10c      	bne.n	800496e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	f023 0308 	bic.w	r3, r3, #8
 800495a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	697a      	ldr	r2, [r7, #20]
 8004962:	4313      	orrs	r3, r2
 8004964:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f023 0304 	bic.w	r3, r3, #4
 800496c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a16      	ldr	r2, [pc, #88]	; (80049cc <TIM_OC1_SetConfig+0xdc>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d003      	beq.n	800497e <TIM_OC1_SetConfig+0x8e>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a15      	ldr	r2, [pc, #84]	; (80049d0 <TIM_OC1_SetConfig+0xe0>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d111      	bne.n	80049a2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004984:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800498c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	693a      	ldr	r2, [r7, #16]
 8004994:	4313      	orrs	r3, r2
 8004996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	4313      	orrs	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	685a      	ldr	r2, [r3, #4]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	697a      	ldr	r2, [r7, #20]
 80049ba:	621a      	str	r2, [r3, #32]
}
 80049bc:	bf00      	nop
 80049be:	371c      	adds	r7, #28
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr
 80049c8:	fffeff8f 	.word	0xfffeff8f
 80049cc:	40010000 	.word	0x40010000
 80049d0:	40010400 	.word	0x40010400

080049d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b087      	sub	sp, #28
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	f023 0210 	bic.w	r2, r3, #16
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	4b2e      	ldr	r3, [pc, #184]	; (8004ab8 <TIM_OC2_SetConfig+0xe4>)
 8004a00:	4013      	ands	r3, r2
 8004a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	021b      	lsls	r3, r3, #8
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	f023 0320 	bic.w	r3, r3, #32
 8004a1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	011b      	lsls	r3, r3, #4
 8004a26:	697a      	ldr	r2, [r7, #20]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4a23      	ldr	r2, [pc, #140]	; (8004abc <TIM_OC2_SetConfig+0xe8>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d003      	beq.n	8004a3c <TIM_OC2_SetConfig+0x68>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4a22      	ldr	r2, [pc, #136]	; (8004ac0 <TIM_OC2_SetConfig+0xec>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d10d      	bne.n	8004a58 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	011b      	lsls	r3, r3, #4
 8004a4a:	697a      	ldr	r2, [r7, #20]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a56:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a18      	ldr	r2, [pc, #96]	; (8004abc <TIM_OC2_SetConfig+0xe8>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d003      	beq.n	8004a68 <TIM_OC2_SetConfig+0x94>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a17      	ldr	r2, [pc, #92]	; (8004ac0 <TIM_OC2_SetConfig+0xec>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d113      	bne.n	8004a90 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	695b      	ldr	r3, [r3, #20]
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	693a      	ldr	r2, [r7, #16]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	685a      	ldr	r2, [r3, #4]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	621a      	str	r2, [r3, #32]
}
 8004aaa:	bf00      	nop
 8004aac:	371c      	adds	r7, #28
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	feff8fff 	.word	0xfeff8fff
 8004abc:	40010000 	.word	0x40010000
 8004ac0:	40010400 	.word	0x40010400

08004ac4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b087      	sub	sp, #28
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a1b      	ldr	r3, [r3, #32]
 8004ad2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	69db      	ldr	r3, [r3, #28]
 8004aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	4b2d      	ldr	r3, [pc, #180]	; (8004ba4 <TIM_OC3_SetConfig+0xe0>)
 8004af0:	4013      	ands	r3, r2
 8004af2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f023 0303 	bic.w	r3, r3, #3
 8004afa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	021b      	lsls	r3, r3, #8
 8004b14:	697a      	ldr	r2, [r7, #20]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a22      	ldr	r2, [pc, #136]	; (8004ba8 <TIM_OC3_SetConfig+0xe4>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d003      	beq.n	8004b2a <TIM_OC3_SetConfig+0x66>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a21      	ldr	r2, [pc, #132]	; (8004bac <TIM_OC3_SetConfig+0xe8>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d10d      	bne.n	8004b46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	021b      	lsls	r3, r3, #8
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a17      	ldr	r2, [pc, #92]	; (8004ba8 <TIM_OC3_SetConfig+0xe4>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d003      	beq.n	8004b56 <TIM_OC3_SetConfig+0x92>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a16      	ldr	r2, [pc, #88]	; (8004bac <TIM_OC3_SetConfig+0xe8>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d113      	bne.n	8004b7e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	011b      	lsls	r3, r3, #4
 8004b6c:	693a      	ldr	r2, [r7, #16]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	011b      	lsls	r3, r3, #4
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	693a      	ldr	r2, [r7, #16]
 8004b82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	685a      	ldr	r2, [r3, #4]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	621a      	str	r2, [r3, #32]
}
 8004b98:	bf00      	nop
 8004b9a:	371c      	adds	r7, #28
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr
 8004ba4:	fffeff8f 	.word	0xfffeff8f
 8004ba8:	40010000 	.word	0x40010000
 8004bac:	40010400 	.word	0x40010400

08004bb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	4b1e      	ldr	r3, [pc, #120]	; (8004c54 <TIM_OC4_SetConfig+0xa4>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004be6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	021b      	lsls	r3, r3, #8
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	031b      	lsls	r3, r3, #12
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a13      	ldr	r2, [pc, #76]	; (8004c58 <TIM_OC4_SetConfig+0xa8>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d003      	beq.n	8004c18 <TIM_OC4_SetConfig+0x68>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a12      	ldr	r2, [pc, #72]	; (8004c5c <TIM_OC4_SetConfig+0xac>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d109      	bne.n	8004c2c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	695b      	ldr	r3, [r3, #20]
 8004c24:	019b      	lsls	r3, r3, #6
 8004c26:	697a      	ldr	r2, [r7, #20]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	68fa      	ldr	r2, [r7, #12]
 8004c36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	685a      	ldr	r2, [r3, #4]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	693a      	ldr	r2, [r7, #16]
 8004c44:	621a      	str	r2, [r3, #32]
}
 8004c46:	bf00      	nop
 8004c48:	371c      	adds	r7, #28
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
 8004c54:	feff8fff 	.word	0xfeff8fff
 8004c58:	40010000 	.word	0x40010000
 8004c5c:	40010400 	.word	0x40010400

08004c60 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b087      	sub	sp, #28
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	4b1b      	ldr	r3, [pc, #108]	; (8004cf8 <TIM_OC5_SetConfig+0x98>)
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004ca0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	041b      	lsls	r3, r3, #16
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a12      	ldr	r2, [pc, #72]	; (8004cfc <TIM_OC5_SetConfig+0x9c>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d003      	beq.n	8004cbe <TIM_OC5_SetConfig+0x5e>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a11      	ldr	r2, [pc, #68]	; (8004d00 <TIM_OC5_SetConfig+0xa0>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d109      	bne.n	8004cd2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cc4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	021b      	lsls	r3, r3, #8
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685a      	ldr	r2, [r3, #4]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	621a      	str	r2, [r3, #32]
}
 8004cec:	bf00      	nop
 8004cee:	371c      	adds	r7, #28
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	fffeff8f 	.word	0xfffeff8f
 8004cfc:	40010000 	.word	0x40010000
 8004d00:	40010400 	.word	0x40010400

08004d04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b087      	sub	sp, #28
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	4b1c      	ldr	r3, [pc, #112]	; (8004da0 <TIM_OC6_SetConfig+0x9c>)
 8004d30:	4013      	ands	r3, r2
 8004d32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	021b      	lsls	r3, r3, #8
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	051b      	lsls	r3, r3, #20
 8004d4e:	693a      	ldr	r2, [r7, #16]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a13      	ldr	r2, [pc, #76]	; (8004da4 <TIM_OC6_SetConfig+0xa0>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d003      	beq.n	8004d64 <TIM_OC6_SetConfig+0x60>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a12      	ldr	r2, [pc, #72]	; (8004da8 <TIM_OC6_SetConfig+0xa4>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d109      	bne.n	8004d78 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	695b      	ldr	r3, [r3, #20]
 8004d70:	029b      	lsls	r3, r3, #10
 8004d72:	697a      	ldr	r2, [r7, #20]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	685a      	ldr	r2, [r3, #4]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	693a      	ldr	r2, [r7, #16]
 8004d90:	621a      	str	r2, [r3, #32]
}
 8004d92:	bf00      	nop
 8004d94:	371c      	adds	r7, #28
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	feff8fff 	.word	0xfeff8fff
 8004da4:	40010000 	.word	0x40010000
 8004da8:	40010400 	.word	0x40010400

08004dac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b087      	sub	sp, #28
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6a1b      	ldr	r3, [r3, #32]
 8004dc2:	f023 0201 	bic.w	r2, r3, #1
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	011b      	lsls	r3, r3, #4
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	f023 030a 	bic.w	r3, r3, #10
 8004de8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	697a      	ldr	r2, [r7, #20]
 8004dfc:	621a      	str	r2, [r3, #32]
}
 8004dfe:	bf00      	nop
 8004e00:	371c      	adds	r7, #28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr

08004e0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	b087      	sub	sp, #28
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	60f8      	str	r0, [r7, #12]
 8004e12:	60b9      	str	r1, [r7, #8]
 8004e14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	f023 0210 	bic.w	r2, r3, #16
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6a1b      	ldr	r3, [r3, #32]
 8004e2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	031b      	lsls	r3, r3, #12
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	011b      	lsls	r3, r3, #4
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	693a      	ldr	r2, [r7, #16]
 8004e5c:	621a      	str	r2, [r3, #32]
}
 8004e5e:	bf00      	nop
 8004e60:	371c      	adds	r7, #28
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr

08004e6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	b085      	sub	sp, #20
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
 8004e72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e82:	683a      	ldr	r2, [r7, #0]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	f043 0307 	orr.w	r3, r3, #7
 8004e8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	609a      	str	r2, [r3, #8]
}
 8004e94:	bf00      	nop
 8004e96:	3714      	adds	r7, #20
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b087      	sub	sp, #28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	607a      	str	r2, [r7, #4]
 8004eac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004eba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	021a      	lsls	r2, r3, #8
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	431a      	orrs	r2, r3
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	697a      	ldr	r2, [r7, #20]
 8004ed2:	609a      	str	r2, [r3, #8]
}
 8004ed4:	bf00      	nop
 8004ed6:	371c      	adds	r7, #28
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b087      	sub	sp, #28
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	f003 031f 	and.w	r3, r3, #31
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6a1a      	ldr	r2, [r3, #32]
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	43db      	mvns	r3, r3
 8004f02:	401a      	ands	r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6a1a      	ldr	r2, [r3, #32]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	f003 031f 	and.w	r3, r3, #31
 8004f12:	6879      	ldr	r1, [r7, #4]
 8004f14:	fa01 f303 	lsl.w	r3, r1, r3
 8004f18:	431a      	orrs	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	621a      	str	r2, [r3, #32]
}
 8004f1e:	bf00      	nop
 8004f20:	371c      	adds	r7, #28
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
	...

08004f2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d101      	bne.n	8004f44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f40:	2302      	movs	r3, #2
 8004f42:	e06d      	b.n	8005020 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2202      	movs	r2, #2
 8004f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a30      	ldr	r2, [pc, #192]	; (800502c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d004      	beq.n	8004f78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a2f      	ldr	r2, [pc, #188]	; (8005030 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d108      	bne.n	8004f8a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004f7e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f90:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68fa      	ldr	r2, [r7, #12]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68fa      	ldr	r2, [r7, #12]
 8004fa2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a20      	ldr	r2, [pc, #128]	; (800502c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d022      	beq.n	8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fb6:	d01d      	beq.n	8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a1d      	ldr	r2, [pc, #116]	; (8005034 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d018      	beq.n	8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a1c      	ldr	r2, [pc, #112]	; (8005038 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d013      	beq.n	8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a1a      	ldr	r2, [pc, #104]	; (800503c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d00e      	beq.n	8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a15      	ldr	r2, [pc, #84]	; (8005030 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d009      	beq.n	8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a16      	ldr	r2, [pc, #88]	; (8005040 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d004      	beq.n	8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a15      	ldr	r2, [pc, #84]	; (8005044 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d10c      	bne.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ffa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	4313      	orrs	r3, r2
 8005004:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	68ba      	ldr	r2, [r7, #8]
 800500c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	3714      	adds	r7, #20
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr
 800502c:	40010000 	.word	0x40010000
 8005030:	40010400 	.word	0x40010400
 8005034:	40000400 	.word	0x40000400
 8005038:	40000800 	.word	0x40000800
 800503c:	40000c00 	.word	0x40000c00
 8005040:	40014000 	.word	0x40014000
 8005044:	40001800 	.word	0x40001800

08005048 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005050:	bf00      	nop
 8005052:	370c      	adds	r7, #12
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr

0800505c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005064:	bf00      	nop
 8005066:	370c      	adds	r7, #12
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005078:	bf00      	nop
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e040      	b.n	8005118 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800509a:	2b00      	cmp	r3, #0
 800509c:	d106      	bne.n	80050ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f7fb ffe6 	bl	8001078 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2224      	movs	r2, #36	; 0x24
 80050b0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f022 0201 	bic.w	r2, r2, #1
 80050c0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 fa56 	bl	8005574 <UART_SetConfig>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d101      	bne.n	80050d2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e022      	b.n	8005118 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d002      	beq.n	80050e0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 fcac 	bl	8005a38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	685a      	ldr	r2, [r3, #4]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	689a      	ldr	r2, [r3, #8]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f042 0201 	orr.w	r2, r2, #1
 800510e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f000 fd33 	bl	8005b7c <UART_CheckIdleState>
 8005116:	4603      	mov	r3, r0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3708      	adds	r7, #8
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b088      	sub	sp, #32
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	69db      	ldr	r3, [r3, #28]
 800512e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005140:	69fa      	ldr	r2, [r7, #28]
 8005142:	f640 030f 	movw	r3, #2063	; 0x80f
 8005146:	4013      	ands	r3, r2
 8005148:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d113      	bne.n	8005178 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	f003 0320 	and.w	r3, r3, #32
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00e      	beq.n	8005178 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	f003 0320 	and.w	r3, r3, #32
 8005160:	2b00      	cmp	r3, #0
 8005162:	d009      	beq.n	8005178 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005168:	2b00      	cmp	r3, #0
 800516a:	f000 81cc 	beq.w	8005506 <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	4798      	blx	r3
      }
      return;
 8005176:	e1c6      	b.n	8005506 <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	2b00      	cmp	r3, #0
 800517c:	f000 80e3 	beq.w	8005346 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	d105      	bne.n	8005196 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800518a:	69ba      	ldr	r2, [r7, #24]
 800518c:	4ba5      	ldr	r3, [pc, #660]	; (8005424 <HAL_UART_IRQHandler+0x304>)
 800518e:	4013      	ands	r3, r2
 8005190:	2b00      	cmp	r3, #0
 8005192:	f000 80d8 	beq.w	8005346 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	f003 0301 	and.w	r3, r3, #1
 800519c:	2b00      	cmp	r3, #0
 800519e:	d010      	beq.n	80051c2 <HAL_UART_IRQHandler+0xa2>
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00b      	beq.n	80051c2 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2201      	movs	r2, #1
 80051b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051b8:	f043 0201 	orr.w	r2, r3, #1
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d010      	beq.n	80051ee <HAL_UART_IRQHandler+0xce>
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d00b      	beq.n	80051ee <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2202      	movs	r2, #2
 80051dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051e4:	f043 0204 	orr.w	r2, r3, #4
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	f003 0304 	and.w	r3, r3, #4
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d010      	beq.n	800521a <HAL_UART_IRQHandler+0xfa>
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	f003 0301 	and.w	r3, r3, #1
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d00b      	beq.n	800521a <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2204      	movs	r2, #4
 8005208:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005210:	f043 0202 	orr.w	r2, r3, #2
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	f003 0308 	and.w	r3, r3, #8
 8005220:	2b00      	cmp	r3, #0
 8005222:	d015      	beq.n	8005250 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005224:	69bb      	ldr	r3, [r7, #24]
 8005226:	f003 0320 	and.w	r3, r3, #32
 800522a:	2b00      	cmp	r3, #0
 800522c:	d104      	bne.n	8005238 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00b      	beq.n	8005250 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2208      	movs	r2, #8
 800523e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005246:	f043 0208 	orr.w	r2, r3, #8
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005256:	2b00      	cmp	r3, #0
 8005258:	d011      	beq.n	800527e <HAL_UART_IRQHandler+0x15e>
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d00c      	beq.n	800527e <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800526c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005274:	f043 0220 	orr.w	r2, r3, #32
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005284:	2b00      	cmp	r3, #0
 8005286:	f000 8140 	beq.w	800550a <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	f003 0320 	and.w	r3, r3, #32
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00c      	beq.n	80052ae <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	f003 0320 	and.w	r3, r3, #32
 800529a:	2b00      	cmp	r3, #0
 800529c:	d007      	beq.n	80052ae <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d003      	beq.n	80052ae <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052b4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052c0:	2b40      	cmp	r3, #64	; 0x40
 80052c2:	d004      	beq.n	80052ce <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d031      	beq.n	8005332 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 fd19 	bl	8005d06 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052de:	2b40      	cmp	r3, #64	; 0x40
 80052e0:	d123      	bne.n	800532a <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	689a      	ldr	r2, [r3, #8]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052f0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d013      	beq.n	8005322 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052fe:	4a4a      	ldr	r2, [pc, #296]	; (8005428 <HAL_UART_IRQHandler+0x308>)
 8005300:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005306:	4618      	mov	r0, r3
 8005308:	f7fc ff90 	bl	800222c <HAL_DMA_Abort_IT>
 800530c:	4603      	mov	r3, r0
 800530e:	2b00      	cmp	r3, #0
 8005310:	d017      	beq.n	8005342 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005316:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800531c:	4610      	mov	r0, r2
 800531e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005320:	e00f      	b.n	8005342 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f906 	bl	8005534 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005328:	e00b      	b.n	8005342 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f902 	bl	8005534 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005330:	e007      	b.n	8005342 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 f8fe 	bl	8005534 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005340:	e0e3      	b.n	800550a <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005342:	bf00      	nop
    return;
 8005344:	e0e1      	b.n	800550a <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800534a:	2b01      	cmp	r3, #1
 800534c:	f040 80a7 	bne.w	800549e <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005350:	69fb      	ldr	r3, [r7, #28]
 8005352:	f003 0310 	and.w	r3, r3, #16
 8005356:	2b00      	cmp	r3, #0
 8005358:	f000 80a1 	beq.w	800549e <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800535c:	69bb      	ldr	r3, [r7, #24]
 800535e:	f003 0310 	and.w	r3, r3, #16
 8005362:	2b00      	cmp	r3, #0
 8005364:	f000 809b 	beq.w	800549e <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2210      	movs	r2, #16
 800536e:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800537a:	2b40      	cmp	r3, #64	; 0x40
 800537c:	d156      	bne.n	800542c <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8005388:	893b      	ldrh	r3, [r7, #8]
 800538a:	2b00      	cmp	r3, #0
 800538c:	f000 80bf 	beq.w	800550e <HAL_UART_IRQHandler+0x3ee>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005396:	893a      	ldrh	r2, [r7, #8]
 8005398:	429a      	cmp	r2, r3
 800539a:	f080 80b8 	bcs.w	800550e <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	893a      	ldrh	r2, [r7, #8]
 80053a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053b0:	d02a      	beq.n	8005408 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053c0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689a      	ldr	r2, [r3, #8]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f022 0201 	bic.w	r2, r2, #1
 80053d0:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	689a      	ldr	r2, [r3, #8]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053e0:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2220      	movs	r2, #32
 80053e6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f022 0210 	bic.w	r2, r2, #16
 80053fc:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005402:	4618      	mov	r0, r3
 8005404:	f7fc fea2 	bl	800214c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005414:	b29b      	uxth	r3, r3
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	b29b      	uxth	r3, r3
 800541a:	4619      	mov	r1, r3
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f000 f893 	bl	8005548 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005422:	e074      	b.n	800550e <HAL_UART_IRQHandler+0x3ee>
 8005424:	04000120 	.word	0x04000120
 8005428:	08005d65 	.word	0x08005d65
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005438:	b29b      	uxth	r3, r3
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005444:	b29b      	uxth	r3, r3
 8005446:	2b00      	cmp	r3, #0
 8005448:	d063      	beq.n	8005512 <HAL_UART_IRQHandler+0x3f2>
          && (nb_rx_data > 0U))
 800544a:	897b      	ldrh	r3, [r7, #10]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d060      	beq.n	8005512 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800545e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689a      	ldr	r2, [r3, #8]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f022 0201 	bic.w	r2, r2, #1
 800546e:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2220      	movs	r2, #32
 8005474:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f022 0210 	bic.w	r2, r2, #16
 8005490:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005492:	897b      	ldrh	r3, [r7, #10]
 8005494:	4619      	mov	r1, r3
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f856 	bl	8005548 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800549c:	e039      	b.n	8005512 <HAL_UART_IRQHandler+0x3f2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800549e:	69fb      	ldr	r3, [r7, #28]
 80054a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00d      	beq.n	80054c4 <HAL_UART_IRQHandler+0x3a4>
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d008      	beq.n	80054c4 <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80054ba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 f84f 	bl	8005560 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80054c2:	e029      	b.n	8005518 <HAL_UART_IRQHandler+0x3f8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80054c4:	69fb      	ldr	r3, [r7, #28]
 80054c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00d      	beq.n	80054ea <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80054ce:	69bb      	ldr	r3, [r7, #24]
 80054d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d008      	beq.n	80054ea <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d01a      	beq.n	8005516 <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	4798      	blx	r3
    }
    return;
 80054e8:	e015      	b.n	8005516 <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80054ea:	69fb      	ldr	r3, [r7, #28]
 80054ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d011      	beq.n	8005518 <HAL_UART_IRQHandler+0x3f8>
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d00c      	beq.n	8005518 <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 fc46 	bl	8005d90 <UART_EndTransmit_IT>
    return;
 8005504:	e008      	b.n	8005518 <HAL_UART_IRQHandler+0x3f8>
      return;
 8005506:	bf00      	nop
 8005508:	e006      	b.n	8005518 <HAL_UART_IRQHandler+0x3f8>
    return;
 800550a:	bf00      	nop
 800550c:	e004      	b.n	8005518 <HAL_UART_IRQHandler+0x3f8>
      return;
 800550e:	bf00      	nop
 8005510:	e002      	b.n	8005518 <HAL_UART_IRQHandler+0x3f8>
      return;
 8005512:	bf00      	nop
 8005514:	e000      	b.n	8005518 <HAL_UART_IRQHandler+0x3f8>
    return;
 8005516:	bf00      	nop
  }

}
 8005518:	3720      	adds	r7, #32
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop

08005520 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005528:	bf00      	nop
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800553c:	bf00      	nop
 800553e:	370c      	adds	r7, #12
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr

08005548 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	460b      	mov	r3, r1
 8005552:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005568:	bf00      	nop
 800556a:	370c      	adds	r7, #12
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b088      	sub	sp, #32
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800557c:	2300      	movs	r3, #0
 800557e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	689a      	ldr	r2, [r3, #8]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	691b      	ldr	r3, [r3, #16]
 8005588:	431a      	orrs	r2, r3
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	431a      	orrs	r2, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	69db      	ldr	r3, [r3, #28]
 8005594:	4313      	orrs	r3, r2
 8005596:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	4ba7      	ldr	r3, [pc, #668]	; (800583c <UART_SetConfig+0x2c8>)
 80055a0:	4013      	ands	r3, r2
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	6812      	ldr	r2, [r2, #0]
 80055a6:	6979      	ldr	r1, [r7, #20]
 80055a8:	430b      	orrs	r3, r1
 80055aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	68da      	ldr	r2, [r3, #12]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	430a      	orrs	r2, r1
 80055c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a1b      	ldr	r3, [r3, #32]
 80055cc:	697a      	ldr	r2, [r7, #20]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	430a      	orrs	r2, r1
 80055e4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a95      	ldr	r2, [pc, #596]	; (8005840 <UART_SetConfig+0x2cc>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d120      	bne.n	8005632 <UART_SetConfig+0xbe>
 80055f0:	4b94      	ldr	r3, [pc, #592]	; (8005844 <UART_SetConfig+0x2d0>)
 80055f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055f6:	f003 0303 	and.w	r3, r3, #3
 80055fa:	2b03      	cmp	r3, #3
 80055fc:	d816      	bhi.n	800562c <UART_SetConfig+0xb8>
 80055fe:	a201      	add	r2, pc, #4	; (adr r2, 8005604 <UART_SetConfig+0x90>)
 8005600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005604:	08005615 	.word	0x08005615
 8005608:	08005621 	.word	0x08005621
 800560c:	0800561b 	.word	0x0800561b
 8005610:	08005627 	.word	0x08005627
 8005614:	2301      	movs	r3, #1
 8005616:	77fb      	strb	r3, [r7, #31]
 8005618:	e14f      	b.n	80058ba <UART_SetConfig+0x346>
 800561a:	2302      	movs	r3, #2
 800561c:	77fb      	strb	r3, [r7, #31]
 800561e:	e14c      	b.n	80058ba <UART_SetConfig+0x346>
 8005620:	2304      	movs	r3, #4
 8005622:	77fb      	strb	r3, [r7, #31]
 8005624:	e149      	b.n	80058ba <UART_SetConfig+0x346>
 8005626:	2308      	movs	r3, #8
 8005628:	77fb      	strb	r3, [r7, #31]
 800562a:	e146      	b.n	80058ba <UART_SetConfig+0x346>
 800562c:	2310      	movs	r3, #16
 800562e:	77fb      	strb	r3, [r7, #31]
 8005630:	e143      	b.n	80058ba <UART_SetConfig+0x346>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a84      	ldr	r2, [pc, #528]	; (8005848 <UART_SetConfig+0x2d4>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d132      	bne.n	80056a2 <UART_SetConfig+0x12e>
 800563c:	4b81      	ldr	r3, [pc, #516]	; (8005844 <UART_SetConfig+0x2d0>)
 800563e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005642:	f003 030c 	and.w	r3, r3, #12
 8005646:	2b0c      	cmp	r3, #12
 8005648:	d828      	bhi.n	800569c <UART_SetConfig+0x128>
 800564a:	a201      	add	r2, pc, #4	; (adr r2, 8005650 <UART_SetConfig+0xdc>)
 800564c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005650:	08005685 	.word	0x08005685
 8005654:	0800569d 	.word	0x0800569d
 8005658:	0800569d 	.word	0x0800569d
 800565c:	0800569d 	.word	0x0800569d
 8005660:	08005691 	.word	0x08005691
 8005664:	0800569d 	.word	0x0800569d
 8005668:	0800569d 	.word	0x0800569d
 800566c:	0800569d 	.word	0x0800569d
 8005670:	0800568b 	.word	0x0800568b
 8005674:	0800569d 	.word	0x0800569d
 8005678:	0800569d 	.word	0x0800569d
 800567c:	0800569d 	.word	0x0800569d
 8005680:	08005697 	.word	0x08005697
 8005684:	2300      	movs	r3, #0
 8005686:	77fb      	strb	r3, [r7, #31]
 8005688:	e117      	b.n	80058ba <UART_SetConfig+0x346>
 800568a:	2302      	movs	r3, #2
 800568c:	77fb      	strb	r3, [r7, #31]
 800568e:	e114      	b.n	80058ba <UART_SetConfig+0x346>
 8005690:	2304      	movs	r3, #4
 8005692:	77fb      	strb	r3, [r7, #31]
 8005694:	e111      	b.n	80058ba <UART_SetConfig+0x346>
 8005696:	2308      	movs	r3, #8
 8005698:	77fb      	strb	r3, [r7, #31]
 800569a:	e10e      	b.n	80058ba <UART_SetConfig+0x346>
 800569c:	2310      	movs	r3, #16
 800569e:	77fb      	strb	r3, [r7, #31]
 80056a0:	e10b      	b.n	80058ba <UART_SetConfig+0x346>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a69      	ldr	r2, [pc, #420]	; (800584c <UART_SetConfig+0x2d8>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d120      	bne.n	80056ee <UART_SetConfig+0x17a>
 80056ac:	4b65      	ldr	r3, [pc, #404]	; (8005844 <UART_SetConfig+0x2d0>)
 80056ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056b2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80056b6:	2b30      	cmp	r3, #48	; 0x30
 80056b8:	d013      	beq.n	80056e2 <UART_SetConfig+0x16e>
 80056ba:	2b30      	cmp	r3, #48	; 0x30
 80056bc:	d814      	bhi.n	80056e8 <UART_SetConfig+0x174>
 80056be:	2b20      	cmp	r3, #32
 80056c0:	d009      	beq.n	80056d6 <UART_SetConfig+0x162>
 80056c2:	2b20      	cmp	r3, #32
 80056c4:	d810      	bhi.n	80056e8 <UART_SetConfig+0x174>
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d002      	beq.n	80056d0 <UART_SetConfig+0x15c>
 80056ca:	2b10      	cmp	r3, #16
 80056cc:	d006      	beq.n	80056dc <UART_SetConfig+0x168>
 80056ce:	e00b      	b.n	80056e8 <UART_SetConfig+0x174>
 80056d0:	2300      	movs	r3, #0
 80056d2:	77fb      	strb	r3, [r7, #31]
 80056d4:	e0f1      	b.n	80058ba <UART_SetConfig+0x346>
 80056d6:	2302      	movs	r3, #2
 80056d8:	77fb      	strb	r3, [r7, #31]
 80056da:	e0ee      	b.n	80058ba <UART_SetConfig+0x346>
 80056dc:	2304      	movs	r3, #4
 80056de:	77fb      	strb	r3, [r7, #31]
 80056e0:	e0eb      	b.n	80058ba <UART_SetConfig+0x346>
 80056e2:	2308      	movs	r3, #8
 80056e4:	77fb      	strb	r3, [r7, #31]
 80056e6:	e0e8      	b.n	80058ba <UART_SetConfig+0x346>
 80056e8:	2310      	movs	r3, #16
 80056ea:	77fb      	strb	r3, [r7, #31]
 80056ec:	e0e5      	b.n	80058ba <UART_SetConfig+0x346>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a57      	ldr	r2, [pc, #348]	; (8005850 <UART_SetConfig+0x2dc>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d120      	bne.n	800573a <UART_SetConfig+0x1c6>
 80056f8:	4b52      	ldr	r3, [pc, #328]	; (8005844 <UART_SetConfig+0x2d0>)
 80056fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056fe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005702:	2bc0      	cmp	r3, #192	; 0xc0
 8005704:	d013      	beq.n	800572e <UART_SetConfig+0x1ba>
 8005706:	2bc0      	cmp	r3, #192	; 0xc0
 8005708:	d814      	bhi.n	8005734 <UART_SetConfig+0x1c0>
 800570a:	2b80      	cmp	r3, #128	; 0x80
 800570c:	d009      	beq.n	8005722 <UART_SetConfig+0x1ae>
 800570e:	2b80      	cmp	r3, #128	; 0x80
 8005710:	d810      	bhi.n	8005734 <UART_SetConfig+0x1c0>
 8005712:	2b00      	cmp	r3, #0
 8005714:	d002      	beq.n	800571c <UART_SetConfig+0x1a8>
 8005716:	2b40      	cmp	r3, #64	; 0x40
 8005718:	d006      	beq.n	8005728 <UART_SetConfig+0x1b4>
 800571a:	e00b      	b.n	8005734 <UART_SetConfig+0x1c0>
 800571c:	2300      	movs	r3, #0
 800571e:	77fb      	strb	r3, [r7, #31]
 8005720:	e0cb      	b.n	80058ba <UART_SetConfig+0x346>
 8005722:	2302      	movs	r3, #2
 8005724:	77fb      	strb	r3, [r7, #31]
 8005726:	e0c8      	b.n	80058ba <UART_SetConfig+0x346>
 8005728:	2304      	movs	r3, #4
 800572a:	77fb      	strb	r3, [r7, #31]
 800572c:	e0c5      	b.n	80058ba <UART_SetConfig+0x346>
 800572e:	2308      	movs	r3, #8
 8005730:	77fb      	strb	r3, [r7, #31]
 8005732:	e0c2      	b.n	80058ba <UART_SetConfig+0x346>
 8005734:	2310      	movs	r3, #16
 8005736:	77fb      	strb	r3, [r7, #31]
 8005738:	e0bf      	b.n	80058ba <UART_SetConfig+0x346>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a45      	ldr	r2, [pc, #276]	; (8005854 <UART_SetConfig+0x2e0>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d125      	bne.n	8005790 <UART_SetConfig+0x21c>
 8005744:	4b3f      	ldr	r3, [pc, #252]	; (8005844 <UART_SetConfig+0x2d0>)
 8005746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800574a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800574e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005752:	d017      	beq.n	8005784 <UART_SetConfig+0x210>
 8005754:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005758:	d817      	bhi.n	800578a <UART_SetConfig+0x216>
 800575a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800575e:	d00b      	beq.n	8005778 <UART_SetConfig+0x204>
 8005760:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005764:	d811      	bhi.n	800578a <UART_SetConfig+0x216>
 8005766:	2b00      	cmp	r3, #0
 8005768:	d003      	beq.n	8005772 <UART_SetConfig+0x1fe>
 800576a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800576e:	d006      	beq.n	800577e <UART_SetConfig+0x20a>
 8005770:	e00b      	b.n	800578a <UART_SetConfig+0x216>
 8005772:	2300      	movs	r3, #0
 8005774:	77fb      	strb	r3, [r7, #31]
 8005776:	e0a0      	b.n	80058ba <UART_SetConfig+0x346>
 8005778:	2302      	movs	r3, #2
 800577a:	77fb      	strb	r3, [r7, #31]
 800577c:	e09d      	b.n	80058ba <UART_SetConfig+0x346>
 800577e:	2304      	movs	r3, #4
 8005780:	77fb      	strb	r3, [r7, #31]
 8005782:	e09a      	b.n	80058ba <UART_SetConfig+0x346>
 8005784:	2308      	movs	r3, #8
 8005786:	77fb      	strb	r3, [r7, #31]
 8005788:	e097      	b.n	80058ba <UART_SetConfig+0x346>
 800578a:	2310      	movs	r3, #16
 800578c:	77fb      	strb	r3, [r7, #31]
 800578e:	e094      	b.n	80058ba <UART_SetConfig+0x346>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a30      	ldr	r2, [pc, #192]	; (8005858 <UART_SetConfig+0x2e4>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d125      	bne.n	80057e6 <UART_SetConfig+0x272>
 800579a:	4b2a      	ldr	r3, [pc, #168]	; (8005844 <UART_SetConfig+0x2d0>)
 800579c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80057a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80057a8:	d017      	beq.n	80057da <UART_SetConfig+0x266>
 80057aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80057ae:	d817      	bhi.n	80057e0 <UART_SetConfig+0x26c>
 80057b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057b4:	d00b      	beq.n	80057ce <UART_SetConfig+0x25a>
 80057b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057ba:	d811      	bhi.n	80057e0 <UART_SetConfig+0x26c>
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d003      	beq.n	80057c8 <UART_SetConfig+0x254>
 80057c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057c4:	d006      	beq.n	80057d4 <UART_SetConfig+0x260>
 80057c6:	e00b      	b.n	80057e0 <UART_SetConfig+0x26c>
 80057c8:	2301      	movs	r3, #1
 80057ca:	77fb      	strb	r3, [r7, #31]
 80057cc:	e075      	b.n	80058ba <UART_SetConfig+0x346>
 80057ce:	2302      	movs	r3, #2
 80057d0:	77fb      	strb	r3, [r7, #31]
 80057d2:	e072      	b.n	80058ba <UART_SetConfig+0x346>
 80057d4:	2304      	movs	r3, #4
 80057d6:	77fb      	strb	r3, [r7, #31]
 80057d8:	e06f      	b.n	80058ba <UART_SetConfig+0x346>
 80057da:	2308      	movs	r3, #8
 80057dc:	77fb      	strb	r3, [r7, #31]
 80057de:	e06c      	b.n	80058ba <UART_SetConfig+0x346>
 80057e0:	2310      	movs	r3, #16
 80057e2:	77fb      	strb	r3, [r7, #31]
 80057e4:	e069      	b.n	80058ba <UART_SetConfig+0x346>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a1c      	ldr	r2, [pc, #112]	; (800585c <UART_SetConfig+0x2e8>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d137      	bne.n	8005860 <UART_SetConfig+0x2ec>
 80057f0:	4b14      	ldr	r3, [pc, #80]	; (8005844 <UART_SetConfig+0x2d0>)
 80057f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057f6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80057fa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80057fe:	d017      	beq.n	8005830 <UART_SetConfig+0x2bc>
 8005800:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005804:	d817      	bhi.n	8005836 <UART_SetConfig+0x2c2>
 8005806:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800580a:	d00b      	beq.n	8005824 <UART_SetConfig+0x2b0>
 800580c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005810:	d811      	bhi.n	8005836 <UART_SetConfig+0x2c2>
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <UART_SetConfig+0x2aa>
 8005816:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800581a:	d006      	beq.n	800582a <UART_SetConfig+0x2b6>
 800581c:	e00b      	b.n	8005836 <UART_SetConfig+0x2c2>
 800581e:	2300      	movs	r3, #0
 8005820:	77fb      	strb	r3, [r7, #31]
 8005822:	e04a      	b.n	80058ba <UART_SetConfig+0x346>
 8005824:	2302      	movs	r3, #2
 8005826:	77fb      	strb	r3, [r7, #31]
 8005828:	e047      	b.n	80058ba <UART_SetConfig+0x346>
 800582a:	2304      	movs	r3, #4
 800582c:	77fb      	strb	r3, [r7, #31]
 800582e:	e044      	b.n	80058ba <UART_SetConfig+0x346>
 8005830:	2308      	movs	r3, #8
 8005832:	77fb      	strb	r3, [r7, #31]
 8005834:	e041      	b.n	80058ba <UART_SetConfig+0x346>
 8005836:	2310      	movs	r3, #16
 8005838:	77fb      	strb	r3, [r7, #31]
 800583a:	e03e      	b.n	80058ba <UART_SetConfig+0x346>
 800583c:	efff69f3 	.word	0xefff69f3
 8005840:	40011000 	.word	0x40011000
 8005844:	40023800 	.word	0x40023800
 8005848:	40004400 	.word	0x40004400
 800584c:	40004800 	.word	0x40004800
 8005850:	40004c00 	.word	0x40004c00
 8005854:	40005000 	.word	0x40005000
 8005858:	40011400 	.word	0x40011400
 800585c:	40007800 	.word	0x40007800
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a71      	ldr	r2, [pc, #452]	; (8005a2c <UART_SetConfig+0x4b8>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d125      	bne.n	80058b6 <UART_SetConfig+0x342>
 800586a:	4b71      	ldr	r3, [pc, #452]	; (8005a30 <UART_SetConfig+0x4bc>)
 800586c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005870:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005874:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005878:	d017      	beq.n	80058aa <UART_SetConfig+0x336>
 800587a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800587e:	d817      	bhi.n	80058b0 <UART_SetConfig+0x33c>
 8005880:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005884:	d00b      	beq.n	800589e <UART_SetConfig+0x32a>
 8005886:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800588a:	d811      	bhi.n	80058b0 <UART_SetConfig+0x33c>
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <UART_SetConfig+0x324>
 8005890:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005894:	d006      	beq.n	80058a4 <UART_SetConfig+0x330>
 8005896:	e00b      	b.n	80058b0 <UART_SetConfig+0x33c>
 8005898:	2300      	movs	r3, #0
 800589a:	77fb      	strb	r3, [r7, #31]
 800589c:	e00d      	b.n	80058ba <UART_SetConfig+0x346>
 800589e:	2302      	movs	r3, #2
 80058a0:	77fb      	strb	r3, [r7, #31]
 80058a2:	e00a      	b.n	80058ba <UART_SetConfig+0x346>
 80058a4:	2304      	movs	r3, #4
 80058a6:	77fb      	strb	r3, [r7, #31]
 80058a8:	e007      	b.n	80058ba <UART_SetConfig+0x346>
 80058aa:	2308      	movs	r3, #8
 80058ac:	77fb      	strb	r3, [r7, #31]
 80058ae:	e004      	b.n	80058ba <UART_SetConfig+0x346>
 80058b0:	2310      	movs	r3, #16
 80058b2:	77fb      	strb	r3, [r7, #31]
 80058b4:	e001      	b.n	80058ba <UART_SetConfig+0x346>
 80058b6:	2310      	movs	r3, #16
 80058b8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058c2:	d15b      	bne.n	800597c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80058c4:	7ffb      	ldrb	r3, [r7, #31]
 80058c6:	2b08      	cmp	r3, #8
 80058c8:	d827      	bhi.n	800591a <UART_SetConfig+0x3a6>
 80058ca:	a201      	add	r2, pc, #4	; (adr r2, 80058d0 <UART_SetConfig+0x35c>)
 80058cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d0:	080058f5 	.word	0x080058f5
 80058d4:	080058fd 	.word	0x080058fd
 80058d8:	08005905 	.word	0x08005905
 80058dc:	0800591b 	.word	0x0800591b
 80058e0:	0800590b 	.word	0x0800590b
 80058e4:	0800591b 	.word	0x0800591b
 80058e8:	0800591b 	.word	0x0800591b
 80058ec:	0800591b 	.word	0x0800591b
 80058f0:	08005913 	.word	0x08005913
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058f4:	f7fd fdc2 	bl	800347c <HAL_RCC_GetPCLK1Freq>
 80058f8:	61b8      	str	r0, [r7, #24]
        break;
 80058fa:	e013      	b.n	8005924 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058fc:	f7fd fdd2 	bl	80034a4 <HAL_RCC_GetPCLK2Freq>
 8005900:	61b8      	str	r0, [r7, #24]
        break;
 8005902:	e00f      	b.n	8005924 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005904:	4b4b      	ldr	r3, [pc, #300]	; (8005a34 <UART_SetConfig+0x4c0>)
 8005906:	61bb      	str	r3, [r7, #24]
        break;
 8005908:	e00c      	b.n	8005924 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800590a:	f7fd fccb 	bl	80032a4 <HAL_RCC_GetSysClockFreq>
 800590e:	61b8      	str	r0, [r7, #24]
        break;
 8005910:	e008      	b.n	8005924 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005912:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005916:	61bb      	str	r3, [r7, #24]
        break;
 8005918:	e004      	b.n	8005924 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800591a:	2300      	movs	r3, #0
 800591c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	77bb      	strb	r3, [r7, #30]
        break;
 8005922:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005924:	69bb      	ldr	r3, [r7, #24]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d074      	beq.n	8005a14 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	005a      	lsls	r2, r3, #1
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	085b      	lsrs	r3, r3, #1
 8005934:	441a      	add	r2, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	fbb2 f3f3 	udiv	r3, r2, r3
 800593e:	b29b      	uxth	r3, r3
 8005940:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	2b0f      	cmp	r3, #15
 8005946:	d916      	bls.n	8005976 <UART_SetConfig+0x402>
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800594e:	d212      	bcs.n	8005976 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	b29b      	uxth	r3, r3
 8005954:	f023 030f 	bic.w	r3, r3, #15
 8005958:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	085b      	lsrs	r3, r3, #1
 800595e:	b29b      	uxth	r3, r3
 8005960:	f003 0307 	and.w	r3, r3, #7
 8005964:	b29a      	uxth	r2, r3
 8005966:	89fb      	ldrh	r3, [r7, #14]
 8005968:	4313      	orrs	r3, r2
 800596a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	89fa      	ldrh	r2, [r7, #14]
 8005972:	60da      	str	r2, [r3, #12]
 8005974:	e04e      	b.n	8005a14 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	77bb      	strb	r3, [r7, #30]
 800597a:	e04b      	b.n	8005a14 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800597c:	7ffb      	ldrb	r3, [r7, #31]
 800597e:	2b08      	cmp	r3, #8
 8005980:	d827      	bhi.n	80059d2 <UART_SetConfig+0x45e>
 8005982:	a201      	add	r2, pc, #4	; (adr r2, 8005988 <UART_SetConfig+0x414>)
 8005984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005988:	080059ad 	.word	0x080059ad
 800598c:	080059b5 	.word	0x080059b5
 8005990:	080059bd 	.word	0x080059bd
 8005994:	080059d3 	.word	0x080059d3
 8005998:	080059c3 	.word	0x080059c3
 800599c:	080059d3 	.word	0x080059d3
 80059a0:	080059d3 	.word	0x080059d3
 80059a4:	080059d3 	.word	0x080059d3
 80059a8:	080059cb 	.word	0x080059cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059ac:	f7fd fd66 	bl	800347c <HAL_RCC_GetPCLK1Freq>
 80059b0:	61b8      	str	r0, [r7, #24]
        break;
 80059b2:	e013      	b.n	80059dc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059b4:	f7fd fd76 	bl	80034a4 <HAL_RCC_GetPCLK2Freq>
 80059b8:	61b8      	str	r0, [r7, #24]
        break;
 80059ba:	e00f      	b.n	80059dc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059bc:	4b1d      	ldr	r3, [pc, #116]	; (8005a34 <UART_SetConfig+0x4c0>)
 80059be:	61bb      	str	r3, [r7, #24]
        break;
 80059c0:	e00c      	b.n	80059dc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059c2:	f7fd fc6f 	bl	80032a4 <HAL_RCC_GetSysClockFreq>
 80059c6:	61b8      	str	r0, [r7, #24]
        break;
 80059c8:	e008      	b.n	80059dc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059ce:	61bb      	str	r3, [r7, #24]
        break;
 80059d0:	e004      	b.n	80059dc <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80059d2:	2300      	movs	r3, #0
 80059d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	77bb      	strb	r3, [r7, #30]
        break;
 80059da:	bf00      	nop
    }

    if (pclk != 0U)
 80059dc:	69bb      	ldr	r3, [r7, #24]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d018      	beq.n	8005a14 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	085a      	lsrs	r2, r3, #1
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	441a      	add	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	2b0f      	cmp	r3, #15
 80059fc:	d908      	bls.n	8005a10 <UART_SetConfig+0x49c>
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a04:	d204      	bcs.n	8005a10 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	60da      	str	r2, [r3, #12]
 8005a0e:	e001      	b.n	8005a14 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005a20:	7fbb      	ldrb	r3, [r7, #30]
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3720      	adds	r7, #32
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	40007c00 	.word	0x40007c00
 8005a30:	40023800 	.word	0x40023800
 8005a34:	00f42400 	.word	0x00f42400

08005a38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a44:	f003 0301 	and.w	r3, r3, #1
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00a      	beq.n	8005a62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	430a      	orrs	r2, r1
 8005a60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00a      	beq.n	8005a84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	430a      	orrs	r2, r1
 8005a82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a88:	f003 0304 	and.w	r3, r3, #4
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d00a      	beq.n	8005aa6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	430a      	orrs	r2, r1
 8005aa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aaa:	f003 0308 	and.w	r3, r3, #8
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00a      	beq.n	8005ac8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	430a      	orrs	r2, r1
 8005ac6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005acc:	f003 0310 	and.w	r3, r3, #16
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00a      	beq.n	8005aea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	430a      	orrs	r2, r1
 8005ae8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aee:	f003 0320 	and.w	r3, r3, #32
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00a      	beq.n	8005b0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	430a      	orrs	r2, r1
 8005b0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d01a      	beq.n	8005b4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b36:	d10a      	bne.n	8005b4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00a      	beq.n	8005b70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	605a      	str	r2, [r3, #4]
  }
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b086      	sub	sp, #24
 8005b80:	af02      	add	r7, sp, #8
 8005b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b8c:	f7fb fb3a 	bl	8001204 <HAL_GetTick>
 8005b90:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0308 	and.w	r3, r3, #8
 8005b9c:	2b08      	cmp	r3, #8
 8005b9e:	d10e      	bne.n	8005bbe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ba0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ba4:	9300      	str	r3, [sp, #0]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f000 f82d 	bl	8005c0e <UART_WaitOnFlagUntilTimeout>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d001      	beq.n	8005bbe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e023      	b.n	8005c06 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0304 	and.w	r3, r3, #4
 8005bc8:	2b04      	cmp	r3, #4
 8005bca:	d10e      	bne.n	8005bea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bcc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005bd0:	9300      	str	r3, [sp, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 f817 	bl	8005c0e <UART_WaitOnFlagUntilTimeout>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d001      	beq.n	8005bea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005be6:	2303      	movs	r3, #3
 8005be8:	e00d      	b.n	8005c06 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2220      	movs	r2, #32
 8005bee:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3710      	adds	r7, #16
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}

08005c0e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c0e:	b580      	push	{r7, lr}
 8005c10:	b084      	sub	sp, #16
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	60f8      	str	r0, [r7, #12]
 8005c16:	60b9      	str	r1, [r7, #8]
 8005c18:	603b      	str	r3, [r7, #0]
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c1e:	e05e      	b.n	8005cde <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c20:	69bb      	ldr	r3, [r7, #24]
 8005c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c26:	d05a      	beq.n	8005cde <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c28:	f7fb faec 	bl	8001204 <HAL_GetTick>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	69ba      	ldr	r2, [r7, #24]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d302      	bcc.n	8005c3e <UART_WaitOnFlagUntilTimeout+0x30>
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d11b      	bne.n	8005c76 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005c4c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	689a      	ldr	r2, [r3, #8]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 0201 	bic.w	r2, r2, #1
 8005c5c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2220      	movs	r2, #32
 8005c62:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2220      	movs	r2, #32
 8005c68:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005c72:	2303      	movs	r3, #3
 8005c74:	e043      	b.n	8005cfe <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0304 	and.w	r3, r3, #4
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d02c      	beq.n	8005cde <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	69db      	ldr	r3, [r3, #28]
 8005c8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c92:	d124      	bne.n	8005cde <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c9c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005cac:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	689a      	ldr	r2, [r3, #8]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f022 0201 	bic.w	r2, r2, #1
 8005cbc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2220      	movs	r2, #32
 8005cc2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2220      	movs	r2, #32
 8005cc8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2220      	movs	r2, #32
 8005cce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e00f      	b.n	8005cfe <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	69da      	ldr	r2, [r3, #28]
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	68ba      	ldr	r2, [r7, #8]
 8005cea:	429a      	cmp	r2, r3
 8005cec:	bf0c      	ite	eq
 8005cee:	2301      	moveq	r3, #1
 8005cf0:	2300      	movne	r3, #0
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	79fb      	ldrb	r3, [r7, #7]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d091      	beq.n	8005c20 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3710      	adds	r7, #16
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}

08005d06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b083      	sub	sp, #12
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005d1c:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	689a      	ldr	r2, [r3, #8]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f022 0201 	bic.w	r2, r2, #1
 8005d2c:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d32:	2b01      	cmp	r3, #1
 8005d34:	d107      	bne.n	8005d46 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f022 0210 	bic.w	r2, r2, #16
 8005d44:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2220      	movs	r2, #32
 8005d4a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005d58:	bf00      	nop
 8005d5a:	370c      	adds	r7, #12
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d82:	68f8      	ldr	r0, [r7, #12]
 8005d84:	f7ff fbd6 	bl	8005534 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d88:	bf00      	nop
 8005d8a:	3710      	adds	r7, #16
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005da6:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2220      	movs	r2, #32
 8005dac:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2200      	movs	r2, #0
 8005db2:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f7ff fbb3 	bl	8005520 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dba:	bf00      	nop
 8005dbc:	3708      	adds	r7, #8
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
	...

08005dc4 <__errno>:
 8005dc4:	4b01      	ldr	r3, [pc, #4]	; (8005dcc <__errno+0x8>)
 8005dc6:	6818      	ldr	r0, [r3, #0]
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	2000000c 	.word	0x2000000c

08005dd0 <__libc_init_array>:
 8005dd0:	b570      	push	{r4, r5, r6, lr}
 8005dd2:	4d0d      	ldr	r5, [pc, #52]	; (8005e08 <__libc_init_array+0x38>)
 8005dd4:	4c0d      	ldr	r4, [pc, #52]	; (8005e0c <__libc_init_array+0x3c>)
 8005dd6:	1b64      	subs	r4, r4, r5
 8005dd8:	10a4      	asrs	r4, r4, #2
 8005dda:	2600      	movs	r6, #0
 8005ddc:	42a6      	cmp	r6, r4
 8005dde:	d109      	bne.n	8005df4 <__libc_init_array+0x24>
 8005de0:	4d0b      	ldr	r5, [pc, #44]	; (8005e10 <__libc_init_array+0x40>)
 8005de2:	4c0c      	ldr	r4, [pc, #48]	; (8005e14 <__libc_init_array+0x44>)
 8005de4:	f002 fc60 	bl	80086a8 <_init>
 8005de8:	1b64      	subs	r4, r4, r5
 8005dea:	10a4      	asrs	r4, r4, #2
 8005dec:	2600      	movs	r6, #0
 8005dee:	42a6      	cmp	r6, r4
 8005df0:	d105      	bne.n	8005dfe <__libc_init_array+0x2e>
 8005df2:	bd70      	pop	{r4, r5, r6, pc}
 8005df4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005df8:	4798      	blx	r3
 8005dfa:	3601      	adds	r6, #1
 8005dfc:	e7ee      	b.n	8005ddc <__libc_init_array+0xc>
 8005dfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e02:	4798      	blx	r3
 8005e04:	3601      	adds	r6, #1
 8005e06:	e7f2      	b.n	8005dee <__libc_init_array+0x1e>
 8005e08:	08008acc 	.word	0x08008acc
 8005e0c:	08008acc 	.word	0x08008acc
 8005e10:	08008acc 	.word	0x08008acc
 8005e14:	08008ad0 	.word	0x08008ad0

08005e18 <memset>:
 8005e18:	4402      	add	r2, r0
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d100      	bne.n	8005e22 <memset+0xa>
 8005e20:	4770      	bx	lr
 8005e22:	f803 1b01 	strb.w	r1, [r3], #1
 8005e26:	e7f9      	b.n	8005e1c <memset+0x4>

08005e28 <__cvt>:
 8005e28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e2a:	ed2d 8b02 	vpush	{d8}
 8005e2e:	eeb0 8b40 	vmov.f64	d8, d0
 8005e32:	b085      	sub	sp, #20
 8005e34:	4617      	mov	r7, r2
 8005e36:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005e38:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005e3a:	ee18 2a90 	vmov	r2, s17
 8005e3e:	f025 0520 	bic.w	r5, r5, #32
 8005e42:	2a00      	cmp	r2, #0
 8005e44:	bfb6      	itet	lt
 8005e46:	222d      	movlt	r2, #45	; 0x2d
 8005e48:	2200      	movge	r2, #0
 8005e4a:	eeb1 8b40 	vneglt.f64	d8, d0
 8005e4e:	2d46      	cmp	r5, #70	; 0x46
 8005e50:	460c      	mov	r4, r1
 8005e52:	701a      	strb	r2, [r3, #0]
 8005e54:	d004      	beq.n	8005e60 <__cvt+0x38>
 8005e56:	2d45      	cmp	r5, #69	; 0x45
 8005e58:	d100      	bne.n	8005e5c <__cvt+0x34>
 8005e5a:	3401      	adds	r4, #1
 8005e5c:	2102      	movs	r1, #2
 8005e5e:	e000      	b.n	8005e62 <__cvt+0x3a>
 8005e60:	2103      	movs	r1, #3
 8005e62:	ab03      	add	r3, sp, #12
 8005e64:	9301      	str	r3, [sp, #4]
 8005e66:	ab02      	add	r3, sp, #8
 8005e68:	9300      	str	r3, [sp, #0]
 8005e6a:	4622      	mov	r2, r4
 8005e6c:	4633      	mov	r3, r6
 8005e6e:	eeb0 0b48 	vmov.f64	d0, d8
 8005e72:	f000 fca9 	bl	80067c8 <_dtoa_r>
 8005e76:	2d47      	cmp	r5, #71	; 0x47
 8005e78:	d109      	bne.n	8005e8e <__cvt+0x66>
 8005e7a:	07fb      	lsls	r3, r7, #31
 8005e7c:	d407      	bmi.n	8005e8e <__cvt+0x66>
 8005e7e:	9b03      	ldr	r3, [sp, #12]
 8005e80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e82:	1a1b      	subs	r3, r3, r0
 8005e84:	6013      	str	r3, [r2, #0]
 8005e86:	b005      	add	sp, #20
 8005e88:	ecbd 8b02 	vpop	{d8}
 8005e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e8e:	2d46      	cmp	r5, #70	; 0x46
 8005e90:	eb00 0204 	add.w	r2, r0, r4
 8005e94:	d10c      	bne.n	8005eb0 <__cvt+0x88>
 8005e96:	7803      	ldrb	r3, [r0, #0]
 8005e98:	2b30      	cmp	r3, #48	; 0x30
 8005e9a:	d107      	bne.n	8005eac <__cvt+0x84>
 8005e9c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ea4:	bf1c      	itt	ne
 8005ea6:	f1c4 0401 	rsbne	r4, r4, #1
 8005eaa:	6034      	strne	r4, [r6, #0]
 8005eac:	6833      	ldr	r3, [r6, #0]
 8005eae:	441a      	add	r2, r3
 8005eb0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eb8:	bf08      	it	eq
 8005eba:	9203      	streq	r2, [sp, #12]
 8005ebc:	2130      	movs	r1, #48	; 0x30
 8005ebe:	9b03      	ldr	r3, [sp, #12]
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d2dc      	bcs.n	8005e7e <__cvt+0x56>
 8005ec4:	1c5c      	adds	r4, r3, #1
 8005ec6:	9403      	str	r4, [sp, #12]
 8005ec8:	7019      	strb	r1, [r3, #0]
 8005eca:	e7f8      	b.n	8005ebe <__cvt+0x96>

08005ecc <__exponent>:
 8005ecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2900      	cmp	r1, #0
 8005ed2:	bfb8      	it	lt
 8005ed4:	4249      	neglt	r1, r1
 8005ed6:	f803 2b02 	strb.w	r2, [r3], #2
 8005eda:	bfb4      	ite	lt
 8005edc:	222d      	movlt	r2, #45	; 0x2d
 8005ede:	222b      	movge	r2, #43	; 0x2b
 8005ee0:	2909      	cmp	r1, #9
 8005ee2:	7042      	strb	r2, [r0, #1]
 8005ee4:	dd2a      	ble.n	8005f3c <__exponent+0x70>
 8005ee6:	f10d 0407 	add.w	r4, sp, #7
 8005eea:	46a4      	mov	ip, r4
 8005eec:	270a      	movs	r7, #10
 8005eee:	46a6      	mov	lr, r4
 8005ef0:	460a      	mov	r2, r1
 8005ef2:	fb91 f6f7 	sdiv	r6, r1, r7
 8005ef6:	fb07 1516 	mls	r5, r7, r6, r1
 8005efa:	3530      	adds	r5, #48	; 0x30
 8005efc:	2a63      	cmp	r2, #99	; 0x63
 8005efe:	f104 34ff 	add.w	r4, r4, #4294967295
 8005f02:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005f06:	4631      	mov	r1, r6
 8005f08:	dcf1      	bgt.n	8005eee <__exponent+0x22>
 8005f0a:	3130      	adds	r1, #48	; 0x30
 8005f0c:	f1ae 0502 	sub.w	r5, lr, #2
 8005f10:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005f14:	1c44      	adds	r4, r0, #1
 8005f16:	4629      	mov	r1, r5
 8005f18:	4561      	cmp	r1, ip
 8005f1a:	d30a      	bcc.n	8005f32 <__exponent+0x66>
 8005f1c:	f10d 0209 	add.w	r2, sp, #9
 8005f20:	eba2 020e 	sub.w	r2, r2, lr
 8005f24:	4565      	cmp	r5, ip
 8005f26:	bf88      	it	hi
 8005f28:	2200      	movhi	r2, #0
 8005f2a:	4413      	add	r3, r2
 8005f2c:	1a18      	subs	r0, r3, r0
 8005f2e:	b003      	add	sp, #12
 8005f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f36:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005f3a:	e7ed      	b.n	8005f18 <__exponent+0x4c>
 8005f3c:	2330      	movs	r3, #48	; 0x30
 8005f3e:	3130      	adds	r1, #48	; 0x30
 8005f40:	7083      	strb	r3, [r0, #2]
 8005f42:	70c1      	strb	r1, [r0, #3]
 8005f44:	1d03      	adds	r3, r0, #4
 8005f46:	e7f1      	b.n	8005f2c <__exponent+0x60>

08005f48 <_printf_float>:
 8005f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f4c:	b08b      	sub	sp, #44	; 0x2c
 8005f4e:	460c      	mov	r4, r1
 8005f50:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005f54:	4616      	mov	r6, r2
 8005f56:	461f      	mov	r7, r3
 8005f58:	4605      	mov	r5, r0
 8005f5a:	f001 f9b7 	bl	80072cc <_localeconv_r>
 8005f5e:	f8d0 b000 	ldr.w	fp, [r0]
 8005f62:	4658      	mov	r0, fp
 8005f64:	f7fa f96c 	bl	8000240 <strlen>
 8005f68:	2300      	movs	r3, #0
 8005f6a:	9308      	str	r3, [sp, #32]
 8005f6c:	f8d8 3000 	ldr.w	r3, [r8]
 8005f70:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005f74:	6822      	ldr	r2, [r4, #0]
 8005f76:	3307      	adds	r3, #7
 8005f78:	f023 0307 	bic.w	r3, r3, #7
 8005f7c:	f103 0108 	add.w	r1, r3, #8
 8005f80:	f8c8 1000 	str.w	r1, [r8]
 8005f84:	4682      	mov	sl, r0
 8005f86:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005f8a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8005f8e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80061f0 <_printf_float+0x2a8>
 8005f92:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8005f96:	eeb0 6bc0 	vabs.f64	d6, d0
 8005f9a:	eeb4 6b47 	vcmp.f64	d6, d7
 8005f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fa2:	dd24      	ble.n	8005fee <_printf_float+0xa6>
 8005fa4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005fa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fac:	d502      	bpl.n	8005fb4 <_printf_float+0x6c>
 8005fae:	232d      	movs	r3, #45	; 0x2d
 8005fb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fb4:	4b90      	ldr	r3, [pc, #576]	; (80061f8 <_printf_float+0x2b0>)
 8005fb6:	4891      	ldr	r0, [pc, #580]	; (80061fc <_printf_float+0x2b4>)
 8005fb8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005fbc:	bf94      	ite	ls
 8005fbe:	4698      	movls	r8, r3
 8005fc0:	4680      	movhi	r8, r0
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	6123      	str	r3, [r4, #16]
 8005fc6:	f022 0204 	bic.w	r2, r2, #4
 8005fca:	2300      	movs	r3, #0
 8005fcc:	6022      	str	r2, [r4, #0]
 8005fce:	9304      	str	r3, [sp, #16]
 8005fd0:	9700      	str	r7, [sp, #0]
 8005fd2:	4633      	mov	r3, r6
 8005fd4:	aa09      	add	r2, sp, #36	; 0x24
 8005fd6:	4621      	mov	r1, r4
 8005fd8:	4628      	mov	r0, r5
 8005fda:	f000 f9d3 	bl	8006384 <_printf_common>
 8005fde:	3001      	adds	r0, #1
 8005fe0:	f040 808a 	bne.w	80060f8 <_printf_float+0x1b0>
 8005fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fe8:	b00b      	add	sp, #44	; 0x2c
 8005fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fee:	eeb4 0b40 	vcmp.f64	d0, d0
 8005ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ff6:	d709      	bvc.n	800600c <_printf_float+0xc4>
 8005ff8:	ee10 3a90 	vmov	r3, s1
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	bfbc      	itt	lt
 8006000:	232d      	movlt	r3, #45	; 0x2d
 8006002:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006006:	487e      	ldr	r0, [pc, #504]	; (8006200 <_printf_float+0x2b8>)
 8006008:	4b7e      	ldr	r3, [pc, #504]	; (8006204 <_printf_float+0x2bc>)
 800600a:	e7d5      	b.n	8005fb8 <_printf_float+0x70>
 800600c:	6863      	ldr	r3, [r4, #4]
 800600e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006012:	9104      	str	r1, [sp, #16]
 8006014:	1c59      	adds	r1, r3, #1
 8006016:	d13c      	bne.n	8006092 <_printf_float+0x14a>
 8006018:	2306      	movs	r3, #6
 800601a:	6063      	str	r3, [r4, #4]
 800601c:	2300      	movs	r3, #0
 800601e:	9303      	str	r3, [sp, #12]
 8006020:	ab08      	add	r3, sp, #32
 8006022:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8006026:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800602a:	ab07      	add	r3, sp, #28
 800602c:	6861      	ldr	r1, [r4, #4]
 800602e:	9300      	str	r3, [sp, #0]
 8006030:	6022      	str	r2, [r4, #0]
 8006032:	f10d 031b 	add.w	r3, sp, #27
 8006036:	4628      	mov	r0, r5
 8006038:	f7ff fef6 	bl	8005e28 <__cvt>
 800603c:	9b04      	ldr	r3, [sp, #16]
 800603e:	9907      	ldr	r1, [sp, #28]
 8006040:	2b47      	cmp	r3, #71	; 0x47
 8006042:	4680      	mov	r8, r0
 8006044:	d108      	bne.n	8006058 <_printf_float+0x110>
 8006046:	1cc8      	adds	r0, r1, #3
 8006048:	db02      	blt.n	8006050 <_printf_float+0x108>
 800604a:	6863      	ldr	r3, [r4, #4]
 800604c:	4299      	cmp	r1, r3
 800604e:	dd41      	ble.n	80060d4 <_printf_float+0x18c>
 8006050:	f1a9 0902 	sub.w	r9, r9, #2
 8006054:	fa5f f989 	uxtb.w	r9, r9
 8006058:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800605c:	d820      	bhi.n	80060a0 <_printf_float+0x158>
 800605e:	3901      	subs	r1, #1
 8006060:	464a      	mov	r2, r9
 8006062:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006066:	9107      	str	r1, [sp, #28]
 8006068:	f7ff ff30 	bl	8005ecc <__exponent>
 800606c:	9a08      	ldr	r2, [sp, #32]
 800606e:	9004      	str	r0, [sp, #16]
 8006070:	1813      	adds	r3, r2, r0
 8006072:	2a01      	cmp	r2, #1
 8006074:	6123      	str	r3, [r4, #16]
 8006076:	dc02      	bgt.n	800607e <_printf_float+0x136>
 8006078:	6822      	ldr	r2, [r4, #0]
 800607a:	07d2      	lsls	r2, r2, #31
 800607c:	d501      	bpl.n	8006082 <_printf_float+0x13a>
 800607e:	3301      	adds	r3, #1
 8006080:	6123      	str	r3, [r4, #16]
 8006082:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d0a2      	beq.n	8005fd0 <_printf_float+0x88>
 800608a:	232d      	movs	r3, #45	; 0x2d
 800608c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006090:	e79e      	b.n	8005fd0 <_printf_float+0x88>
 8006092:	9904      	ldr	r1, [sp, #16]
 8006094:	2947      	cmp	r1, #71	; 0x47
 8006096:	d1c1      	bne.n	800601c <_printf_float+0xd4>
 8006098:	2b00      	cmp	r3, #0
 800609a:	d1bf      	bne.n	800601c <_printf_float+0xd4>
 800609c:	2301      	movs	r3, #1
 800609e:	e7bc      	b.n	800601a <_printf_float+0xd2>
 80060a0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80060a4:	d118      	bne.n	80060d8 <_printf_float+0x190>
 80060a6:	2900      	cmp	r1, #0
 80060a8:	6863      	ldr	r3, [r4, #4]
 80060aa:	dd0b      	ble.n	80060c4 <_printf_float+0x17c>
 80060ac:	6121      	str	r1, [r4, #16]
 80060ae:	b913      	cbnz	r3, 80060b6 <_printf_float+0x16e>
 80060b0:	6822      	ldr	r2, [r4, #0]
 80060b2:	07d0      	lsls	r0, r2, #31
 80060b4:	d502      	bpl.n	80060bc <_printf_float+0x174>
 80060b6:	3301      	adds	r3, #1
 80060b8:	440b      	add	r3, r1
 80060ba:	6123      	str	r3, [r4, #16]
 80060bc:	2300      	movs	r3, #0
 80060be:	65a1      	str	r1, [r4, #88]	; 0x58
 80060c0:	9304      	str	r3, [sp, #16]
 80060c2:	e7de      	b.n	8006082 <_printf_float+0x13a>
 80060c4:	b913      	cbnz	r3, 80060cc <_printf_float+0x184>
 80060c6:	6822      	ldr	r2, [r4, #0]
 80060c8:	07d2      	lsls	r2, r2, #31
 80060ca:	d501      	bpl.n	80060d0 <_printf_float+0x188>
 80060cc:	3302      	adds	r3, #2
 80060ce:	e7f4      	b.n	80060ba <_printf_float+0x172>
 80060d0:	2301      	movs	r3, #1
 80060d2:	e7f2      	b.n	80060ba <_printf_float+0x172>
 80060d4:	f04f 0967 	mov.w	r9, #103	; 0x67
 80060d8:	9b08      	ldr	r3, [sp, #32]
 80060da:	4299      	cmp	r1, r3
 80060dc:	db05      	blt.n	80060ea <_printf_float+0x1a2>
 80060de:	6823      	ldr	r3, [r4, #0]
 80060e0:	6121      	str	r1, [r4, #16]
 80060e2:	07d8      	lsls	r0, r3, #31
 80060e4:	d5ea      	bpl.n	80060bc <_printf_float+0x174>
 80060e6:	1c4b      	adds	r3, r1, #1
 80060e8:	e7e7      	b.n	80060ba <_printf_float+0x172>
 80060ea:	2900      	cmp	r1, #0
 80060ec:	bfd4      	ite	le
 80060ee:	f1c1 0202 	rsble	r2, r1, #2
 80060f2:	2201      	movgt	r2, #1
 80060f4:	4413      	add	r3, r2
 80060f6:	e7e0      	b.n	80060ba <_printf_float+0x172>
 80060f8:	6823      	ldr	r3, [r4, #0]
 80060fa:	055a      	lsls	r2, r3, #21
 80060fc:	d407      	bmi.n	800610e <_printf_float+0x1c6>
 80060fe:	6923      	ldr	r3, [r4, #16]
 8006100:	4642      	mov	r2, r8
 8006102:	4631      	mov	r1, r6
 8006104:	4628      	mov	r0, r5
 8006106:	47b8      	blx	r7
 8006108:	3001      	adds	r0, #1
 800610a:	d12a      	bne.n	8006162 <_printf_float+0x21a>
 800610c:	e76a      	b.n	8005fe4 <_printf_float+0x9c>
 800610e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006112:	f240 80e2 	bls.w	80062da <_printf_float+0x392>
 8006116:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800611a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800611e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006122:	d133      	bne.n	800618c <_printf_float+0x244>
 8006124:	4a38      	ldr	r2, [pc, #224]	; (8006208 <_printf_float+0x2c0>)
 8006126:	2301      	movs	r3, #1
 8006128:	4631      	mov	r1, r6
 800612a:	4628      	mov	r0, r5
 800612c:	47b8      	blx	r7
 800612e:	3001      	adds	r0, #1
 8006130:	f43f af58 	beq.w	8005fe4 <_printf_float+0x9c>
 8006134:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006138:	429a      	cmp	r2, r3
 800613a:	db02      	blt.n	8006142 <_printf_float+0x1fa>
 800613c:	6823      	ldr	r3, [r4, #0]
 800613e:	07d8      	lsls	r0, r3, #31
 8006140:	d50f      	bpl.n	8006162 <_printf_float+0x21a>
 8006142:	4653      	mov	r3, sl
 8006144:	465a      	mov	r2, fp
 8006146:	4631      	mov	r1, r6
 8006148:	4628      	mov	r0, r5
 800614a:	47b8      	blx	r7
 800614c:	3001      	adds	r0, #1
 800614e:	f43f af49 	beq.w	8005fe4 <_printf_float+0x9c>
 8006152:	f04f 0800 	mov.w	r8, #0
 8006156:	f104 091a 	add.w	r9, r4, #26
 800615a:	9b08      	ldr	r3, [sp, #32]
 800615c:	3b01      	subs	r3, #1
 800615e:	4543      	cmp	r3, r8
 8006160:	dc09      	bgt.n	8006176 <_printf_float+0x22e>
 8006162:	6823      	ldr	r3, [r4, #0]
 8006164:	079b      	lsls	r3, r3, #30
 8006166:	f100 8108 	bmi.w	800637a <_printf_float+0x432>
 800616a:	68e0      	ldr	r0, [r4, #12]
 800616c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800616e:	4298      	cmp	r0, r3
 8006170:	bfb8      	it	lt
 8006172:	4618      	movlt	r0, r3
 8006174:	e738      	b.n	8005fe8 <_printf_float+0xa0>
 8006176:	2301      	movs	r3, #1
 8006178:	464a      	mov	r2, r9
 800617a:	4631      	mov	r1, r6
 800617c:	4628      	mov	r0, r5
 800617e:	47b8      	blx	r7
 8006180:	3001      	adds	r0, #1
 8006182:	f43f af2f 	beq.w	8005fe4 <_printf_float+0x9c>
 8006186:	f108 0801 	add.w	r8, r8, #1
 800618a:	e7e6      	b.n	800615a <_printf_float+0x212>
 800618c:	9b07      	ldr	r3, [sp, #28]
 800618e:	2b00      	cmp	r3, #0
 8006190:	dc3c      	bgt.n	800620c <_printf_float+0x2c4>
 8006192:	4a1d      	ldr	r2, [pc, #116]	; (8006208 <_printf_float+0x2c0>)
 8006194:	2301      	movs	r3, #1
 8006196:	4631      	mov	r1, r6
 8006198:	4628      	mov	r0, r5
 800619a:	47b8      	blx	r7
 800619c:	3001      	adds	r0, #1
 800619e:	f43f af21 	beq.w	8005fe4 <_printf_float+0x9c>
 80061a2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	d102      	bne.n	80061b0 <_printf_float+0x268>
 80061aa:	6823      	ldr	r3, [r4, #0]
 80061ac:	07d9      	lsls	r1, r3, #31
 80061ae:	d5d8      	bpl.n	8006162 <_printf_float+0x21a>
 80061b0:	4653      	mov	r3, sl
 80061b2:	465a      	mov	r2, fp
 80061b4:	4631      	mov	r1, r6
 80061b6:	4628      	mov	r0, r5
 80061b8:	47b8      	blx	r7
 80061ba:	3001      	adds	r0, #1
 80061bc:	f43f af12 	beq.w	8005fe4 <_printf_float+0x9c>
 80061c0:	f04f 0900 	mov.w	r9, #0
 80061c4:	f104 0a1a 	add.w	sl, r4, #26
 80061c8:	9b07      	ldr	r3, [sp, #28]
 80061ca:	425b      	negs	r3, r3
 80061cc:	454b      	cmp	r3, r9
 80061ce:	dc01      	bgt.n	80061d4 <_printf_float+0x28c>
 80061d0:	9b08      	ldr	r3, [sp, #32]
 80061d2:	e795      	b.n	8006100 <_printf_float+0x1b8>
 80061d4:	2301      	movs	r3, #1
 80061d6:	4652      	mov	r2, sl
 80061d8:	4631      	mov	r1, r6
 80061da:	4628      	mov	r0, r5
 80061dc:	47b8      	blx	r7
 80061de:	3001      	adds	r0, #1
 80061e0:	f43f af00 	beq.w	8005fe4 <_printf_float+0x9c>
 80061e4:	f109 0901 	add.w	r9, r9, #1
 80061e8:	e7ee      	b.n	80061c8 <_printf_float+0x280>
 80061ea:	bf00      	nop
 80061ec:	f3af 8000 	nop.w
 80061f0:	ffffffff 	.word	0xffffffff
 80061f4:	7fefffff 	.word	0x7fefffff
 80061f8:	080086e4 	.word	0x080086e4
 80061fc:	080086e8 	.word	0x080086e8
 8006200:	080086f0 	.word	0x080086f0
 8006204:	080086ec 	.word	0x080086ec
 8006208:	080086f4 	.word	0x080086f4
 800620c:	9a08      	ldr	r2, [sp, #32]
 800620e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006210:	429a      	cmp	r2, r3
 8006212:	bfa8      	it	ge
 8006214:	461a      	movge	r2, r3
 8006216:	2a00      	cmp	r2, #0
 8006218:	4691      	mov	r9, r2
 800621a:	dc38      	bgt.n	800628e <_printf_float+0x346>
 800621c:	2300      	movs	r3, #0
 800621e:	9305      	str	r3, [sp, #20]
 8006220:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006224:	f104 021a 	add.w	r2, r4, #26
 8006228:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800622a:	9905      	ldr	r1, [sp, #20]
 800622c:	9304      	str	r3, [sp, #16]
 800622e:	eba3 0309 	sub.w	r3, r3, r9
 8006232:	428b      	cmp	r3, r1
 8006234:	dc33      	bgt.n	800629e <_printf_float+0x356>
 8006236:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800623a:	429a      	cmp	r2, r3
 800623c:	db3c      	blt.n	80062b8 <_printf_float+0x370>
 800623e:	6823      	ldr	r3, [r4, #0]
 8006240:	07da      	lsls	r2, r3, #31
 8006242:	d439      	bmi.n	80062b8 <_printf_float+0x370>
 8006244:	9a08      	ldr	r2, [sp, #32]
 8006246:	9b04      	ldr	r3, [sp, #16]
 8006248:	9907      	ldr	r1, [sp, #28]
 800624a:	1ad3      	subs	r3, r2, r3
 800624c:	eba2 0901 	sub.w	r9, r2, r1
 8006250:	4599      	cmp	r9, r3
 8006252:	bfa8      	it	ge
 8006254:	4699      	movge	r9, r3
 8006256:	f1b9 0f00 	cmp.w	r9, #0
 800625a:	dc35      	bgt.n	80062c8 <_printf_float+0x380>
 800625c:	f04f 0800 	mov.w	r8, #0
 8006260:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006264:	f104 0a1a 	add.w	sl, r4, #26
 8006268:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800626c:	1a9b      	subs	r3, r3, r2
 800626e:	eba3 0309 	sub.w	r3, r3, r9
 8006272:	4543      	cmp	r3, r8
 8006274:	f77f af75 	ble.w	8006162 <_printf_float+0x21a>
 8006278:	2301      	movs	r3, #1
 800627a:	4652      	mov	r2, sl
 800627c:	4631      	mov	r1, r6
 800627e:	4628      	mov	r0, r5
 8006280:	47b8      	blx	r7
 8006282:	3001      	adds	r0, #1
 8006284:	f43f aeae 	beq.w	8005fe4 <_printf_float+0x9c>
 8006288:	f108 0801 	add.w	r8, r8, #1
 800628c:	e7ec      	b.n	8006268 <_printf_float+0x320>
 800628e:	4613      	mov	r3, r2
 8006290:	4631      	mov	r1, r6
 8006292:	4642      	mov	r2, r8
 8006294:	4628      	mov	r0, r5
 8006296:	47b8      	blx	r7
 8006298:	3001      	adds	r0, #1
 800629a:	d1bf      	bne.n	800621c <_printf_float+0x2d4>
 800629c:	e6a2      	b.n	8005fe4 <_printf_float+0x9c>
 800629e:	2301      	movs	r3, #1
 80062a0:	4631      	mov	r1, r6
 80062a2:	4628      	mov	r0, r5
 80062a4:	9204      	str	r2, [sp, #16]
 80062a6:	47b8      	blx	r7
 80062a8:	3001      	adds	r0, #1
 80062aa:	f43f ae9b 	beq.w	8005fe4 <_printf_float+0x9c>
 80062ae:	9b05      	ldr	r3, [sp, #20]
 80062b0:	9a04      	ldr	r2, [sp, #16]
 80062b2:	3301      	adds	r3, #1
 80062b4:	9305      	str	r3, [sp, #20]
 80062b6:	e7b7      	b.n	8006228 <_printf_float+0x2e0>
 80062b8:	4653      	mov	r3, sl
 80062ba:	465a      	mov	r2, fp
 80062bc:	4631      	mov	r1, r6
 80062be:	4628      	mov	r0, r5
 80062c0:	47b8      	blx	r7
 80062c2:	3001      	adds	r0, #1
 80062c4:	d1be      	bne.n	8006244 <_printf_float+0x2fc>
 80062c6:	e68d      	b.n	8005fe4 <_printf_float+0x9c>
 80062c8:	9a04      	ldr	r2, [sp, #16]
 80062ca:	464b      	mov	r3, r9
 80062cc:	4442      	add	r2, r8
 80062ce:	4631      	mov	r1, r6
 80062d0:	4628      	mov	r0, r5
 80062d2:	47b8      	blx	r7
 80062d4:	3001      	adds	r0, #1
 80062d6:	d1c1      	bne.n	800625c <_printf_float+0x314>
 80062d8:	e684      	b.n	8005fe4 <_printf_float+0x9c>
 80062da:	9a08      	ldr	r2, [sp, #32]
 80062dc:	2a01      	cmp	r2, #1
 80062de:	dc01      	bgt.n	80062e4 <_printf_float+0x39c>
 80062e0:	07db      	lsls	r3, r3, #31
 80062e2:	d537      	bpl.n	8006354 <_printf_float+0x40c>
 80062e4:	2301      	movs	r3, #1
 80062e6:	4642      	mov	r2, r8
 80062e8:	4631      	mov	r1, r6
 80062ea:	4628      	mov	r0, r5
 80062ec:	47b8      	blx	r7
 80062ee:	3001      	adds	r0, #1
 80062f0:	f43f ae78 	beq.w	8005fe4 <_printf_float+0x9c>
 80062f4:	4653      	mov	r3, sl
 80062f6:	465a      	mov	r2, fp
 80062f8:	4631      	mov	r1, r6
 80062fa:	4628      	mov	r0, r5
 80062fc:	47b8      	blx	r7
 80062fe:	3001      	adds	r0, #1
 8006300:	f43f ae70 	beq.w	8005fe4 <_printf_float+0x9c>
 8006304:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006308:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800630c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006310:	d01b      	beq.n	800634a <_printf_float+0x402>
 8006312:	9b08      	ldr	r3, [sp, #32]
 8006314:	f108 0201 	add.w	r2, r8, #1
 8006318:	3b01      	subs	r3, #1
 800631a:	4631      	mov	r1, r6
 800631c:	4628      	mov	r0, r5
 800631e:	47b8      	blx	r7
 8006320:	3001      	adds	r0, #1
 8006322:	d10e      	bne.n	8006342 <_printf_float+0x3fa>
 8006324:	e65e      	b.n	8005fe4 <_printf_float+0x9c>
 8006326:	2301      	movs	r3, #1
 8006328:	464a      	mov	r2, r9
 800632a:	4631      	mov	r1, r6
 800632c:	4628      	mov	r0, r5
 800632e:	47b8      	blx	r7
 8006330:	3001      	adds	r0, #1
 8006332:	f43f ae57 	beq.w	8005fe4 <_printf_float+0x9c>
 8006336:	f108 0801 	add.w	r8, r8, #1
 800633a:	9b08      	ldr	r3, [sp, #32]
 800633c:	3b01      	subs	r3, #1
 800633e:	4543      	cmp	r3, r8
 8006340:	dcf1      	bgt.n	8006326 <_printf_float+0x3de>
 8006342:	9b04      	ldr	r3, [sp, #16]
 8006344:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006348:	e6db      	b.n	8006102 <_printf_float+0x1ba>
 800634a:	f04f 0800 	mov.w	r8, #0
 800634e:	f104 091a 	add.w	r9, r4, #26
 8006352:	e7f2      	b.n	800633a <_printf_float+0x3f2>
 8006354:	2301      	movs	r3, #1
 8006356:	4642      	mov	r2, r8
 8006358:	e7df      	b.n	800631a <_printf_float+0x3d2>
 800635a:	2301      	movs	r3, #1
 800635c:	464a      	mov	r2, r9
 800635e:	4631      	mov	r1, r6
 8006360:	4628      	mov	r0, r5
 8006362:	47b8      	blx	r7
 8006364:	3001      	adds	r0, #1
 8006366:	f43f ae3d 	beq.w	8005fe4 <_printf_float+0x9c>
 800636a:	f108 0801 	add.w	r8, r8, #1
 800636e:	68e3      	ldr	r3, [r4, #12]
 8006370:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006372:	1a5b      	subs	r3, r3, r1
 8006374:	4543      	cmp	r3, r8
 8006376:	dcf0      	bgt.n	800635a <_printf_float+0x412>
 8006378:	e6f7      	b.n	800616a <_printf_float+0x222>
 800637a:	f04f 0800 	mov.w	r8, #0
 800637e:	f104 0919 	add.w	r9, r4, #25
 8006382:	e7f4      	b.n	800636e <_printf_float+0x426>

08006384 <_printf_common>:
 8006384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006388:	4616      	mov	r6, r2
 800638a:	4699      	mov	r9, r3
 800638c:	688a      	ldr	r2, [r1, #8]
 800638e:	690b      	ldr	r3, [r1, #16]
 8006390:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006394:	4293      	cmp	r3, r2
 8006396:	bfb8      	it	lt
 8006398:	4613      	movlt	r3, r2
 800639a:	6033      	str	r3, [r6, #0]
 800639c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063a0:	4607      	mov	r7, r0
 80063a2:	460c      	mov	r4, r1
 80063a4:	b10a      	cbz	r2, 80063aa <_printf_common+0x26>
 80063a6:	3301      	adds	r3, #1
 80063a8:	6033      	str	r3, [r6, #0]
 80063aa:	6823      	ldr	r3, [r4, #0]
 80063ac:	0699      	lsls	r1, r3, #26
 80063ae:	bf42      	ittt	mi
 80063b0:	6833      	ldrmi	r3, [r6, #0]
 80063b2:	3302      	addmi	r3, #2
 80063b4:	6033      	strmi	r3, [r6, #0]
 80063b6:	6825      	ldr	r5, [r4, #0]
 80063b8:	f015 0506 	ands.w	r5, r5, #6
 80063bc:	d106      	bne.n	80063cc <_printf_common+0x48>
 80063be:	f104 0a19 	add.w	sl, r4, #25
 80063c2:	68e3      	ldr	r3, [r4, #12]
 80063c4:	6832      	ldr	r2, [r6, #0]
 80063c6:	1a9b      	subs	r3, r3, r2
 80063c8:	42ab      	cmp	r3, r5
 80063ca:	dc26      	bgt.n	800641a <_printf_common+0x96>
 80063cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063d0:	1e13      	subs	r3, r2, #0
 80063d2:	6822      	ldr	r2, [r4, #0]
 80063d4:	bf18      	it	ne
 80063d6:	2301      	movne	r3, #1
 80063d8:	0692      	lsls	r2, r2, #26
 80063da:	d42b      	bmi.n	8006434 <_printf_common+0xb0>
 80063dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063e0:	4649      	mov	r1, r9
 80063e2:	4638      	mov	r0, r7
 80063e4:	47c0      	blx	r8
 80063e6:	3001      	adds	r0, #1
 80063e8:	d01e      	beq.n	8006428 <_printf_common+0xa4>
 80063ea:	6823      	ldr	r3, [r4, #0]
 80063ec:	68e5      	ldr	r5, [r4, #12]
 80063ee:	6832      	ldr	r2, [r6, #0]
 80063f0:	f003 0306 	and.w	r3, r3, #6
 80063f4:	2b04      	cmp	r3, #4
 80063f6:	bf08      	it	eq
 80063f8:	1aad      	subeq	r5, r5, r2
 80063fa:	68a3      	ldr	r3, [r4, #8]
 80063fc:	6922      	ldr	r2, [r4, #16]
 80063fe:	bf0c      	ite	eq
 8006400:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006404:	2500      	movne	r5, #0
 8006406:	4293      	cmp	r3, r2
 8006408:	bfc4      	itt	gt
 800640a:	1a9b      	subgt	r3, r3, r2
 800640c:	18ed      	addgt	r5, r5, r3
 800640e:	2600      	movs	r6, #0
 8006410:	341a      	adds	r4, #26
 8006412:	42b5      	cmp	r5, r6
 8006414:	d11a      	bne.n	800644c <_printf_common+0xc8>
 8006416:	2000      	movs	r0, #0
 8006418:	e008      	b.n	800642c <_printf_common+0xa8>
 800641a:	2301      	movs	r3, #1
 800641c:	4652      	mov	r2, sl
 800641e:	4649      	mov	r1, r9
 8006420:	4638      	mov	r0, r7
 8006422:	47c0      	blx	r8
 8006424:	3001      	adds	r0, #1
 8006426:	d103      	bne.n	8006430 <_printf_common+0xac>
 8006428:	f04f 30ff 	mov.w	r0, #4294967295
 800642c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006430:	3501      	adds	r5, #1
 8006432:	e7c6      	b.n	80063c2 <_printf_common+0x3e>
 8006434:	18e1      	adds	r1, r4, r3
 8006436:	1c5a      	adds	r2, r3, #1
 8006438:	2030      	movs	r0, #48	; 0x30
 800643a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800643e:	4422      	add	r2, r4
 8006440:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006444:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006448:	3302      	adds	r3, #2
 800644a:	e7c7      	b.n	80063dc <_printf_common+0x58>
 800644c:	2301      	movs	r3, #1
 800644e:	4622      	mov	r2, r4
 8006450:	4649      	mov	r1, r9
 8006452:	4638      	mov	r0, r7
 8006454:	47c0      	blx	r8
 8006456:	3001      	adds	r0, #1
 8006458:	d0e6      	beq.n	8006428 <_printf_common+0xa4>
 800645a:	3601      	adds	r6, #1
 800645c:	e7d9      	b.n	8006412 <_printf_common+0x8e>
	...

08006460 <_printf_i>:
 8006460:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006464:	460c      	mov	r4, r1
 8006466:	4691      	mov	r9, r2
 8006468:	7e27      	ldrb	r7, [r4, #24]
 800646a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800646c:	2f78      	cmp	r7, #120	; 0x78
 800646e:	4680      	mov	r8, r0
 8006470:	469a      	mov	sl, r3
 8006472:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006476:	d807      	bhi.n	8006488 <_printf_i+0x28>
 8006478:	2f62      	cmp	r7, #98	; 0x62
 800647a:	d80a      	bhi.n	8006492 <_printf_i+0x32>
 800647c:	2f00      	cmp	r7, #0
 800647e:	f000 80d8 	beq.w	8006632 <_printf_i+0x1d2>
 8006482:	2f58      	cmp	r7, #88	; 0x58
 8006484:	f000 80a3 	beq.w	80065ce <_printf_i+0x16e>
 8006488:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800648c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006490:	e03a      	b.n	8006508 <_printf_i+0xa8>
 8006492:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006496:	2b15      	cmp	r3, #21
 8006498:	d8f6      	bhi.n	8006488 <_printf_i+0x28>
 800649a:	a001      	add	r0, pc, #4	; (adr r0, 80064a0 <_printf_i+0x40>)
 800649c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80064a0:	080064f9 	.word	0x080064f9
 80064a4:	0800650d 	.word	0x0800650d
 80064a8:	08006489 	.word	0x08006489
 80064ac:	08006489 	.word	0x08006489
 80064b0:	08006489 	.word	0x08006489
 80064b4:	08006489 	.word	0x08006489
 80064b8:	0800650d 	.word	0x0800650d
 80064bc:	08006489 	.word	0x08006489
 80064c0:	08006489 	.word	0x08006489
 80064c4:	08006489 	.word	0x08006489
 80064c8:	08006489 	.word	0x08006489
 80064cc:	08006619 	.word	0x08006619
 80064d0:	0800653d 	.word	0x0800653d
 80064d4:	080065fb 	.word	0x080065fb
 80064d8:	08006489 	.word	0x08006489
 80064dc:	08006489 	.word	0x08006489
 80064e0:	0800663b 	.word	0x0800663b
 80064e4:	08006489 	.word	0x08006489
 80064e8:	0800653d 	.word	0x0800653d
 80064ec:	08006489 	.word	0x08006489
 80064f0:	08006489 	.word	0x08006489
 80064f4:	08006603 	.word	0x08006603
 80064f8:	680b      	ldr	r3, [r1, #0]
 80064fa:	1d1a      	adds	r2, r3, #4
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	600a      	str	r2, [r1, #0]
 8006500:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006504:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006508:	2301      	movs	r3, #1
 800650a:	e0a3      	b.n	8006654 <_printf_i+0x1f4>
 800650c:	6825      	ldr	r5, [r4, #0]
 800650e:	6808      	ldr	r0, [r1, #0]
 8006510:	062e      	lsls	r6, r5, #24
 8006512:	f100 0304 	add.w	r3, r0, #4
 8006516:	d50a      	bpl.n	800652e <_printf_i+0xce>
 8006518:	6805      	ldr	r5, [r0, #0]
 800651a:	600b      	str	r3, [r1, #0]
 800651c:	2d00      	cmp	r5, #0
 800651e:	da03      	bge.n	8006528 <_printf_i+0xc8>
 8006520:	232d      	movs	r3, #45	; 0x2d
 8006522:	426d      	negs	r5, r5
 8006524:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006528:	485e      	ldr	r0, [pc, #376]	; (80066a4 <_printf_i+0x244>)
 800652a:	230a      	movs	r3, #10
 800652c:	e019      	b.n	8006562 <_printf_i+0x102>
 800652e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006532:	6805      	ldr	r5, [r0, #0]
 8006534:	600b      	str	r3, [r1, #0]
 8006536:	bf18      	it	ne
 8006538:	b22d      	sxthne	r5, r5
 800653a:	e7ef      	b.n	800651c <_printf_i+0xbc>
 800653c:	680b      	ldr	r3, [r1, #0]
 800653e:	6825      	ldr	r5, [r4, #0]
 8006540:	1d18      	adds	r0, r3, #4
 8006542:	6008      	str	r0, [r1, #0]
 8006544:	0628      	lsls	r0, r5, #24
 8006546:	d501      	bpl.n	800654c <_printf_i+0xec>
 8006548:	681d      	ldr	r5, [r3, #0]
 800654a:	e002      	b.n	8006552 <_printf_i+0xf2>
 800654c:	0669      	lsls	r1, r5, #25
 800654e:	d5fb      	bpl.n	8006548 <_printf_i+0xe8>
 8006550:	881d      	ldrh	r5, [r3, #0]
 8006552:	4854      	ldr	r0, [pc, #336]	; (80066a4 <_printf_i+0x244>)
 8006554:	2f6f      	cmp	r7, #111	; 0x6f
 8006556:	bf0c      	ite	eq
 8006558:	2308      	moveq	r3, #8
 800655a:	230a      	movne	r3, #10
 800655c:	2100      	movs	r1, #0
 800655e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006562:	6866      	ldr	r6, [r4, #4]
 8006564:	60a6      	str	r6, [r4, #8]
 8006566:	2e00      	cmp	r6, #0
 8006568:	bfa2      	ittt	ge
 800656a:	6821      	ldrge	r1, [r4, #0]
 800656c:	f021 0104 	bicge.w	r1, r1, #4
 8006570:	6021      	strge	r1, [r4, #0]
 8006572:	b90d      	cbnz	r5, 8006578 <_printf_i+0x118>
 8006574:	2e00      	cmp	r6, #0
 8006576:	d04d      	beq.n	8006614 <_printf_i+0x1b4>
 8006578:	4616      	mov	r6, r2
 800657a:	fbb5 f1f3 	udiv	r1, r5, r3
 800657e:	fb03 5711 	mls	r7, r3, r1, r5
 8006582:	5dc7      	ldrb	r7, [r0, r7]
 8006584:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006588:	462f      	mov	r7, r5
 800658a:	42bb      	cmp	r3, r7
 800658c:	460d      	mov	r5, r1
 800658e:	d9f4      	bls.n	800657a <_printf_i+0x11a>
 8006590:	2b08      	cmp	r3, #8
 8006592:	d10b      	bne.n	80065ac <_printf_i+0x14c>
 8006594:	6823      	ldr	r3, [r4, #0]
 8006596:	07df      	lsls	r7, r3, #31
 8006598:	d508      	bpl.n	80065ac <_printf_i+0x14c>
 800659a:	6923      	ldr	r3, [r4, #16]
 800659c:	6861      	ldr	r1, [r4, #4]
 800659e:	4299      	cmp	r1, r3
 80065a0:	bfde      	ittt	le
 80065a2:	2330      	movle	r3, #48	; 0x30
 80065a4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80065a8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80065ac:	1b92      	subs	r2, r2, r6
 80065ae:	6122      	str	r2, [r4, #16]
 80065b0:	f8cd a000 	str.w	sl, [sp]
 80065b4:	464b      	mov	r3, r9
 80065b6:	aa03      	add	r2, sp, #12
 80065b8:	4621      	mov	r1, r4
 80065ba:	4640      	mov	r0, r8
 80065bc:	f7ff fee2 	bl	8006384 <_printf_common>
 80065c0:	3001      	adds	r0, #1
 80065c2:	d14c      	bne.n	800665e <_printf_i+0x1fe>
 80065c4:	f04f 30ff 	mov.w	r0, #4294967295
 80065c8:	b004      	add	sp, #16
 80065ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065ce:	4835      	ldr	r0, [pc, #212]	; (80066a4 <_printf_i+0x244>)
 80065d0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80065d4:	6823      	ldr	r3, [r4, #0]
 80065d6:	680e      	ldr	r6, [r1, #0]
 80065d8:	061f      	lsls	r7, r3, #24
 80065da:	f856 5b04 	ldr.w	r5, [r6], #4
 80065de:	600e      	str	r6, [r1, #0]
 80065e0:	d514      	bpl.n	800660c <_printf_i+0x1ac>
 80065e2:	07d9      	lsls	r1, r3, #31
 80065e4:	bf44      	itt	mi
 80065e6:	f043 0320 	orrmi.w	r3, r3, #32
 80065ea:	6023      	strmi	r3, [r4, #0]
 80065ec:	b91d      	cbnz	r5, 80065f6 <_printf_i+0x196>
 80065ee:	6823      	ldr	r3, [r4, #0]
 80065f0:	f023 0320 	bic.w	r3, r3, #32
 80065f4:	6023      	str	r3, [r4, #0]
 80065f6:	2310      	movs	r3, #16
 80065f8:	e7b0      	b.n	800655c <_printf_i+0xfc>
 80065fa:	6823      	ldr	r3, [r4, #0]
 80065fc:	f043 0320 	orr.w	r3, r3, #32
 8006600:	6023      	str	r3, [r4, #0]
 8006602:	2378      	movs	r3, #120	; 0x78
 8006604:	4828      	ldr	r0, [pc, #160]	; (80066a8 <_printf_i+0x248>)
 8006606:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800660a:	e7e3      	b.n	80065d4 <_printf_i+0x174>
 800660c:	065e      	lsls	r6, r3, #25
 800660e:	bf48      	it	mi
 8006610:	b2ad      	uxthmi	r5, r5
 8006612:	e7e6      	b.n	80065e2 <_printf_i+0x182>
 8006614:	4616      	mov	r6, r2
 8006616:	e7bb      	b.n	8006590 <_printf_i+0x130>
 8006618:	680b      	ldr	r3, [r1, #0]
 800661a:	6826      	ldr	r6, [r4, #0]
 800661c:	6960      	ldr	r0, [r4, #20]
 800661e:	1d1d      	adds	r5, r3, #4
 8006620:	600d      	str	r5, [r1, #0]
 8006622:	0635      	lsls	r5, r6, #24
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	d501      	bpl.n	800662c <_printf_i+0x1cc>
 8006628:	6018      	str	r0, [r3, #0]
 800662a:	e002      	b.n	8006632 <_printf_i+0x1d2>
 800662c:	0671      	lsls	r1, r6, #25
 800662e:	d5fb      	bpl.n	8006628 <_printf_i+0x1c8>
 8006630:	8018      	strh	r0, [r3, #0]
 8006632:	2300      	movs	r3, #0
 8006634:	6123      	str	r3, [r4, #16]
 8006636:	4616      	mov	r6, r2
 8006638:	e7ba      	b.n	80065b0 <_printf_i+0x150>
 800663a:	680b      	ldr	r3, [r1, #0]
 800663c:	1d1a      	adds	r2, r3, #4
 800663e:	600a      	str	r2, [r1, #0]
 8006640:	681e      	ldr	r6, [r3, #0]
 8006642:	6862      	ldr	r2, [r4, #4]
 8006644:	2100      	movs	r1, #0
 8006646:	4630      	mov	r0, r6
 8006648:	f7f9 fe02 	bl	8000250 <memchr>
 800664c:	b108      	cbz	r0, 8006652 <_printf_i+0x1f2>
 800664e:	1b80      	subs	r0, r0, r6
 8006650:	6060      	str	r0, [r4, #4]
 8006652:	6863      	ldr	r3, [r4, #4]
 8006654:	6123      	str	r3, [r4, #16]
 8006656:	2300      	movs	r3, #0
 8006658:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800665c:	e7a8      	b.n	80065b0 <_printf_i+0x150>
 800665e:	6923      	ldr	r3, [r4, #16]
 8006660:	4632      	mov	r2, r6
 8006662:	4649      	mov	r1, r9
 8006664:	4640      	mov	r0, r8
 8006666:	47d0      	blx	sl
 8006668:	3001      	adds	r0, #1
 800666a:	d0ab      	beq.n	80065c4 <_printf_i+0x164>
 800666c:	6823      	ldr	r3, [r4, #0]
 800666e:	079b      	lsls	r3, r3, #30
 8006670:	d413      	bmi.n	800669a <_printf_i+0x23a>
 8006672:	68e0      	ldr	r0, [r4, #12]
 8006674:	9b03      	ldr	r3, [sp, #12]
 8006676:	4298      	cmp	r0, r3
 8006678:	bfb8      	it	lt
 800667a:	4618      	movlt	r0, r3
 800667c:	e7a4      	b.n	80065c8 <_printf_i+0x168>
 800667e:	2301      	movs	r3, #1
 8006680:	4632      	mov	r2, r6
 8006682:	4649      	mov	r1, r9
 8006684:	4640      	mov	r0, r8
 8006686:	47d0      	blx	sl
 8006688:	3001      	adds	r0, #1
 800668a:	d09b      	beq.n	80065c4 <_printf_i+0x164>
 800668c:	3501      	adds	r5, #1
 800668e:	68e3      	ldr	r3, [r4, #12]
 8006690:	9903      	ldr	r1, [sp, #12]
 8006692:	1a5b      	subs	r3, r3, r1
 8006694:	42ab      	cmp	r3, r5
 8006696:	dcf2      	bgt.n	800667e <_printf_i+0x21e>
 8006698:	e7eb      	b.n	8006672 <_printf_i+0x212>
 800669a:	2500      	movs	r5, #0
 800669c:	f104 0619 	add.w	r6, r4, #25
 80066a0:	e7f5      	b.n	800668e <_printf_i+0x22e>
 80066a2:	bf00      	nop
 80066a4:	080086f6 	.word	0x080086f6
 80066a8:	08008707 	.word	0x08008707

080066ac <quorem>:
 80066ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b0:	6903      	ldr	r3, [r0, #16]
 80066b2:	690c      	ldr	r4, [r1, #16]
 80066b4:	42a3      	cmp	r3, r4
 80066b6:	4607      	mov	r7, r0
 80066b8:	f2c0 8081 	blt.w	80067be <quorem+0x112>
 80066bc:	3c01      	subs	r4, #1
 80066be:	f101 0814 	add.w	r8, r1, #20
 80066c2:	f100 0514 	add.w	r5, r0, #20
 80066c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066ca:	9301      	str	r3, [sp, #4]
 80066cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80066d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066d4:	3301      	adds	r3, #1
 80066d6:	429a      	cmp	r2, r3
 80066d8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80066dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80066e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80066e4:	d331      	bcc.n	800674a <quorem+0x9e>
 80066e6:	f04f 0e00 	mov.w	lr, #0
 80066ea:	4640      	mov	r0, r8
 80066ec:	46ac      	mov	ip, r5
 80066ee:	46f2      	mov	sl, lr
 80066f0:	f850 2b04 	ldr.w	r2, [r0], #4
 80066f4:	b293      	uxth	r3, r2
 80066f6:	fb06 e303 	mla	r3, r6, r3, lr
 80066fa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80066fe:	b29b      	uxth	r3, r3
 8006700:	ebaa 0303 	sub.w	r3, sl, r3
 8006704:	0c12      	lsrs	r2, r2, #16
 8006706:	f8dc a000 	ldr.w	sl, [ip]
 800670a:	fb06 e202 	mla	r2, r6, r2, lr
 800670e:	fa13 f38a 	uxtah	r3, r3, sl
 8006712:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006716:	fa1f fa82 	uxth.w	sl, r2
 800671a:	f8dc 2000 	ldr.w	r2, [ip]
 800671e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006722:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006726:	b29b      	uxth	r3, r3
 8006728:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800672c:	4581      	cmp	r9, r0
 800672e:	f84c 3b04 	str.w	r3, [ip], #4
 8006732:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006736:	d2db      	bcs.n	80066f0 <quorem+0x44>
 8006738:	f855 300b 	ldr.w	r3, [r5, fp]
 800673c:	b92b      	cbnz	r3, 800674a <quorem+0x9e>
 800673e:	9b01      	ldr	r3, [sp, #4]
 8006740:	3b04      	subs	r3, #4
 8006742:	429d      	cmp	r5, r3
 8006744:	461a      	mov	r2, r3
 8006746:	d32e      	bcc.n	80067a6 <quorem+0xfa>
 8006748:	613c      	str	r4, [r7, #16]
 800674a:	4638      	mov	r0, r7
 800674c:	f001 f856 	bl	80077fc <__mcmp>
 8006750:	2800      	cmp	r0, #0
 8006752:	db24      	blt.n	800679e <quorem+0xf2>
 8006754:	3601      	adds	r6, #1
 8006756:	4628      	mov	r0, r5
 8006758:	f04f 0c00 	mov.w	ip, #0
 800675c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006760:	f8d0 e000 	ldr.w	lr, [r0]
 8006764:	b293      	uxth	r3, r2
 8006766:	ebac 0303 	sub.w	r3, ip, r3
 800676a:	0c12      	lsrs	r2, r2, #16
 800676c:	fa13 f38e 	uxtah	r3, r3, lr
 8006770:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006774:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006778:	b29b      	uxth	r3, r3
 800677a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800677e:	45c1      	cmp	r9, r8
 8006780:	f840 3b04 	str.w	r3, [r0], #4
 8006784:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006788:	d2e8      	bcs.n	800675c <quorem+0xb0>
 800678a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800678e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006792:	b922      	cbnz	r2, 800679e <quorem+0xf2>
 8006794:	3b04      	subs	r3, #4
 8006796:	429d      	cmp	r5, r3
 8006798:	461a      	mov	r2, r3
 800679a:	d30a      	bcc.n	80067b2 <quorem+0x106>
 800679c:	613c      	str	r4, [r7, #16]
 800679e:	4630      	mov	r0, r6
 80067a0:	b003      	add	sp, #12
 80067a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067a6:	6812      	ldr	r2, [r2, #0]
 80067a8:	3b04      	subs	r3, #4
 80067aa:	2a00      	cmp	r2, #0
 80067ac:	d1cc      	bne.n	8006748 <quorem+0x9c>
 80067ae:	3c01      	subs	r4, #1
 80067b0:	e7c7      	b.n	8006742 <quorem+0x96>
 80067b2:	6812      	ldr	r2, [r2, #0]
 80067b4:	3b04      	subs	r3, #4
 80067b6:	2a00      	cmp	r2, #0
 80067b8:	d1f0      	bne.n	800679c <quorem+0xf0>
 80067ba:	3c01      	subs	r4, #1
 80067bc:	e7eb      	b.n	8006796 <quorem+0xea>
 80067be:	2000      	movs	r0, #0
 80067c0:	e7ee      	b.n	80067a0 <quorem+0xf4>
 80067c2:	0000      	movs	r0, r0
 80067c4:	0000      	movs	r0, r0
	...

080067c8 <_dtoa_r>:
 80067c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067cc:	ec59 8b10 	vmov	r8, r9, d0
 80067d0:	b095      	sub	sp, #84	; 0x54
 80067d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80067d4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 80067d6:	9107      	str	r1, [sp, #28]
 80067d8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80067dc:	4606      	mov	r6, r0
 80067de:	9209      	str	r2, [sp, #36]	; 0x24
 80067e0:	9310      	str	r3, [sp, #64]	; 0x40
 80067e2:	b975      	cbnz	r5, 8006802 <_dtoa_r+0x3a>
 80067e4:	2010      	movs	r0, #16
 80067e6:	f000 fd75 	bl	80072d4 <malloc>
 80067ea:	4602      	mov	r2, r0
 80067ec:	6270      	str	r0, [r6, #36]	; 0x24
 80067ee:	b920      	cbnz	r0, 80067fa <_dtoa_r+0x32>
 80067f0:	4bab      	ldr	r3, [pc, #684]	; (8006aa0 <_dtoa_r+0x2d8>)
 80067f2:	21ea      	movs	r1, #234	; 0xea
 80067f4:	48ab      	ldr	r0, [pc, #684]	; (8006aa4 <_dtoa_r+0x2dc>)
 80067f6:	f001 f9cb 	bl	8007b90 <__assert_func>
 80067fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80067fe:	6005      	str	r5, [r0, #0]
 8006800:	60c5      	str	r5, [r0, #12]
 8006802:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006804:	6819      	ldr	r1, [r3, #0]
 8006806:	b151      	cbz	r1, 800681e <_dtoa_r+0x56>
 8006808:	685a      	ldr	r2, [r3, #4]
 800680a:	604a      	str	r2, [r1, #4]
 800680c:	2301      	movs	r3, #1
 800680e:	4093      	lsls	r3, r2
 8006810:	608b      	str	r3, [r1, #8]
 8006812:	4630      	mov	r0, r6
 8006814:	f000 fdb4 	bl	8007380 <_Bfree>
 8006818:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800681a:	2200      	movs	r2, #0
 800681c:	601a      	str	r2, [r3, #0]
 800681e:	f1b9 0300 	subs.w	r3, r9, #0
 8006822:	bfbb      	ittet	lt
 8006824:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006828:	9303      	strlt	r3, [sp, #12]
 800682a:	2300      	movge	r3, #0
 800682c:	2201      	movlt	r2, #1
 800682e:	bfac      	ite	ge
 8006830:	6023      	strge	r3, [r4, #0]
 8006832:	6022      	strlt	r2, [r4, #0]
 8006834:	4b9c      	ldr	r3, [pc, #624]	; (8006aa8 <_dtoa_r+0x2e0>)
 8006836:	9c03      	ldr	r4, [sp, #12]
 8006838:	43a3      	bics	r3, r4
 800683a:	d11a      	bne.n	8006872 <_dtoa_r+0xaa>
 800683c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800683e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006842:	6013      	str	r3, [r2, #0]
 8006844:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8006848:	ea53 0308 	orrs.w	r3, r3, r8
 800684c:	f000 8512 	beq.w	8007274 <_dtoa_r+0xaac>
 8006850:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006852:	b953      	cbnz	r3, 800686a <_dtoa_r+0xa2>
 8006854:	4b95      	ldr	r3, [pc, #596]	; (8006aac <_dtoa_r+0x2e4>)
 8006856:	e01f      	b.n	8006898 <_dtoa_r+0xd0>
 8006858:	4b95      	ldr	r3, [pc, #596]	; (8006ab0 <_dtoa_r+0x2e8>)
 800685a:	9300      	str	r3, [sp, #0]
 800685c:	3308      	adds	r3, #8
 800685e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006860:	6013      	str	r3, [r2, #0]
 8006862:	9800      	ldr	r0, [sp, #0]
 8006864:	b015      	add	sp, #84	; 0x54
 8006866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800686a:	4b90      	ldr	r3, [pc, #576]	; (8006aac <_dtoa_r+0x2e4>)
 800686c:	9300      	str	r3, [sp, #0]
 800686e:	3303      	adds	r3, #3
 8006870:	e7f5      	b.n	800685e <_dtoa_r+0x96>
 8006872:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006876:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800687a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800687e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006882:	d10b      	bne.n	800689c <_dtoa_r+0xd4>
 8006884:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006886:	2301      	movs	r3, #1
 8006888:	6013      	str	r3, [r2, #0]
 800688a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800688c:	2b00      	cmp	r3, #0
 800688e:	f000 84ee 	beq.w	800726e <_dtoa_r+0xaa6>
 8006892:	4888      	ldr	r0, [pc, #544]	; (8006ab4 <_dtoa_r+0x2ec>)
 8006894:	6018      	str	r0, [r3, #0]
 8006896:	1e43      	subs	r3, r0, #1
 8006898:	9300      	str	r3, [sp, #0]
 800689a:	e7e2      	b.n	8006862 <_dtoa_r+0x9a>
 800689c:	a913      	add	r1, sp, #76	; 0x4c
 800689e:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80068a2:	aa12      	add	r2, sp, #72	; 0x48
 80068a4:	4630      	mov	r0, r6
 80068a6:	f001 f84d 	bl	8007944 <__d2b>
 80068aa:	f3c4 510a 	ubfx	r1, r4, #20, #11
 80068ae:	4605      	mov	r5, r0
 80068b0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80068b2:	2900      	cmp	r1, #0
 80068b4:	d047      	beq.n	8006946 <_dtoa_r+0x17e>
 80068b6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80068b8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80068bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80068c0:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80068c4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80068c8:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80068cc:	2400      	movs	r4, #0
 80068ce:	ec43 2b16 	vmov	d6, r2, r3
 80068d2:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80068d6:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8006a88 <_dtoa_r+0x2c0>
 80068da:	ee36 7b47 	vsub.f64	d7, d6, d7
 80068de:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8006a90 <_dtoa_r+0x2c8>
 80068e2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80068e6:	eeb0 7b46 	vmov.f64	d7, d6
 80068ea:	ee06 1a90 	vmov	s13, r1
 80068ee:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 80068f2:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8006a98 <_dtoa_r+0x2d0>
 80068f6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80068fa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80068fe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006906:	ee16 ba90 	vmov	fp, s13
 800690a:	9411      	str	r4, [sp, #68]	; 0x44
 800690c:	d508      	bpl.n	8006920 <_dtoa_r+0x158>
 800690e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006912:	eeb4 6b47 	vcmp.f64	d6, d7
 8006916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800691a:	bf18      	it	ne
 800691c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8006920:	f1bb 0f16 	cmp.w	fp, #22
 8006924:	d832      	bhi.n	800698c <_dtoa_r+0x1c4>
 8006926:	4b64      	ldr	r3, [pc, #400]	; (8006ab8 <_dtoa_r+0x2f0>)
 8006928:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800692c:	ed93 7b00 	vldr	d7, [r3]
 8006930:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8006934:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800693c:	d501      	bpl.n	8006942 <_dtoa_r+0x17a>
 800693e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006942:	2300      	movs	r3, #0
 8006944:	e023      	b.n	800698e <_dtoa_r+0x1c6>
 8006946:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006948:	4401      	add	r1, r0
 800694a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800694e:	2b20      	cmp	r3, #32
 8006950:	bfc3      	ittte	gt
 8006952:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006956:	fa04 f303 	lslgt.w	r3, r4, r3
 800695a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800695e:	f1c3 0320 	rsble	r3, r3, #32
 8006962:	bfc6      	itte	gt
 8006964:	fa28 f804 	lsrgt.w	r8, r8, r4
 8006968:	ea43 0308 	orrgt.w	r3, r3, r8
 800696c:	fa08 f303 	lslle.w	r3, r8, r3
 8006970:	ee07 3a90 	vmov	s15, r3
 8006974:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006978:	3901      	subs	r1, #1
 800697a:	ed8d 7b00 	vstr	d7, [sp]
 800697e:	9c01      	ldr	r4, [sp, #4]
 8006980:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006984:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8006988:	2401      	movs	r4, #1
 800698a:	e7a0      	b.n	80068ce <_dtoa_r+0x106>
 800698c:	2301      	movs	r3, #1
 800698e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006990:	1a43      	subs	r3, r0, r1
 8006992:	1e5a      	subs	r2, r3, #1
 8006994:	bf45      	ittet	mi
 8006996:	f1c3 0301 	rsbmi	r3, r3, #1
 800699a:	9305      	strmi	r3, [sp, #20]
 800699c:	2300      	movpl	r3, #0
 800699e:	2300      	movmi	r3, #0
 80069a0:	9206      	str	r2, [sp, #24]
 80069a2:	bf54      	ite	pl
 80069a4:	9305      	strpl	r3, [sp, #20]
 80069a6:	9306      	strmi	r3, [sp, #24]
 80069a8:	f1bb 0f00 	cmp.w	fp, #0
 80069ac:	db18      	blt.n	80069e0 <_dtoa_r+0x218>
 80069ae:	9b06      	ldr	r3, [sp, #24]
 80069b0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80069b4:	445b      	add	r3, fp
 80069b6:	9306      	str	r3, [sp, #24]
 80069b8:	2300      	movs	r3, #0
 80069ba:	9a07      	ldr	r2, [sp, #28]
 80069bc:	2a09      	cmp	r2, #9
 80069be:	d849      	bhi.n	8006a54 <_dtoa_r+0x28c>
 80069c0:	2a05      	cmp	r2, #5
 80069c2:	bfc4      	itt	gt
 80069c4:	3a04      	subgt	r2, #4
 80069c6:	9207      	strgt	r2, [sp, #28]
 80069c8:	9a07      	ldr	r2, [sp, #28]
 80069ca:	f1a2 0202 	sub.w	r2, r2, #2
 80069ce:	bfcc      	ite	gt
 80069d0:	2400      	movgt	r4, #0
 80069d2:	2401      	movle	r4, #1
 80069d4:	2a03      	cmp	r2, #3
 80069d6:	d848      	bhi.n	8006a6a <_dtoa_r+0x2a2>
 80069d8:	e8df f002 	tbb	[pc, r2]
 80069dc:	3a2c2e0b 	.word	0x3a2c2e0b
 80069e0:	9b05      	ldr	r3, [sp, #20]
 80069e2:	2200      	movs	r2, #0
 80069e4:	eba3 030b 	sub.w	r3, r3, fp
 80069e8:	9305      	str	r3, [sp, #20]
 80069ea:	920e      	str	r2, [sp, #56]	; 0x38
 80069ec:	f1cb 0300 	rsb	r3, fp, #0
 80069f0:	e7e3      	b.n	80069ba <_dtoa_r+0x1f2>
 80069f2:	2200      	movs	r2, #0
 80069f4:	9208      	str	r2, [sp, #32]
 80069f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069f8:	2a00      	cmp	r2, #0
 80069fa:	dc39      	bgt.n	8006a70 <_dtoa_r+0x2a8>
 80069fc:	f04f 0a01 	mov.w	sl, #1
 8006a00:	46d1      	mov	r9, sl
 8006a02:	4652      	mov	r2, sl
 8006a04:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006a08:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8006a0a:	2100      	movs	r1, #0
 8006a0c:	6079      	str	r1, [r7, #4]
 8006a0e:	2004      	movs	r0, #4
 8006a10:	f100 0c14 	add.w	ip, r0, #20
 8006a14:	4594      	cmp	ip, r2
 8006a16:	6879      	ldr	r1, [r7, #4]
 8006a18:	d92f      	bls.n	8006a7a <_dtoa_r+0x2b2>
 8006a1a:	4630      	mov	r0, r6
 8006a1c:	930c      	str	r3, [sp, #48]	; 0x30
 8006a1e:	f000 fc6f 	bl	8007300 <_Balloc>
 8006a22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a24:	9000      	str	r0, [sp, #0]
 8006a26:	4602      	mov	r2, r0
 8006a28:	2800      	cmp	r0, #0
 8006a2a:	d149      	bne.n	8006ac0 <_dtoa_r+0x2f8>
 8006a2c:	4b23      	ldr	r3, [pc, #140]	; (8006abc <_dtoa_r+0x2f4>)
 8006a2e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006a32:	e6df      	b.n	80067f4 <_dtoa_r+0x2c>
 8006a34:	2201      	movs	r2, #1
 8006a36:	e7dd      	b.n	80069f4 <_dtoa_r+0x22c>
 8006a38:	2200      	movs	r2, #0
 8006a3a:	9208      	str	r2, [sp, #32]
 8006a3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a3e:	eb0b 0a02 	add.w	sl, fp, r2
 8006a42:	f10a 0901 	add.w	r9, sl, #1
 8006a46:	464a      	mov	r2, r9
 8006a48:	2a01      	cmp	r2, #1
 8006a4a:	bfb8      	it	lt
 8006a4c:	2201      	movlt	r2, #1
 8006a4e:	e7db      	b.n	8006a08 <_dtoa_r+0x240>
 8006a50:	2201      	movs	r2, #1
 8006a52:	e7f2      	b.n	8006a3a <_dtoa_r+0x272>
 8006a54:	2401      	movs	r4, #1
 8006a56:	2200      	movs	r2, #0
 8006a58:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8006a5c:	f04f 3aff 	mov.w	sl, #4294967295
 8006a60:	2100      	movs	r1, #0
 8006a62:	46d1      	mov	r9, sl
 8006a64:	2212      	movs	r2, #18
 8006a66:	9109      	str	r1, [sp, #36]	; 0x24
 8006a68:	e7ce      	b.n	8006a08 <_dtoa_r+0x240>
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	9208      	str	r2, [sp, #32]
 8006a6e:	e7f5      	b.n	8006a5c <_dtoa_r+0x294>
 8006a70:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8006a74:	46d1      	mov	r9, sl
 8006a76:	4652      	mov	r2, sl
 8006a78:	e7c6      	b.n	8006a08 <_dtoa_r+0x240>
 8006a7a:	3101      	adds	r1, #1
 8006a7c:	6079      	str	r1, [r7, #4]
 8006a7e:	0040      	lsls	r0, r0, #1
 8006a80:	e7c6      	b.n	8006a10 <_dtoa_r+0x248>
 8006a82:	bf00      	nop
 8006a84:	f3af 8000 	nop.w
 8006a88:	636f4361 	.word	0x636f4361
 8006a8c:	3fd287a7 	.word	0x3fd287a7
 8006a90:	8b60c8b3 	.word	0x8b60c8b3
 8006a94:	3fc68a28 	.word	0x3fc68a28
 8006a98:	509f79fb 	.word	0x509f79fb
 8006a9c:	3fd34413 	.word	0x3fd34413
 8006aa0:	08008725 	.word	0x08008725
 8006aa4:	0800873c 	.word	0x0800873c
 8006aa8:	7ff00000 	.word	0x7ff00000
 8006aac:	08008721 	.word	0x08008721
 8006ab0:	08008718 	.word	0x08008718
 8006ab4:	080086f5 	.word	0x080086f5
 8006ab8:	08008838 	.word	0x08008838
 8006abc:	0800879b 	.word	0x0800879b
 8006ac0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8006ac2:	9900      	ldr	r1, [sp, #0]
 8006ac4:	6011      	str	r1, [r2, #0]
 8006ac6:	f1b9 0f0e 	cmp.w	r9, #14
 8006aca:	d872      	bhi.n	8006bb2 <_dtoa_r+0x3ea>
 8006acc:	2c00      	cmp	r4, #0
 8006ace:	d070      	beq.n	8006bb2 <_dtoa_r+0x3ea>
 8006ad0:	f1bb 0f00 	cmp.w	fp, #0
 8006ad4:	f340 80a6 	ble.w	8006c24 <_dtoa_r+0x45c>
 8006ad8:	49ca      	ldr	r1, [pc, #808]	; (8006e04 <_dtoa_r+0x63c>)
 8006ada:	f00b 020f 	and.w	r2, fp, #15
 8006ade:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8006ae2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006ae6:	ed92 7b00 	vldr	d7, [r2]
 8006aea:	ea4f 112b 	mov.w	r1, fp, asr #4
 8006aee:	f000 808d 	beq.w	8006c0c <_dtoa_r+0x444>
 8006af2:	4ac5      	ldr	r2, [pc, #788]	; (8006e08 <_dtoa_r+0x640>)
 8006af4:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8006af8:	ed92 6b08 	vldr	d6, [r2, #32]
 8006afc:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8006b00:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006b04:	f001 010f 	and.w	r1, r1, #15
 8006b08:	2203      	movs	r2, #3
 8006b0a:	48bf      	ldr	r0, [pc, #764]	; (8006e08 <_dtoa_r+0x640>)
 8006b0c:	2900      	cmp	r1, #0
 8006b0e:	d17f      	bne.n	8006c10 <_dtoa_r+0x448>
 8006b10:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006b14:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006b18:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006b1c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b1e:	2900      	cmp	r1, #0
 8006b20:	f000 80b2 	beq.w	8006c88 <_dtoa_r+0x4c0>
 8006b24:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8006b28:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b2c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b34:	f140 80a8 	bpl.w	8006c88 <_dtoa_r+0x4c0>
 8006b38:	f1b9 0f00 	cmp.w	r9, #0
 8006b3c:	f000 80a4 	beq.w	8006c88 <_dtoa_r+0x4c0>
 8006b40:	f1ba 0f00 	cmp.w	sl, #0
 8006b44:	dd31      	ble.n	8006baa <_dtoa_r+0x3e2>
 8006b46:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8006b4a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006b4e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006b52:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006b56:	3201      	adds	r2, #1
 8006b58:	4650      	mov	r0, sl
 8006b5a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006b5e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8006b62:	ee07 2a90 	vmov	s15, r2
 8006b66:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006b6a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8006b6e:	ed8d 5b02 	vstr	d5, [sp, #8]
 8006b72:	9c03      	ldr	r4, [sp, #12]
 8006b74:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8006b78:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	f040 8086 	bne.w	8006c8e <_dtoa_r+0x4c6>
 8006b82:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006b86:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006b8a:	ec42 1b17 	vmov	d7, r1, r2
 8006b8e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b96:	f300 8272 	bgt.w	800707e <_dtoa_r+0x8b6>
 8006b9a:	eeb1 7b47 	vneg.f64	d7, d7
 8006b9e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ba6:	f100 8267 	bmi.w	8007078 <_dtoa_r+0x8b0>
 8006baa:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8006bae:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006bb2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006bb4:	2a00      	cmp	r2, #0
 8006bb6:	f2c0 8129 	blt.w	8006e0c <_dtoa_r+0x644>
 8006bba:	f1bb 0f0e 	cmp.w	fp, #14
 8006bbe:	f300 8125 	bgt.w	8006e0c <_dtoa_r+0x644>
 8006bc2:	4b90      	ldr	r3, [pc, #576]	; (8006e04 <_dtoa_r+0x63c>)
 8006bc4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006bc8:	ed93 6b00 	vldr	d6, [r3]
 8006bcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	f280 80c3 	bge.w	8006d5a <_dtoa_r+0x592>
 8006bd4:	f1b9 0f00 	cmp.w	r9, #0
 8006bd8:	f300 80bf 	bgt.w	8006d5a <_dtoa_r+0x592>
 8006bdc:	f040 824c 	bne.w	8007078 <_dtoa_r+0x8b0>
 8006be0:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006be4:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006be8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006bec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bf4:	464c      	mov	r4, r9
 8006bf6:	464f      	mov	r7, r9
 8006bf8:	f280 8222 	bge.w	8007040 <_dtoa_r+0x878>
 8006bfc:	f8dd 8000 	ldr.w	r8, [sp]
 8006c00:	2331      	movs	r3, #49	; 0x31
 8006c02:	f808 3b01 	strb.w	r3, [r8], #1
 8006c06:	f10b 0b01 	add.w	fp, fp, #1
 8006c0a:	e21e      	b.n	800704a <_dtoa_r+0x882>
 8006c0c:	2202      	movs	r2, #2
 8006c0e:	e77c      	b.n	8006b0a <_dtoa_r+0x342>
 8006c10:	07cc      	lsls	r4, r1, #31
 8006c12:	d504      	bpl.n	8006c1e <_dtoa_r+0x456>
 8006c14:	ed90 6b00 	vldr	d6, [r0]
 8006c18:	3201      	adds	r2, #1
 8006c1a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006c1e:	1049      	asrs	r1, r1, #1
 8006c20:	3008      	adds	r0, #8
 8006c22:	e773      	b.n	8006b0c <_dtoa_r+0x344>
 8006c24:	d02e      	beq.n	8006c84 <_dtoa_r+0x4bc>
 8006c26:	f1cb 0100 	rsb	r1, fp, #0
 8006c2a:	4a76      	ldr	r2, [pc, #472]	; (8006e04 <_dtoa_r+0x63c>)
 8006c2c:	f001 000f 	and.w	r0, r1, #15
 8006c30:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006c34:	ed92 7b00 	vldr	d7, [r2]
 8006c38:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8006c3c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006c40:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8006c44:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8006c48:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8006c4c:	486e      	ldr	r0, [pc, #440]	; (8006e08 <_dtoa_r+0x640>)
 8006c4e:	1109      	asrs	r1, r1, #4
 8006c50:	2400      	movs	r4, #0
 8006c52:	2202      	movs	r2, #2
 8006c54:	b939      	cbnz	r1, 8006c66 <_dtoa_r+0x49e>
 8006c56:	2c00      	cmp	r4, #0
 8006c58:	f43f af60 	beq.w	8006b1c <_dtoa_r+0x354>
 8006c5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c64:	e75a      	b.n	8006b1c <_dtoa_r+0x354>
 8006c66:	07cf      	lsls	r7, r1, #31
 8006c68:	d509      	bpl.n	8006c7e <_dtoa_r+0x4b6>
 8006c6a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8006c6e:	ed90 7b00 	vldr	d7, [r0]
 8006c72:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006c76:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8006c7a:	3201      	adds	r2, #1
 8006c7c:	2401      	movs	r4, #1
 8006c7e:	1049      	asrs	r1, r1, #1
 8006c80:	3008      	adds	r0, #8
 8006c82:	e7e7      	b.n	8006c54 <_dtoa_r+0x48c>
 8006c84:	2202      	movs	r2, #2
 8006c86:	e749      	b.n	8006b1c <_dtoa_r+0x354>
 8006c88:	465f      	mov	r7, fp
 8006c8a:	4648      	mov	r0, r9
 8006c8c:	e765      	b.n	8006b5a <_dtoa_r+0x392>
 8006c8e:	ec42 1b17 	vmov	d7, r1, r2
 8006c92:	4a5c      	ldr	r2, [pc, #368]	; (8006e04 <_dtoa_r+0x63c>)
 8006c94:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006c98:	ed12 4b02 	vldr	d4, [r2, #-8]
 8006c9c:	9a00      	ldr	r2, [sp, #0]
 8006c9e:	1814      	adds	r4, r2, r0
 8006ca0:	9a08      	ldr	r2, [sp, #32]
 8006ca2:	b352      	cbz	r2, 8006cfa <_dtoa_r+0x532>
 8006ca4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8006ca8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8006cac:	f8dd 8000 	ldr.w	r8, [sp]
 8006cb0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006cb4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006cb8:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006cbc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006cc0:	ee14 2a90 	vmov	r2, s9
 8006cc4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006cc8:	3230      	adds	r2, #48	; 0x30
 8006cca:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006cce:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cd6:	f808 2b01 	strb.w	r2, [r8], #1
 8006cda:	d439      	bmi.n	8006d50 <_dtoa_r+0x588>
 8006cdc:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006ce0:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ce8:	d472      	bmi.n	8006dd0 <_dtoa_r+0x608>
 8006cea:	45a0      	cmp	r8, r4
 8006cec:	f43f af5d 	beq.w	8006baa <_dtoa_r+0x3e2>
 8006cf0:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006cf4:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006cf8:	e7e0      	b.n	8006cbc <_dtoa_r+0x4f4>
 8006cfa:	f8dd 8000 	ldr.w	r8, [sp]
 8006cfe:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006d02:	4621      	mov	r1, r4
 8006d04:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006d08:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006d0c:	ee14 2a90 	vmov	r2, s9
 8006d10:	3230      	adds	r2, #48	; 0x30
 8006d12:	f808 2b01 	strb.w	r2, [r8], #1
 8006d16:	45a0      	cmp	r8, r4
 8006d18:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006d1c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006d20:	d118      	bne.n	8006d54 <_dtoa_r+0x58c>
 8006d22:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8006d26:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006d2a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8006d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d32:	dc4d      	bgt.n	8006dd0 <_dtoa_r+0x608>
 8006d34:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006d38:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006d3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d40:	f57f af33 	bpl.w	8006baa <_dtoa_r+0x3e2>
 8006d44:	4688      	mov	r8, r1
 8006d46:	3901      	subs	r1, #1
 8006d48:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8006d4c:	2b30      	cmp	r3, #48	; 0x30
 8006d4e:	d0f9      	beq.n	8006d44 <_dtoa_r+0x57c>
 8006d50:	46bb      	mov	fp, r7
 8006d52:	e02a      	b.n	8006daa <_dtoa_r+0x5e2>
 8006d54:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006d58:	e7d6      	b.n	8006d08 <_dtoa_r+0x540>
 8006d5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006d5e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8006d62:	f8dd 8000 	ldr.w	r8, [sp]
 8006d66:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006d6a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8006d6e:	ee15 3a10 	vmov	r3, s10
 8006d72:	3330      	adds	r3, #48	; 0x30
 8006d74:	f808 3b01 	strb.w	r3, [r8], #1
 8006d78:	9b00      	ldr	r3, [sp, #0]
 8006d7a:	eba8 0303 	sub.w	r3, r8, r3
 8006d7e:	4599      	cmp	r9, r3
 8006d80:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006d84:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006d88:	d133      	bne.n	8006df2 <_dtoa_r+0x62a>
 8006d8a:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006d8e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d96:	dc1a      	bgt.n	8006dce <_dtoa_r+0x606>
 8006d98:	eeb4 7b46 	vcmp.f64	d7, d6
 8006d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006da0:	d103      	bne.n	8006daa <_dtoa_r+0x5e2>
 8006da2:	ee15 3a10 	vmov	r3, s10
 8006da6:	07d9      	lsls	r1, r3, #31
 8006da8:	d411      	bmi.n	8006dce <_dtoa_r+0x606>
 8006daa:	4629      	mov	r1, r5
 8006dac:	4630      	mov	r0, r6
 8006dae:	f000 fae7 	bl	8007380 <_Bfree>
 8006db2:	2300      	movs	r3, #0
 8006db4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006db6:	f888 3000 	strb.w	r3, [r8]
 8006dba:	f10b 0301 	add.w	r3, fp, #1
 8006dbe:	6013      	str	r3, [r2, #0]
 8006dc0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	f43f ad4d 	beq.w	8006862 <_dtoa_r+0x9a>
 8006dc8:	f8c3 8000 	str.w	r8, [r3]
 8006dcc:	e549      	b.n	8006862 <_dtoa_r+0x9a>
 8006dce:	465f      	mov	r7, fp
 8006dd0:	4643      	mov	r3, r8
 8006dd2:	4698      	mov	r8, r3
 8006dd4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006dd8:	2a39      	cmp	r2, #57	; 0x39
 8006dda:	d106      	bne.n	8006dea <_dtoa_r+0x622>
 8006ddc:	9a00      	ldr	r2, [sp, #0]
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d1f7      	bne.n	8006dd2 <_dtoa_r+0x60a>
 8006de2:	9900      	ldr	r1, [sp, #0]
 8006de4:	2230      	movs	r2, #48	; 0x30
 8006de6:	3701      	adds	r7, #1
 8006de8:	700a      	strb	r2, [r1, #0]
 8006dea:	781a      	ldrb	r2, [r3, #0]
 8006dec:	3201      	adds	r2, #1
 8006dee:	701a      	strb	r2, [r3, #0]
 8006df0:	e7ae      	b.n	8006d50 <_dtoa_r+0x588>
 8006df2:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006df6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dfe:	d1b2      	bne.n	8006d66 <_dtoa_r+0x59e>
 8006e00:	e7d3      	b.n	8006daa <_dtoa_r+0x5e2>
 8006e02:	bf00      	nop
 8006e04:	08008838 	.word	0x08008838
 8006e08:	08008810 	.word	0x08008810
 8006e0c:	9908      	ldr	r1, [sp, #32]
 8006e0e:	2900      	cmp	r1, #0
 8006e10:	f000 80d1 	beq.w	8006fb6 <_dtoa_r+0x7ee>
 8006e14:	9907      	ldr	r1, [sp, #28]
 8006e16:	2901      	cmp	r1, #1
 8006e18:	f300 80b4 	bgt.w	8006f84 <_dtoa_r+0x7bc>
 8006e1c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006e1e:	2900      	cmp	r1, #0
 8006e20:	f000 80ac 	beq.w	8006f7c <_dtoa_r+0x7b4>
 8006e24:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006e28:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8006e2c:	461c      	mov	r4, r3
 8006e2e:	930a      	str	r3, [sp, #40]	; 0x28
 8006e30:	9b05      	ldr	r3, [sp, #20]
 8006e32:	4413      	add	r3, r2
 8006e34:	9305      	str	r3, [sp, #20]
 8006e36:	9b06      	ldr	r3, [sp, #24]
 8006e38:	2101      	movs	r1, #1
 8006e3a:	4413      	add	r3, r2
 8006e3c:	4630      	mov	r0, r6
 8006e3e:	9306      	str	r3, [sp, #24]
 8006e40:	f000 fb5a 	bl	80074f8 <__i2b>
 8006e44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e46:	4607      	mov	r7, r0
 8006e48:	f1b8 0f00 	cmp.w	r8, #0
 8006e4c:	dd0d      	ble.n	8006e6a <_dtoa_r+0x6a2>
 8006e4e:	9a06      	ldr	r2, [sp, #24]
 8006e50:	2a00      	cmp	r2, #0
 8006e52:	dd0a      	ble.n	8006e6a <_dtoa_r+0x6a2>
 8006e54:	4542      	cmp	r2, r8
 8006e56:	9905      	ldr	r1, [sp, #20]
 8006e58:	bfa8      	it	ge
 8006e5a:	4642      	movge	r2, r8
 8006e5c:	1a89      	subs	r1, r1, r2
 8006e5e:	9105      	str	r1, [sp, #20]
 8006e60:	9906      	ldr	r1, [sp, #24]
 8006e62:	eba8 0802 	sub.w	r8, r8, r2
 8006e66:	1a8a      	subs	r2, r1, r2
 8006e68:	9206      	str	r2, [sp, #24]
 8006e6a:	b303      	cbz	r3, 8006eae <_dtoa_r+0x6e6>
 8006e6c:	9a08      	ldr	r2, [sp, #32]
 8006e6e:	2a00      	cmp	r2, #0
 8006e70:	f000 80a6 	beq.w	8006fc0 <_dtoa_r+0x7f8>
 8006e74:	2c00      	cmp	r4, #0
 8006e76:	dd13      	ble.n	8006ea0 <_dtoa_r+0x6d8>
 8006e78:	4639      	mov	r1, r7
 8006e7a:	4622      	mov	r2, r4
 8006e7c:	4630      	mov	r0, r6
 8006e7e:	930c      	str	r3, [sp, #48]	; 0x30
 8006e80:	f000 fbf6 	bl	8007670 <__pow5mult>
 8006e84:	462a      	mov	r2, r5
 8006e86:	4601      	mov	r1, r0
 8006e88:	4607      	mov	r7, r0
 8006e8a:	4630      	mov	r0, r6
 8006e8c:	f000 fb4a 	bl	8007524 <__multiply>
 8006e90:	4629      	mov	r1, r5
 8006e92:	900a      	str	r0, [sp, #40]	; 0x28
 8006e94:	4630      	mov	r0, r6
 8006e96:	f000 fa73 	bl	8007380 <_Bfree>
 8006e9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e9e:	4615      	mov	r5, r2
 8006ea0:	1b1a      	subs	r2, r3, r4
 8006ea2:	d004      	beq.n	8006eae <_dtoa_r+0x6e6>
 8006ea4:	4629      	mov	r1, r5
 8006ea6:	4630      	mov	r0, r6
 8006ea8:	f000 fbe2 	bl	8007670 <__pow5mult>
 8006eac:	4605      	mov	r5, r0
 8006eae:	2101      	movs	r1, #1
 8006eb0:	4630      	mov	r0, r6
 8006eb2:	f000 fb21 	bl	80074f8 <__i2b>
 8006eb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	4604      	mov	r4, r0
 8006ebc:	f340 8082 	ble.w	8006fc4 <_dtoa_r+0x7fc>
 8006ec0:	461a      	mov	r2, r3
 8006ec2:	4601      	mov	r1, r0
 8006ec4:	4630      	mov	r0, r6
 8006ec6:	f000 fbd3 	bl	8007670 <__pow5mult>
 8006eca:	9b07      	ldr	r3, [sp, #28]
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	4604      	mov	r4, r0
 8006ed0:	dd7b      	ble.n	8006fca <_dtoa_r+0x802>
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	930a      	str	r3, [sp, #40]	; 0x28
 8006ed6:	6922      	ldr	r2, [r4, #16]
 8006ed8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006edc:	6910      	ldr	r0, [r2, #16]
 8006ede:	f000 fabb 	bl	8007458 <__hi0bits>
 8006ee2:	f1c0 0020 	rsb	r0, r0, #32
 8006ee6:	9b06      	ldr	r3, [sp, #24]
 8006ee8:	4418      	add	r0, r3
 8006eea:	f010 001f 	ands.w	r0, r0, #31
 8006eee:	f000 808d 	beq.w	800700c <_dtoa_r+0x844>
 8006ef2:	f1c0 0220 	rsb	r2, r0, #32
 8006ef6:	2a04      	cmp	r2, #4
 8006ef8:	f340 8086 	ble.w	8007008 <_dtoa_r+0x840>
 8006efc:	f1c0 001c 	rsb	r0, r0, #28
 8006f00:	9b05      	ldr	r3, [sp, #20]
 8006f02:	4403      	add	r3, r0
 8006f04:	9305      	str	r3, [sp, #20]
 8006f06:	9b06      	ldr	r3, [sp, #24]
 8006f08:	4403      	add	r3, r0
 8006f0a:	4480      	add	r8, r0
 8006f0c:	9306      	str	r3, [sp, #24]
 8006f0e:	9b05      	ldr	r3, [sp, #20]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	dd05      	ble.n	8006f20 <_dtoa_r+0x758>
 8006f14:	4629      	mov	r1, r5
 8006f16:	461a      	mov	r2, r3
 8006f18:	4630      	mov	r0, r6
 8006f1a:	f000 fc03 	bl	8007724 <__lshift>
 8006f1e:	4605      	mov	r5, r0
 8006f20:	9b06      	ldr	r3, [sp, #24]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	dd05      	ble.n	8006f32 <_dtoa_r+0x76a>
 8006f26:	4621      	mov	r1, r4
 8006f28:	461a      	mov	r2, r3
 8006f2a:	4630      	mov	r0, r6
 8006f2c:	f000 fbfa 	bl	8007724 <__lshift>
 8006f30:	4604      	mov	r4, r0
 8006f32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d06b      	beq.n	8007010 <_dtoa_r+0x848>
 8006f38:	4621      	mov	r1, r4
 8006f3a:	4628      	mov	r0, r5
 8006f3c:	f000 fc5e 	bl	80077fc <__mcmp>
 8006f40:	2800      	cmp	r0, #0
 8006f42:	da65      	bge.n	8007010 <_dtoa_r+0x848>
 8006f44:	2300      	movs	r3, #0
 8006f46:	4629      	mov	r1, r5
 8006f48:	220a      	movs	r2, #10
 8006f4a:	4630      	mov	r0, r6
 8006f4c:	f000 fa3a 	bl	80073c4 <__multadd>
 8006f50:	9b08      	ldr	r3, [sp, #32]
 8006f52:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006f56:	4605      	mov	r5, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	f000 8192 	beq.w	8007282 <_dtoa_r+0xaba>
 8006f5e:	4639      	mov	r1, r7
 8006f60:	2300      	movs	r3, #0
 8006f62:	220a      	movs	r2, #10
 8006f64:	4630      	mov	r0, r6
 8006f66:	f000 fa2d 	bl	80073c4 <__multadd>
 8006f6a:	f1ba 0f00 	cmp.w	sl, #0
 8006f6e:	4607      	mov	r7, r0
 8006f70:	f300 808e 	bgt.w	8007090 <_dtoa_r+0x8c8>
 8006f74:	9b07      	ldr	r3, [sp, #28]
 8006f76:	2b02      	cmp	r3, #2
 8006f78:	dc51      	bgt.n	800701e <_dtoa_r+0x856>
 8006f7a:	e089      	b.n	8007090 <_dtoa_r+0x8c8>
 8006f7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f7e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006f82:	e751      	b.n	8006e28 <_dtoa_r+0x660>
 8006f84:	f109 34ff 	add.w	r4, r9, #4294967295
 8006f88:	42a3      	cmp	r3, r4
 8006f8a:	bfbf      	itttt	lt
 8006f8c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8006f8e:	1ae3      	sublt	r3, r4, r3
 8006f90:	18d2      	addlt	r2, r2, r3
 8006f92:	4613      	movlt	r3, r2
 8006f94:	bfb7      	itett	lt
 8006f96:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006f98:	1b1c      	subge	r4, r3, r4
 8006f9a:	4623      	movlt	r3, r4
 8006f9c:	2400      	movlt	r4, #0
 8006f9e:	f1b9 0f00 	cmp.w	r9, #0
 8006fa2:	bfb5      	itete	lt
 8006fa4:	9a05      	ldrlt	r2, [sp, #20]
 8006fa6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8006faa:	eba2 0809 	sublt.w	r8, r2, r9
 8006fae:	464a      	movge	r2, r9
 8006fb0:	bfb8      	it	lt
 8006fb2:	2200      	movlt	r2, #0
 8006fb4:	e73b      	b.n	8006e2e <_dtoa_r+0x666>
 8006fb6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8006fba:	9f08      	ldr	r7, [sp, #32]
 8006fbc:	461c      	mov	r4, r3
 8006fbe:	e743      	b.n	8006e48 <_dtoa_r+0x680>
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	e76f      	b.n	8006ea4 <_dtoa_r+0x6dc>
 8006fc4:	9b07      	ldr	r3, [sp, #28]
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	dc18      	bgt.n	8006ffc <_dtoa_r+0x834>
 8006fca:	9b02      	ldr	r3, [sp, #8]
 8006fcc:	b9b3      	cbnz	r3, 8006ffc <_dtoa_r+0x834>
 8006fce:	9b03      	ldr	r3, [sp, #12]
 8006fd0:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006fd4:	b9a2      	cbnz	r2, 8007000 <_dtoa_r+0x838>
 8006fd6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006fda:	0d12      	lsrs	r2, r2, #20
 8006fdc:	0512      	lsls	r2, r2, #20
 8006fde:	b18a      	cbz	r2, 8007004 <_dtoa_r+0x83c>
 8006fe0:	9b05      	ldr	r3, [sp, #20]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	9305      	str	r3, [sp, #20]
 8006fe6:	9b06      	ldr	r3, [sp, #24]
 8006fe8:	3301      	adds	r3, #1
 8006fea:	9306      	str	r3, [sp, #24]
 8006fec:	2301      	movs	r3, #1
 8006fee:	930a      	str	r3, [sp, #40]	; 0x28
 8006ff0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	f47f af6f 	bne.w	8006ed6 <_dtoa_r+0x70e>
 8006ff8:	2001      	movs	r0, #1
 8006ffa:	e774      	b.n	8006ee6 <_dtoa_r+0x71e>
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	e7f6      	b.n	8006fee <_dtoa_r+0x826>
 8007000:	9b02      	ldr	r3, [sp, #8]
 8007002:	e7f4      	b.n	8006fee <_dtoa_r+0x826>
 8007004:	920a      	str	r2, [sp, #40]	; 0x28
 8007006:	e7f3      	b.n	8006ff0 <_dtoa_r+0x828>
 8007008:	d081      	beq.n	8006f0e <_dtoa_r+0x746>
 800700a:	4610      	mov	r0, r2
 800700c:	301c      	adds	r0, #28
 800700e:	e777      	b.n	8006f00 <_dtoa_r+0x738>
 8007010:	f1b9 0f00 	cmp.w	r9, #0
 8007014:	dc37      	bgt.n	8007086 <_dtoa_r+0x8be>
 8007016:	9b07      	ldr	r3, [sp, #28]
 8007018:	2b02      	cmp	r3, #2
 800701a:	dd34      	ble.n	8007086 <_dtoa_r+0x8be>
 800701c:	46ca      	mov	sl, r9
 800701e:	f1ba 0f00 	cmp.w	sl, #0
 8007022:	d10d      	bne.n	8007040 <_dtoa_r+0x878>
 8007024:	4621      	mov	r1, r4
 8007026:	4653      	mov	r3, sl
 8007028:	2205      	movs	r2, #5
 800702a:	4630      	mov	r0, r6
 800702c:	f000 f9ca 	bl	80073c4 <__multadd>
 8007030:	4601      	mov	r1, r0
 8007032:	4604      	mov	r4, r0
 8007034:	4628      	mov	r0, r5
 8007036:	f000 fbe1 	bl	80077fc <__mcmp>
 800703a:	2800      	cmp	r0, #0
 800703c:	f73f adde 	bgt.w	8006bfc <_dtoa_r+0x434>
 8007040:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007042:	f8dd 8000 	ldr.w	r8, [sp]
 8007046:	ea6f 0b03 	mvn.w	fp, r3
 800704a:	f04f 0900 	mov.w	r9, #0
 800704e:	4621      	mov	r1, r4
 8007050:	4630      	mov	r0, r6
 8007052:	f000 f995 	bl	8007380 <_Bfree>
 8007056:	2f00      	cmp	r7, #0
 8007058:	f43f aea7 	beq.w	8006daa <_dtoa_r+0x5e2>
 800705c:	f1b9 0f00 	cmp.w	r9, #0
 8007060:	d005      	beq.n	800706e <_dtoa_r+0x8a6>
 8007062:	45b9      	cmp	r9, r7
 8007064:	d003      	beq.n	800706e <_dtoa_r+0x8a6>
 8007066:	4649      	mov	r1, r9
 8007068:	4630      	mov	r0, r6
 800706a:	f000 f989 	bl	8007380 <_Bfree>
 800706e:	4639      	mov	r1, r7
 8007070:	4630      	mov	r0, r6
 8007072:	f000 f985 	bl	8007380 <_Bfree>
 8007076:	e698      	b.n	8006daa <_dtoa_r+0x5e2>
 8007078:	2400      	movs	r4, #0
 800707a:	4627      	mov	r7, r4
 800707c:	e7e0      	b.n	8007040 <_dtoa_r+0x878>
 800707e:	46bb      	mov	fp, r7
 8007080:	4604      	mov	r4, r0
 8007082:	4607      	mov	r7, r0
 8007084:	e5ba      	b.n	8006bfc <_dtoa_r+0x434>
 8007086:	9b08      	ldr	r3, [sp, #32]
 8007088:	46ca      	mov	sl, r9
 800708a:	2b00      	cmp	r3, #0
 800708c:	f000 8100 	beq.w	8007290 <_dtoa_r+0xac8>
 8007090:	f1b8 0f00 	cmp.w	r8, #0
 8007094:	dd05      	ble.n	80070a2 <_dtoa_r+0x8da>
 8007096:	4639      	mov	r1, r7
 8007098:	4642      	mov	r2, r8
 800709a:	4630      	mov	r0, r6
 800709c:	f000 fb42 	bl	8007724 <__lshift>
 80070a0:	4607      	mov	r7, r0
 80070a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d05d      	beq.n	8007164 <_dtoa_r+0x99c>
 80070a8:	6879      	ldr	r1, [r7, #4]
 80070aa:	4630      	mov	r0, r6
 80070ac:	f000 f928 	bl	8007300 <_Balloc>
 80070b0:	4680      	mov	r8, r0
 80070b2:	b928      	cbnz	r0, 80070c0 <_dtoa_r+0x8f8>
 80070b4:	4b82      	ldr	r3, [pc, #520]	; (80072c0 <_dtoa_r+0xaf8>)
 80070b6:	4602      	mov	r2, r0
 80070b8:	f240 21ea 	movw	r1, #746	; 0x2ea
 80070bc:	f7ff bb9a 	b.w	80067f4 <_dtoa_r+0x2c>
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	3202      	adds	r2, #2
 80070c4:	0092      	lsls	r2, r2, #2
 80070c6:	f107 010c 	add.w	r1, r7, #12
 80070ca:	300c      	adds	r0, #12
 80070cc:	f000 f90a 	bl	80072e4 <memcpy>
 80070d0:	2201      	movs	r2, #1
 80070d2:	4641      	mov	r1, r8
 80070d4:	4630      	mov	r0, r6
 80070d6:	f000 fb25 	bl	8007724 <__lshift>
 80070da:	9b00      	ldr	r3, [sp, #0]
 80070dc:	3301      	adds	r3, #1
 80070de:	9305      	str	r3, [sp, #20]
 80070e0:	9b00      	ldr	r3, [sp, #0]
 80070e2:	4453      	add	r3, sl
 80070e4:	9309      	str	r3, [sp, #36]	; 0x24
 80070e6:	9b02      	ldr	r3, [sp, #8]
 80070e8:	f003 0301 	and.w	r3, r3, #1
 80070ec:	46b9      	mov	r9, r7
 80070ee:	9308      	str	r3, [sp, #32]
 80070f0:	4607      	mov	r7, r0
 80070f2:	9b05      	ldr	r3, [sp, #20]
 80070f4:	4621      	mov	r1, r4
 80070f6:	3b01      	subs	r3, #1
 80070f8:	4628      	mov	r0, r5
 80070fa:	9302      	str	r3, [sp, #8]
 80070fc:	f7ff fad6 	bl	80066ac <quorem>
 8007100:	4603      	mov	r3, r0
 8007102:	3330      	adds	r3, #48	; 0x30
 8007104:	9006      	str	r0, [sp, #24]
 8007106:	4649      	mov	r1, r9
 8007108:	4628      	mov	r0, r5
 800710a:	930a      	str	r3, [sp, #40]	; 0x28
 800710c:	f000 fb76 	bl	80077fc <__mcmp>
 8007110:	463a      	mov	r2, r7
 8007112:	4682      	mov	sl, r0
 8007114:	4621      	mov	r1, r4
 8007116:	4630      	mov	r0, r6
 8007118:	f000 fb8c 	bl	8007834 <__mdiff>
 800711c:	68c2      	ldr	r2, [r0, #12]
 800711e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007120:	4680      	mov	r8, r0
 8007122:	bb0a      	cbnz	r2, 8007168 <_dtoa_r+0x9a0>
 8007124:	4601      	mov	r1, r0
 8007126:	4628      	mov	r0, r5
 8007128:	f000 fb68 	bl	80077fc <__mcmp>
 800712c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800712e:	4602      	mov	r2, r0
 8007130:	4641      	mov	r1, r8
 8007132:	4630      	mov	r0, r6
 8007134:	920e      	str	r2, [sp, #56]	; 0x38
 8007136:	930a      	str	r3, [sp, #40]	; 0x28
 8007138:	f000 f922 	bl	8007380 <_Bfree>
 800713c:	9b07      	ldr	r3, [sp, #28]
 800713e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007140:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007144:	ea43 0102 	orr.w	r1, r3, r2
 8007148:	9b08      	ldr	r3, [sp, #32]
 800714a:	430b      	orrs	r3, r1
 800714c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800714e:	d10d      	bne.n	800716c <_dtoa_r+0x9a4>
 8007150:	2b39      	cmp	r3, #57	; 0x39
 8007152:	d029      	beq.n	80071a8 <_dtoa_r+0x9e0>
 8007154:	f1ba 0f00 	cmp.w	sl, #0
 8007158:	dd01      	ble.n	800715e <_dtoa_r+0x996>
 800715a:	9b06      	ldr	r3, [sp, #24]
 800715c:	3331      	adds	r3, #49	; 0x31
 800715e:	9a02      	ldr	r2, [sp, #8]
 8007160:	7013      	strb	r3, [r2, #0]
 8007162:	e774      	b.n	800704e <_dtoa_r+0x886>
 8007164:	4638      	mov	r0, r7
 8007166:	e7b8      	b.n	80070da <_dtoa_r+0x912>
 8007168:	2201      	movs	r2, #1
 800716a:	e7e1      	b.n	8007130 <_dtoa_r+0x968>
 800716c:	f1ba 0f00 	cmp.w	sl, #0
 8007170:	db06      	blt.n	8007180 <_dtoa_r+0x9b8>
 8007172:	9907      	ldr	r1, [sp, #28]
 8007174:	ea41 0a0a 	orr.w	sl, r1, sl
 8007178:	9908      	ldr	r1, [sp, #32]
 800717a:	ea5a 0101 	orrs.w	r1, sl, r1
 800717e:	d120      	bne.n	80071c2 <_dtoa_r+0x9fa>
 8007180:	2a00      	cmp	r2, #0
 8007182:	ddec      	ble.n	800715e <_dtoa_r+0x996>
 8007184:	4629      	mov	r1, r5
 8007186:	2201      	movs	r2, #1
 8007188:	4630      	mov	r0, r6
 800718a:	9305      	str	r3, [sp, #20]
 800718c:	f000 faca 	bl	8007724 <__lshift>
 8007190:	4621      	mov	r1, r4
 8007192:	4605      	mov	r5, r0
 8007194:	f000 fb32 	bl	80077fc <__mcmp>
 8007198:	2800      	cmp	r0, #0
 800719a:	9b05      	ldr	r3, [sp, #20]
 800719c:	dc02      	bgt.n	80071a4 <_dtoa_r+0x9dc>
 800719e:	d1de      	bne.n	800715e <_dtoa_r+0x996>
 80071a0:	07da      	lsls	r2, r3, #31
 80071a2:	d5dc      	bpl.n	800715e <_dtoa_r+0x996>
 80071a4:	2b39      	cmp	r3, #57	; 0x39
 80071a6:	d1d8      	bne.n	800715a <_dtoa_r+0x992>
 80071a8:	9a02      	ldr	r2, [sp, #8]
 80071aa:	2339      	movs	r3, #57	; 0x39
 80071ac:	7013      	strb	r3, [r2, #0]
 80071ae:	4643      	mov	r3, r8
 80071b0:	4698      	mov	r8, r3
 80071b2:	3b01      	subs	r3, #1
 80071b4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80071b8:	2a39      	cmp	r2, #57	; 0x39
 80071ba:	d051      	beq.n	8007260 <_dtoa_r+0xa98>
 80071bc:	3201      	adds	r2, #1
 80071be:	701a      	strb	r2, [r3, #0]
 80071c0:	e745      	b.n	800704e <_dtoa_r+0x886>
 80071c2:	2a00      	cmp	r2, #0
 80071c4:	dd03      	ble.n	80071ce <_dtoa_r+0xa06>
 80071c6:	2b39      	cmp	r3, #57	; 0x39
 80071c8:	d0ee      	beq.n	80071a8 <_dtoa_r+0x9e0>
 80071ca:	3301      	adds	r3, #1
 80071cc:	e7c7      	b.n	800715e <_dtoa_r+0x996>
 80071ce:	9a05      	ldr	r2, [sp, #20]
 80071d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071d2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80071d6:	428a      	cmp	r2, r1
 80071d8:	d02b      	beq.n	8007232 <_dtoa_r+0xa6a>
 80071da:	4629      	mov	r1, r5
 80071dc:	2300      	movs	r3, #0
 80071de:	220a      	movs	r2, #10
 80071e0:	4630      	mov	r0, r6
 80071e2:	f000 f8ef 	bl	80073c4 <__multadd>
 80071e6:	45b9      	cmp	r9, r7
 80071e8:	4605      	mov	r5, r0
 80071ea:	f04f 0300 	mov.w	r3, #0
 80071ee:	f04f 020a 	mov.w	r2, #10
 80071f2:	4649      	mov	r1, r9
 80071f4:	4630      	mov	r0, r6
 80071f6:	d107      	bne.n	8007208 <_dtoa_r+0xa40>
 80071f8:	f000 f8e4 	bl	80073c4 <__multadd>
 80071fc:	4681      	mov	r9, r0
 80071fe:	4607      	mov	r7, r0
 8007200:	9b05      	ldr	r3, [sp, #20]
 8007202:	3301      	adds	r3, #1
 8007204:	9305      	str	r3, [sp, #20]
 8007206:	e774      	b.n	80070f2 <_dtoa_r+0x92a>
 8007208:	f000 f8dc 	bl	80073c4 <__multadd>
 800720c:	4639      	mov	r1, r7
 800720e:	4681      	mov	r9, r0
 8007210:	2300      	movs	r3, #0
 8007212:	220a      	movs	r2, #10
 8007214:	4630      	mov	r0, r6
 8007216:	f000 f8d5 	bl	80073c4 <__multadd>
 800721a:	4607      	mov	r7, r0
 800721c:	e7f0      	b.n	8007200 <_dtoa_r+0xa38>
 800721e:	f1ba 0f00 	cmp.w	sl, #0
 8007222:	9a00      	ldr	r2, [sp, #0]
 8007224:	bfcc      	ite	gt
 8007226:	46d0      	movgt	r8, sl
 8007228:	f04f 0801 	movle.w	r8, #1
 800722c:	4490      	add	r8, r2
 800722e:	f04f 0900 	mov.w	r9, #0
 8007232:	4629      	mov	r1, r5
 8007234:	2201      	movs	r2, #1
 8007236:	4630      	mov	r0, r6
 8007238:	9302      	str	r3, [sp, #8]
 800723a:	f000 fa73 	bl	8007724 <__lshift>
 800723e:	4621      	mov	r1, r4
 8007240:	4605      	mov	r5, r0
 8007242:	f000 fadb 	bl	80077fc <__mcmp>
 8007246:	2800      	cmp	r0, #0
 8007248:	dcb1      	bgt.n	80071ae <_dtoa_r+0x9e6>
 800724a:	d102      	bne.n	8007252 <_dtoa_r+0xa8a>
 800724c:	9b02      	ldr	r3, [sp, #8]
 800724e:	07db      	lsls	r3, r3, #31
 8007250:	d4ad      	bmi.n	80071ae <_dtoa_r+0x9e6>
 8007252:	4643      	mov	r3, r8
 8007254:	4698      	mov	r8, r3
 8007256:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800725a:	2a30      	cmp	r2, #48	; 0x30
 800725c:	d0fa      	beq.n	8007254 <_dtoa_r+0xa8c>
 800725e:	e6f6      	b.n	800704e <_dtoa_r+0x886>
 8007260:	9a00      	ldr	r2, [sp, #0]
 8007262:	429a      	cmp	r2, r3
 8007264:	d1a4      	bne.n	80071b0 <_dtoa_r+0x9e8>
 8007266:	f10b 0b01 	add.w	fp, fp, #1
 800726a:	2331      	movs	r3, #49	; 0x31
 800726c:	e778      	b.n	8007160 <_dtoa_r+0x998>
 800726e:	4b15      	ldr	r3, [pc, #84]	; (80072c4 <_dtoa_r+0xafc>)
 8007270:	f7ff bb12 	b.w	8006898 <_dtoa_r+0xd0>
 8007274:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007276:	2b00      	cmp	r3, #0
 8007278:	f47f aaee 	bne.w	8006858 <_dtoa_r+0x90>
 800727c:	4b12      	ldr	r3, [pc, #72]	; (80072c8 <_dtoa_r+0xb00>)
 800727e:	f7ff bb0b 	b.w	8006898 <_dtoa_r+0xd0>
 8007282:	f1ba 0f00 	cmp.w	sl, #0
 8007286:	dc03      	bgt.n	8007290 <_dtoa_r+0xac8>
 8007288:	9b07      	ldr	r3, [sp, #28]
 800728a:	2b02      	cmp	r3, #2
 800728c:	f73f aec7 	bgt.w	800701e <_dtoa_r+0x856>
 8007290:	f8dd 8000 	ldr.w	r8, [sp]
 8007294:	4621      	mov	r1, r4
 8007296:	4628      	mov	r0, r5
 8007298:	f7ff fa08 	bl	80066ac <quorem>
 800729c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80072a0:	f808 3b01 	strb.w	r3, [r8], #1
 80072a4:	9a00      	ldr	r2, [sp, #0]
 80072a6:	eba8 0202 	sub.w	r2, r8, r2
 80072aa:	4592      	cmp	sl, r2
 80072ac:	ddb7      	ble.n	800721e <_dtoa_r+0xa56>
 80072ae:	4629      	mov	r1, r5
 80072b0:	2300      	movs	r3, #0
 80072b2:	220a      	movs	r2, #10
 80072b4:	4630      	mov	r0, r6
 80072b6:	f000 f885 	bl	80073c4 <__multadd>
 80072ba:	4605      	mov	r5, r0
 80072bc:	e7ea      	b.n	8007294 <_dtoa_r+0xacc>
 80072be:	bf00      	nop
 80072c0:	0800879b 	.word	0x0800879b
 80072c4:	080086f4 	.word	0x080086f4
 80072c8:	08008718 	.word	0x08008718

080072cc <_localeconv_r>:
 80072cc:	4800      	ldr	r0, [pc, #0]	; (80072d0 <_localeconv_r+0x4>)
 80072ce:	4770      	bx	lr
 80072d0:	20000160 	.word	0x20000160

080072d4 <malloc>:
 80072d4:	4b02      	ldr	r3, [pc, #8]	; (80072e0 <malloc+0xc>)
 80072d6:	4601      	mov	r1, r0
 80072d8:	6818      	ldr	r0, [r3, #0]
 80072da:	f000 bbef 	b.w	8007abc <_malloc_r>
 80072de:	bf00      	nop
 80072e0:	2000000c 	.word	0x2000000c

080072e4 <memcpy>:
 80072e4:	440a      	add	r2, r1
 80072e6:	4291      	cmp	r1, r2
 80072e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80072ec:	d100      	bne.n	80072f0 <memcpy+0xc>
 80072ee:	4770      	bx	lr
 80072f0:	b510      	push	{r4, lr}
 80072f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072fa:	4291      	cmp	r1, r2
 80072fc:	d1f9      	bne.n	80072f2 <memcpy+0xe>
 80072fe:	bd10      	pop	{r4, pc}

08007300 <_Balloc>:
 8007300:	b570      	push	{r4, r5, r6, lr}
 8007302:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007304:	4604      	mov	r4, r0
 8007306:	460d      	mov	r5, r1
 8007308:	b976      	cbnz	r6, 8007328 <_Balloc+0x28>
 800730a:	2010      	movs	r0, #16
 800730c:	f7ff ffe2 	bl	80072d4 <malloc>
 8007310:	4602      	mov	r2, r0
 8007312:	6260      	str	r0, [r4, #36]	; 0x24
 8007314:	b920      	cbnz	r0, 8007320 <_Balloc+0x20>
 8007316:	4b18      	ldr	r3, [pc, #96]	; (8007378 <_Balloc+0x78>)
 8007318:	4818      	ldr	r0, [pc, #96]	; (800737c <_Balloc+0x7c>)
 800731a:	2166      	movs	r1, #102	; 0x66
 800731c:	f000 fc38 	bl	8007b90 <__assert_func>
 8007320:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007324:	6006      	str	r6, [r0, #0]
 8007326:	60c6      	str	r6, [r0, #12]
 8007328:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800732a:	68f3      	ldr	r3, [r6, #12]
 800732c:	b183      	cbz	r3, 8007350 <_Balloc+0x50>
 800732e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007336:	b9b8      	cbnz	r0, 8007368 <_Balloc+0x68>
 8007338:	2101      	movs	r1, #1
 800733a:	fa01 f605 	lsl.w	r6, r1, r5
 800733e:	1d72      	adds	r2, r6, #5
 8007340:	0092      	lsls	r2, r2, #2
 8007342:	4620      	mov	r0, r4
 8007344:	f000 fb5a 	bl	80079fc <_calloc_r>
 8007348:	b160      	cbz	r0, 8007364 <_Balloc+0x64>
 800734a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800734e:	e00e      	b.n	800736e <_Balloc+0x6e>
 8007350:	2221      	movs	r2, #33	; 0x21
 8007352:	2104      	movs	r1, #4
 8007354:	4620      	mov	r0, r4
 8007356:	f000 fb51 	bl	80079fc <_calloc_r>
 800735a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800735c:	60f0      	str	r0, [r6, #12]
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1e4      	bne.n	800732e <_Balloc+0x2e>
 8007364:	2000      	movs	r0, #0
 8007366:	bd70      	pop	{r4, r5, r6, pc}
 8007368:	6802      	ldr	r2, [r0, #0]
 800736a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800736e:	2300      	movs	r3, #0
 8007370:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007374:	e7f7      	b.n	8007366 <_Balloc+0x66>
 8007376:	bf00      	nop
 8007378:	08008725 	.word	0x08008725
 800737c:	080087ac 	.word	0x080087ac

08007380 <_Bfree>:
 8007380:	b570      	push	{r4, r5, r6, lr}
 8007382:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007384:	4605      	mov	r5, r0
 8007386:	460c      	mov	r4, r1
 8007388:	b976      	cbnz	r6, 80073a8 <_Bfree+0x28>
 800738a:	2010      	movs	r0, #16
 800738c:	f7ff ffa2 	bl	80072d4 <malloc>
 8007390:	4602      	mov	r2, r0
 8007392:	6268      	str	r0, [r5, #36]	; 0x24
 8007394:	b920      	cbnz	r0, 80073a0 <_Bfree+0x20>
 8007396:	4b09      	ldr	r3, [pc, #36]	; (80073bc <_Bfree+0x3c>)
 8007398:	4809      	ldr	r0, [pc, #36]	; (80073c0 <_Bfree+0x40>)
 800739a:	218a      	movs	r1, #138	; 0x8a
 800739c:	f000 fbf8 	bl	8007b90 <__assert_func>
 80073a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073a4:	6006      	str	r6, [r0, #0]
 80073a6:	60c6      	str	r6, [r0, #12]
 80073a8:	b13c      	cbz	r4, 80073ba <_Bfree+0x3a>
 80073aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80073ac:	6862      	ldr	r2, [r4, #4]
 80073ae:	68db      	ldr	r3, [r3, #12]
 80073b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80073b4:	6021      	str	r1, [r4, #0]
 80073b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80073ba:	bd70      	pop	{r4, r5, r6, pc}
 80073bc:	08008725 	.word	0x08008725
 80073c0:	080087ac 	.word	0x080087ac

080073c4 <__multadd>:
 80073c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073c8:	690e      	ldr	r6, [r1, #16]
 80073ca:	4607      	mov	r7, r0
 80073cc:	4698      	mov	r8, r3
 80073ce:	460c      	mov	r4, r1
 80073d0:	f101 0014 	add.w	r0, r1, #20
 80073d4:	2300      	movs	r3, #0
 80073d6:	6805      	ldr	r5, [r0, #0]
 80073d8:	b2a9      	uxth	r1, r5
 80073da:	fb02 8101 	mla	r1, r2, r1, r8
 80073de:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80073e2:	0c2d      	lsrs	r5, r5, #16
 80073e4:	fb02 c505 	mla	r5, r2, r5, ip
 80073e8:	b289      	uxth	r1, r1
 80073ea:	3301      	adds	r3, #1
 80073ec:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80073f0:	429e      	cmp	r6, r3
 80073f2:	f840 1b04 	str.w	r1, [r0], #4
 80073f6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80073fa:	dcec      	bgt.n	80073d6 <__multadd+0x12>
 80073fc:	f1b8 0f00 	cmp.w	r8, #0
 8007400:	d022      	beq.n	8007448 <__multadd+0x84>
 8007402:	68a3      	ldr	r3, [r4, #8]
 8007404:	42b3      	cmp	r3, r6
 8007406:	dc19      	bgt.n	800743c <__multadd+0x78>
 8007408:	6861      	ldr	r1, [r4, #4]
 800740a:	4638      	mov	r0, r7
 800740c:	3101      	adds	r1, #1
 800740e:	f7ff ff77 	bl	8007300 <_Balloc>
 8007412:	4605      	mov	r5, r0
 8007414:	b928      	cbnz	r0, 8007422 <__multadd+0x5e>
 8007416:	4602      	mov	r2, r0
 8007418:	4b0d      	ldr	r3, [pc, #52]	; (8007450 <__multadd+0x8c>)
 800741a:	480e      	ldr	r0, [pc, #56]	; (8007454 <__multadd+0x90>)
 800741c:	21b5      	movs	r1, #181	; 0xb5
 800741e:	f000 fbb7 	bl	8007b90 <__assert_func>
 8007422:	6922      	ldr	r2, [r4, #16]
 8007424:	3202      	adds	r2, #2
 8007426:	f104 010c 	add.w	r1, r4, #12
 800742a:	0092      	lsls	r2, r2, #2
 800742c:	300c      	adds	r0, #12
 800742e:	f7ff ff59 	bl	80072e4 <memcpy>
 8007432:	4621      	mov	r1, r4
 8007434:	4638      	mov	r0, r7
 8007436:	f7ff ffa3 	bl	8007380 <_Bfree>
 800743a:	462c      	mov	r4, r5
 800743c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007440:	3601      	adds	r6, #1
 8007442:	f8c3 8014 	str.w	r8, [r3, #20]
 8007446:	6126      	str	r6, [r4, #16]
 8007448:	4620      	mov	r0, r4
 800744a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800744e:	bf00      	nop
 8007450:	0800879b 	.word	0x0800879b
 8007454:	080087ac 	.word	0x080087ac

08007458 <__hi0bits>:
 8007458:	0c03      	lsrs	r3, r0, #16
 800745a:	041b      	lsls	r3, r3, #16
 800745c:	b9d3      	cbnz	r3, 8007494 <__hi0bits+0x3c>
 800745e:	0400      	lsls	r0, r0, #16
 8007460:	2310      	movs	r3, #16
 8007462:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007466:	bf04      	itt	eq
 8007468:	0200      	lsleq	r0, r0, #8
 800746a:	3308      	addeq	r3, #8
 800746c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007470:	bf04      	itt	eq
 8007472:	0100      	lsleq	r0, r0, #4
 8007474:	3304      	addeq	r3, #4
 8007476:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800747a:	bf04      	itt	eq
 800747c:	0080      	lsleq	r0, r0, #2
 800747e:	3302      	addeq	r3, #2
 8007480:	2800      	cmp	r0, #0
 8007482:	db05      	blt.n	8007490 <__hi0bits+0x38>
 8007484:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007488:	f103 0301 	add.w	r3, r3, #1
 800748c:	bf08      	it	eq
 800748e:	2320      	moveq	r3, #32
 8007490:	4618      	mov	r0, r3
 8007492:	4770      	bx	lr
 8007494:	2300      	movs	r3, #0
 8007496:	e7e4      	b.n	8007462 <__hi0bits+0xa>

08007498 <__lo0bits>:
 8007498:	6803      	ldr	r3, [r0, #0]
 800749a:	f013 0207 	ands.w	r2, r3, #7
 800749e:	4601      	mov	r1, r0
 80074a0:	d00b      	beq.n	80074ba <__lo0bits+0x22>
 80074a2:	07da      	lsls	r2, r3, #31
 80074a4:	d424      	bmi.n	80074f0 <__lo0bits+0x58>
 80074a6:	0798      	lsls	r0, r3, #30
 80074a8:	bf49      	itett	mi
 80074aa:	085b      	lsrmi	r3, r3, #1
 80074ac:	089b      	lsrpl	r3, r3, #2
 80074ae:	2001      	movmi	r0, #1
 80074b0:	600b      	strmi	r3, [r1, #0]
 80074b2:	bf5c      	itt	pl
 80074b4:	600b      	strpl	r3, [r1, #0]
 80074b6:	2002      	movpl	r0, #2
 80074b8:	4770      	bx	lr
 80074ba:	b298      	uxth	r0, r3
 80074bc:	b9b0      	cbnz	r0, 80074ec <__lo0bits+0x54>
 80074be:	0c1b      	lsrs	r3, r3, #16
 80074c0:	2010      	movs	r0, #16
 80074c2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80074c6:	bf04      	itt	eq
 80074c8:	0a1b      	lsreq	r3, r3, #8
 80074ca:	3008      	addeq	r0, #8
 80074cc:	071a      	lsls	r2, r3, #28
 80074ce:	bf04      	itt	eq
 80074d0:	091b      	lsreq	r3, r3, #4
 80074d2:	3004      	addeq	r0, #4
 80074d4:	079a      	lsls	r2, r3, #30
 80074d6:	bf04      	itt	eq
 80074d8:	089b      	lsreq	r3, r3, #2
 80074da:	3002      	addeq	r0, #2
 80074dc:	07da      	lsls	r2, r3, #31
 80074de:	d403      	bmi.n	80074e8 <__lo0bits+0x50>
 80074e0:	085b      	lsrs	r3, r3, #1
 80074e2:	f100 0001 	add.w	r0, r0, #1
 80074e6:	d005      	beq.n	80074f4 <__lo0bits+0x5c>
 80074e8:	600b      	str	r3, [r1, #0]
 80074ea:	4770      	bx	lr
 80074ec:	4610      	mov	r0, r2
 80074ee:	e7e8      	b.n	80074c2 <__lo0bits+0x2a>
 80074f0:	2000      	movs	r0, #0
 80074f2:	4770      	bx	lr
 80074f4:	2020      	movs	r0, #32
 80074f6:	4770      	bx	lr

080074f8 <__i2b>:
 80074f8:	b510      	push	{r4, lr}
 80074fa:	460c      	mov	r4, r1
 80074fc:	2101      	movs	r1, #1
 80074fe:	f7ff feff 	bl	8007300 <_Balloc>
 8007502:	4602      	mov	r2, r0
 8007504:	b928      	cbnz	r0, 8007512 <__i2b+0x1a>
 8007506:	4b05      	ldr	r3, [pc, #20]	; (800751c <__i2b+0x24>)
 8007508:	4805      	ldr	r0, [pc, #20]	; (8007520 <__i2b+0x28>)
 800750a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800750e:	f000 fb3f 	bl	8007b90 <__assert_func>
 8007512:	2301      	movs	r3, #1
 8007514:	6144      	str	r4, [r0, #20]
 8007516:	6103      	str	r3, [r0, #16]
 8007518:	bd10      	pop	{r4, pc}
 800751a:	bf00      	nop
 800751c:	0800879b 	.word	0x0800879b
 8007520:	080087ac 	.word	0x080087ac

08007524 <__multiply>:
 8007524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007528:	4614      	mov	r4, r2
 800752a:	690a      	ldr	r2, [r1, #16]
 800752c:	6923      	ldr	r3, [r4, #16]
 800752e:	429a      	cmp	r2, r3
 8007530:	bfb8      	it	lt
 8007532:	460b      	movlt	r3, r1
 8007534:	460d      	mov	r5, r1
 8007536:	bfbc      	itt	lt
 8007538:	4625      	movlt	r5, r4
 800753a:	461c      	movlt	r4, r3
 800753c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007540:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007544:	68ab      	ldr	r3, [r5, #8]
 8007546:	6869      	ldr	r1, [r5, #4]
 8007548:	eb0a 0709 	add.w	r7, sl, r9
 800754c:	42bb      	cmp	r3, r7
 800754e:	b085      	sub	sp, #20
 8007550:	bfb8      	it	lt
 8007552:	3101      	addlt	r1, #1
 8007554:	f7ff fed4 	bl	8007300 <_Balloc>
 8007558:	b930      	cbnz	r0, 8007568 <__multiply+0x44>
 800755a:	4602      	mov	r2, r0
 800755c:	4b42      	ldr	r3, [pc, #264]	; (8007668 <__multiply+0x144>)
 800755e:	4843      	ldr	r0, [pc, #268]	; (800766c <__multiply+0x148>)
 8007560:	f240 115d 	movw	r1, #349	; 0x15d
 8007564:	f000 fb14 	bl	8007b90 <__assert_func>
 8007568:	f100 0614 	add.w	r6, r0, #20
 800756c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007570:	4633      	mov	r3, r6
 8007572:	2200      	movs	r2, #0
 8007574:	4543      	cmp	r3, r8
 8007576:	d31e      	bcc.n	80075b6 <__multiply+0x92>
 8007578:	f105 0c14 	add.w	ip, r5, #20
 800757c:	f104 0314 	add.w	r3, r4, #20
 8007580:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007584:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007588:	9202      	str	r2, [sp, #8]
 800758a:	ebac 0205 	sub.w	r2, ip, r5
 800758e:	3a15      	subs	r2, #21
 8007590:	f022 0203 	bic.w	r2, r2, #3
 8007594:	3204      	adds	r2, #4
 8007596:	f105 0115 	add.w	r1, r5, #21
 800759a:	458c      	cmp	ip, r1
 800759c:	bf38      	it	cc
 800759e:	2204      	movcc	r2, #4
 80075a0:	9201      	str	r2, [sp, #4]
 80075a2:	9a02      	ldr	r2, [sp, #8]
 80075a4:	9303      	str	r3, [sp, #12]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d808      	bhi.n	80075bc <__multiply+0x98>
 80075aa:	2f00      	cmp	r7, #0
 80075ac:	dc55      	bgt.n	800765a <__multiply+0x136>
 80075ae:	6107      	str	r7, [r0, #16]
 80075b0:	b005      	add	sp, #20
 80075b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b6:	f843 2b04 	str.w	r2, [r3], #4
 80075ba:	e7db      	b.n	8007574 <__multiply+0x50>
 80075bc:	f8b3 a000 	ldrh.w	sl, [r3]
 80075c0:	f1ba 0f00 	cmp.w	sl, #0
 80075c4:	d020      	beq.n	8007608 <__multiply+0xe4>
 80075c6:	f105 0e14 	add.w	lr, r5, #20
 80075ca:	46b1      	mov	r9, r6
 80075cc:	2200      	movs	r2, #0
 80075ce:	f85e 4b04 	ldr.w	r4, [lr], #4
 80075d2:	f8d9 b000 	ldr.w	fp, [r9]
 80075d6:	b2a1      	uxth	r1, r4
 80075d8:	fa1f fb8b 	uxth.w	fp, fp
 80075dc:	fb0a b101 	mla	r1, sl, r1, fp
 80075e0:	4411      	add	r1, r2
 80075e2:	f8d9 2000 	ldr.w	r2, [r9]
 80075e6:	0c24      	lsrs	r4, r4, #16
 80075e8:	0c12      	lsrs	r2, r2, #16
 80075ea:	fb0a 2404 	mla	r4, sl, r4, r2
 80075ee:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80075f2:	b289      	uxth	r1, r1
 80075f4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80075f8:	45f4      	cmp	ip, lr
 80075fa:	f849 1b04 	str.w	r1, [r9], #4
 80075fe:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007602:	d8e4      	bhi.n	80075ce <__multiply+0xaa>
 8007604:	9901      	ldr	r1, [sp, #4]
 8007606:	5072      	str	r2, [r6, r1]
 8007608:	9a03      	ldr	r2, [sp, #12]
 800760a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800760e:	3304      	adds	r3, #4
 8007610:	f1b9 0f00 	cmp.w	r9, #0
 8007614:	d01f      	beq.n	8007656 <__multiply+0x132>
 8007616:	6834      	ldr	r4, [r6, #0]
 8007618:	f105 0114 	add.w	r1, r5, #20
 800761c:	46b6      	mov	lr, r6
 800761e:	f04f 0a00 	mov.w	sl, #0
 8007622:	880a      	ldrh	r2, [r1, #0]
 8007624:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007628:	fb09 b202 	mla	r2, r9, r2, fp
 800762c:	4492      	add	sl, r2
 800762e:	b2a4      	uxth	r4, r4
 8007630:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007634:	f84e 4b04 	str.w	r4, [lr], #4
 8007638:	f851 4b04 	ldr.w	r4, [r1], #4
 800763c:	f8be 2000 	ldrh.w	r2, [lr]
 8007640:	0c24      	lsrs	r4, r4, #16
 8007642:	fb09 2404 	mla	r4, r9, r4, r2
 8007646:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800764a:	458c      	cmp	ip, r1
 800764c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007650:	d8e7      	bhi.n	8007622 <__multiply+0xfe>
 8007652:	9a01      	ldr	r2, [sp, #4]
 8007654:	50b4      	str	r4, [r6, r2]
 8007656:	3604      	adds	r6, #4
 8007658:	e7a3      	b.n	80075a2 <__multiply+0x7e>
 800765a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800765e:	2b00      	cmp	r3, #0
 8007660:	d1a5      	bne.n	80075ae <__multiply+0x8a>
 8007662:	3f01      	subs	r7, #1
 8007664:	e7a1      	b.n	80075aa <__multiply+0x86>
 8007666:	bf00      	nop
 8007668:	0800879b 	.word	0x0800879b
 800766c:	080087ac 	.word	0x080087ac

08007670 <__pow5mult>:
 8007670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007674:	4615      	mov	r5, r2
 8007676:	f012 0203 	ands.w	r2, r2, #3
 800767a:	4606      	mov	r6, r0
 800767c:	460f      	mov	r7, r1
 800767e:	d007      	beq.n	8007690 <__pow5mult+0x20>
 8007680:	4c25      	ldr	r4, [pc, #148]	; (8007718 <__pow5mult+0xa8>)
 8007682:	3a01      	subs	r2, #1
 8007684:	2300      	movs	r3, #0
 8007686:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800768a:	f7ff fe9b 	bl	80073c4 <__multadd>
 800768e:	4607      	mov	r7, r0
 8007690:	10ad      	asrs	r5, r5, #2
 8007692:	d03d      	beq.n	8007710 <__pow5mult+0xa0>
 8007694:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007696:	b97c      	cbnz	r4, 80076b8 <__pow5mult+0x48>
 8007698:	2010      	movs	r0, #16
 800769a:	f7ff fe1b 	bl	80072d4 <malloc>
 800769e:	4602      	mov	r2, r0
 80076a0:	6270      	str	r0, [r6, #36]	; 0x24
 80076a2:	b928      	cbnz	r0, 80076b0 <__pow5mult+0x40>
 80076a4:	4b1d      	ldr	r3, [pc, #116]	; (800771c <__pow5mult+0xac>)
 80076a6:	481e      	ldr	r0, [pc, #120]	; (8007720 <__pow5mult+0xb0>)
 80076a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80076ac:	f000 fa70 	bl	8007b90 <__assert_func>
 80076b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80076b4:	6004      	str	r4, [r0, #0]
 80076b6:	60c4      	str	r4, [r0, #12]
 80076b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80076bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80076c0:	b94c      	cbnz	r4, 80076d6 <__pow5mult+0x66>
 80076c2:	f240 2171 	movw	r1, #625	; 0x271
 80076c6:	4630      	mov	r0, r6
 80076c8:	f7ff ff16 	bl	80074f8 <__i2b>
 80076cc:	2300      	movs	r3, #0
 80076ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80076d2:	4604      	mov	r4, r0
 80076d4:	6003      	str	r3, [r0, #0]
 80076d6:	f04f 0900 	mov.w	r9, #0
 80076da:	07eb      	lsls	r3, r5, #31
 80076dc:	d50a      	bpl.n	80076f4 <__pow5mult+0x84>
 80076de:	4639      	mov	r1, r7
 80076e0:	4622      	mov	r2, r4
 80076e2:	4630      	mov	r0, r6
 80076e4:	f7ff ff1e 	bl	8007524 <__multiply>
 80076e8:	4639      	mov	r1, r7
 80076ea:	4680      	mov	r8, r0
 80076ec:	4630      	mov	r0, r6
 80076ee:	f7ff fe47 	bl	8007380 <_Bfree>
 80076f2:	4647      	mov	r7, r8
 80076f4:	106d      	asrs	r5, r5, #1
 80076f6:	d00b      	beq.n	8007710 <__pow5mult+0xa0>
 80076f8:	6820      	ldr	r0, [r4, #0]
 80076fa:	b938      	cbnz	r0, 800770c <__pow5mult+0x9c>
 80076fc:	4622      	mov	r2, r4
 80076fe:	4621      	mov	r1, r4
 8007700:	4630      	mov	r0, r6
 8007702:	f7ff ff0f 	bl	8007524 <__multiply>
 8007706:	6020      	str	r0, [r4, #0]
 8007708:	f8c0 9000 	str.w	r9, [r0]
 800770c:	4604      	mov	r4, r0
 800770e:	e7e4      	b.n	80076da <__pow5mult+0x6a>
 8007710:	4638      	mov	r0, r7
 8007712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007716:	bf00      	nop
 8007718:	08008900 	.word	0x08008900
 800771c:	08008725 	.word	0x08008725
 8007720:	080087ac 	.word	0x080087ac

08007724 <__lshift>:
 8007724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007728:	460c      	mov	r4, r1
 800772a:	6849      	ldr	r1, [r1, #4]
 800772c:	6923      	ldr	r3, [r4, #16]
 800772e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007732:	68a3      	ldr	r3, [r4, #8]
 8007734:	4607      	mov	r7, r0
 8007736:	4691      	mov	r9, r2
 8007738:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800773c:	f108 0601 	add.w	r6, r8, #1
 8007740:	42b3      	cmp	r3, r6
 8007742:	db0b      	blt.n	800775c <__lshift+0x38>
 8007744:	4638      	mov	r0, r7
 8007746:	f7ff fddb 	bl	8007300 <_Balloc>
 800774a:	4605      	mov	r5, r0
 800774c:	b948      	cbnz	r0, 8007762 <__lshift+0x3e>
 800774e:	4602      	mov	r2, r0
 8007750:	4b28      	ldr	r3, [pc, #160]	; (80077f4 <__lshift+0xd0>)
 8007752:	4829      	ldr	r0, [pc, #164]	; (80077f8 <__lshift+0xd4>)
 8007754:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007758:	f000 fa1a 	bl	8007b90 <__assert_func>
 800775c:	3101      	adds	r1, #1
 800775e:	005b      	lsls	r3, r3, #1
 8007760:	e7ee      	b.n	8007740 <__lshift+0x1c>
 8007762:	2300      	movs	r3, #0
 8007764:	f100 0114 	add.w	r1, r0, #20
 8007768:	f100 0210 	add.w	r2, r0, #16
 800776c:	4618      	mov	r0, r3
 800776e:	4553      	cmp	r3, sl
 8007770:	db33      	blt.n	80077da <__lshift+0xb6>
 8007772:	6920      	ldr	r0, [r4, #16]
 8007774:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007778:	f104 0314 	add.w	r3, r4, #20
 800777c:	f019 091f 	ands.w	r9, r9, #31
 8007780:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007784:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007788:	d02b      	beq.n	80077e2 <__lshift+0xbe>
 800778a:	f1c9 0e20 	rsb	lr, r9, #32
 800778e:	468a      	mov	sl, r1
 8007790:	2200      	movs	r2, #0
 8007792:	6818      	ldr	r0, [r3, #0]
 8007794:	fa00 f009 	lsl.w	r0, r0, r9
 8007798:	4302      	orrs	r2, r0
 800779a:	f84a 2b04 	str.w	r2, [sl], #4
 800779e:	f853 2b04 	ldr.w	r2, [r3], #4
 80077a2:	459c      	cmp	ip, r3
 80077a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80077a8:	d8f3      	bhi.n	8007792 <__lshift+0x6e>
 80077aa:	ebac 0304 	sub.w	r3, ip, r4
 80077ae:	3b15      	subs	r3, #21
 80077b0:	f023 0303 	bic.w	r3, r3, #3
 80077b4:	3304      	adds	r3, #4
 80077b6:	f104 0015 	add.w	r0, r4, #21
 80077ba:	4584      	cmp	ip, r0
 80077bc:	bf38      	it	cc
 80077be:	2304      	movcc	r3, #4
 80077c0:	50ca      	str	r2, [r1, r3]
 80077c2:	b10a      	cbz	r2, 80077c8 <__lshift+0xa4>
 80077c4:	f108 0602 	add.w	r6, r8, #2
 80077c8:	3e01      	subs	r6, #1
 80077ca:	4638      	mov	r0, r7
 80077cc:	612e      	str	r6, [r5, #16]
 80077ce:	4621      	mov	r1, r4
 80077d0:	f7ff fdd6 	bl	8007380 <_Bfree>
 80077d4:	4628      	mov	r0, r5
 80077d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077da:	f842 0f04 	str.w	r0, [r2, #4]!
 80077de:	3301      	adds	r3, #1
 80077e0:	e7c5      	b.n	800776e <__lshift+0x4a>
 80077e2:	3904      	subs	r1, #4
 80077e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80077e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80077ec:	459c      	cmp	ip, r3
 80077ee:	d8f9      	bhi.n	80077e4 <__lshift+0xc0>
 80077f0:	e7ea      	b.n	80077c8 <__lshift+0xa4>
 80077f2:	bf00      	nop
 80077f4:	0800879b 	.word	0x0800879b
 80077f8:	080087ac 	.word	0x080087ac

080077fc <__mcmp>:
 80077fc:	b530      	push	{r4, r5, lr}
 80077fe:	6902      	ldr	r2, [r0, #16]
 8007800:	690c      	ldr	r4, [r1, #16]
 8007802:	1b12      	subs	r2, r2, r4
 8007804:	d10e      	bne.n	8007824 <__mcmp+0x28>
 8007806:	f100 0314 	add.w	r3, r0, #20
 800780a:	3114      	adds	r1, #20
 800780c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007810:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007814:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007818:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800781c:	42a5      	cmp	r5, r4
 800781e:	d003      	beq.n	8007828 <__mcmp+0x2c>
 8007820:	d305      	bcc.n	800782e <__mcmp+0x32>
 8007822:	2201      	movs	r2, #1
 8007824:	4610      	mov	r0, r2
 8007826:	bd30      	pop	{r4, r5, pc}
 8007828:	4283      	cmp	r3, r0
 800782a:	d3f3      	bcc.n	8007814 <__mcmp+0x18>
 800782c:	e7fa      	b.n	8007824 <__mcmp+0x28>
 800782e:	f04f 32ff 	mov.w	r2, #4294967295
 8007832:	e7f7      	b.n	8007824 <__mcmp+0x28>

08007834 <__mdiff>:
 8007834:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007838:	460c      	mov	r4, r1
 800783a:	4606      	mov	r6, r0
 800783c:	4611      	mov	r1, r2
 800783e:	4620      	mov	r0, r4
 8007840:	4617      	mov	r7, r2
 8007842:	f7ff ffdb 	bl	80077fc <__mcmp>
 8007846:	1e05      	subs	r5, r0, #0
 8007848:	d110      	bne.n	800786c <__mdiff+0x38>
 800784a:	4629      	mov	r1, r5
 800784c:	4630      	mov	r0, r6
 800784e:	f7ff fd57 	bl	8007300 <_Balloc>
 8007852:	b930      	cbnz	r0, 8007862 <__mdiff+0x2e>
 8007854:	4b39      	ldr	r3, [pc, #228]	; (800793c <__mdiff+0x108>)
 8007856:	4602      	mov	r2, r0
 8007858:	f240 2132 	movw	r1, #562	; 0x232
 800785c:	4838      	ldr	r0, [pc, #224]	; (8007940 <__mdiff+0x10c>)
 800785e:	f000 f997 	bl	8007b90 <__assert_func>
 8007862:	2301      	movs	r3, #1
 8007864:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007868:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800786c:	bfa4      	itt	ge
 800786e:	463b      	movge	r3, r7
 8007870:	4627      	movge	r7, r4
 8007872:	4630      	mov	r0, r6
 8007874:	6879      	ldr	r1, [r7, #4]
 8007876:	bfa6      	itte	ge
 8007878:	461c      	movge	r4, r3
 800787a:	2500      	movge	r5, #0
 800787c:	2501      	movlt	r5, #1
 800787e:	f7ff fd3f 	bl	8007300 <_Balloc>
 8007882:	b920      	cbnz	r0, 800788e <__mdiff+0x5a>
 8007884:	4b2d      	ldr	r3, [pc, #180]	; (800793c <__mdiff+0x108>)
 8007886:	4602      	mov	r2, r0
 8007888:	f44f 7110 	mov.w	r1, #576	; 0x240
 800788c:	e7e6      	b.n	800785c <__mdiff+0x28>
 800788e:	693e      	ldr	r6, [r7, #16]
 8007890:	60c5      	str	r5, [r0, #12]
 8007892:	6925      	ldr	r5, [r4, #16]
 8007894:	f107 0114 	add.w	r1, r7, #20
 8007898:	f104 0914 	add.w	r9, r4, #20
 800789c:	f100 0e14 	add.w	lr, r0, #20
 80078a0:	f107 0210 	add.w	r2, r7, #16
 80078a4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80078a8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80078ac:	46f2      	mov	sl, lr
 80078ae:	2700      	movs	r7, #0
 80078b0:	f859 3b04 	ldr.w	r3, [r9], #4
 80078b4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80078b8:	fa1f f883 	uxth.w	r8, r3
 80078bc:	fa17 f78b 	uxtah	r7, r7, fp
 80078c0:	0c1b      	lsrs	r3, r3, #16
 80078c2:	eba7 0808 	sub.w	r8, r7, r8
 80078c6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80078ca:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80078ce:	fa1f f888 	uxth.w	r8, r8
 80078d2:	141f      	asrs	r7, r3, #16
 80078d4:	454d      	cmp	r5, r9
 80078d6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80078da:	f84a 3b04 	str.w	r3, [sl], #4
 80078de:	d8e7      	bhi.n	80078b0 <__mdiff+0x7c>
 80078e0:	1b2b      	subs	r3, r5, r4
 80078e2:	3b15      	subs	r3, #21
 80078e4:	f023 0303 	bic.w	r3, r3, #3
 80078e8:	3304      	adds	r3, #4
 80078ea:	3415      	adds	r4, #21
 80078ec:	42a5      	cmp	r5, r4
 80078ee:	bf38      	it	cc
 80078f0:	2304      	movcc	r3, #4
 80078f2:	4419      	add	r1, r3
 80078f4:	4473      	add	r3, lr
 80078f6:	469e      	mov	lr, r3
 80078f8:	460d      	mov	r5, r1
 80078fa:	4565      	cmp	r5, ip
 80078fc:	d30e      	bcc.n	800791c <__mdiff+0xe8>
 80078fe:	f10c 0203 	add.w	r2, ip, #3
 8007902:	1a52      	subs	r2, r2, r1
 8007904:	f022 0203 	bic.w	r2, r2, #3
 8007908:	3903      	subs	r1, #3
 800790a:	458c      	cmp	ip, r1
 800790c:	bf38      	it	cc
 800790e:	2200      	movcc	r2, #0
 8007910:	441a      	add	r2, r3
 8007912:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007916:	b17b      	cbz	r3, 8007938 <__mdiff+0x104>
 8007918:	6106      	str	r6, [r0, #16]
 800791a:	e7a5      	b.n	8007868 <__mdiff+0x34>
 800791c:	f855 8b04 	ldr.w	r8, [r5], #4
 8007920:	fa17 f488 	uxtah	r4, r7, r8
 8007924:	1422      	asrs	r2, r4, #16
 8007926:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800792a:	b2a4      	uxth	r4, r4
 800792c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007930:	f84e 4b04 	str.w	r4, [lr], #4
 8007934:	1417      	asrs	r7, r2, #16
 8007936:	e7e0      	b.n	80078fa <__mdiff+0xc6>
 8007938:	3e01      	subs	r6, #1
 800793a:	e7ea      	b.n	8007912 <__mdiff+0xde>
 800793c:	0800879b 	.word	0x0800879b
 8007940:	080087ac 	.word	0x080087ac

08007944 <__d2b>:
 8007944:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007948:	4689      	mov	r9, r1
 800794a:	2101      	movs	r1, #1
 800794c:	ec57 6b10 	vmov	r6, r7, d0
 8007950:	4690      	mov	r8, r2
 8007952:	f7ff fcd5 	bl	8007300 <_Balloc>
 8007956:	4604      	mov	r4, r0
 8007958:	b930      	cbnz	r0, 8007968 <__d2b+0x24>
 800795a:	4602      	mov	r2, r0
 800795c:	4b25      	ldr	r3, [pc, #148]	; (80079f4 <__d2b+0xb0>)
 800795e:	4826      	ldr	r0, [pc, #152]	; (80079f8 <__d2b+0xb4>)
 8007960:	f240 310a 	movw	r1, #778	; 0x30a
 8007964:	f000 f914 	bl	8007b90 <__assert_func>
 8007968:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800796c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007970:	bb35      	cbnz	r5, 80079c0 <__d2b+0x7c>
 8007972:	2e00      	cmp	r6, #0
 8007974:	9301      	str	r3, [sp, #4]
 8007976:	d028      	beq.n	80079ca <__d2b+0x86>
 8007978:	4668      	mov	r0, sp
 800797a:	9600      	str	r6, [sp, #0]
 800797c:	f7ff fd8c 	bl	8007498 <__lo0bits>
 8007980:	9900      	ldr	r1, [sp, #0]
 8007982:	b300      	cbz	r0, 80079c6 <__d2b+0x82>
 8007984:	9a01      	ldr	r2, [sp, #4]
 8007986:	f1c0 0320 	rsb	r3, r0, #32
 800798a:	fa02 f303 	lsl.w	r3, r2, r3
 800798e:	430b      	orrs	r3, r1
 8007990:	40c2      	lsrs	r2, r0
 8007992:	6163      	str	r3, [r4, #20]
 8007994:	9201      	str	r2, [sp, #4]
 8007996:	9b01      	ldr	r3, [sp, #4]
 8007998:	61a3      	str	r3, [r4, #24]
 800799a:	2b00      	cmp	r3, #0
 800799c:	bf14      	ite	ne
 800799e:	2202      	movne	r2, #2
 80079a0:	2201      	moveq	r2, #1
 80079a2:	6122      	str	r2, [r4, #16]
 80079a4:	b1d5      	cbz	r5, 80079dc <__d2b+0x98>
 80079a6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80079aa:	4405      	add	r5, r0
 80079ac:	f8c9 5000 	str.w	r5, [r9]
 80079b0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80079b4:	f8c8 0000 	str.w	r0, [r8]
 80079b8:	4620      	mov	r0, r4
 80079ba:	b003      	add	sp, #12
 80079bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80079c4:	e7d5      	b.n	8007972 <__d2b+0x2e>
 80079c6:	6161      	str	r1, [r4, #20]
 80079c8:	e7e5      	b.n	8007996 <__d2b+0x52>
 80079ca:	a801      	add	r0, sp, #4
 80079cc:	f7ff fd64 	bl	8007498 <__lo0bits>
 80079d0:	9b01      	ldr	r3, [sp, #4]
 80079d2:	6163      	str	r3, [r4, #20]
 80079d4:	2201      	movs	r2, #1
 80079d6:	6122      	str	r2, [r4, #16]
 80079d8:	3020      	adds	r0, #32
 80079da:	e7e3      	b.n	80079a4 <__d2b+0x60>
 80079dc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80079e0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80079e4:	f8c9 0000 	str.w	r0, [r9]
 80079e8:	6918      	ldr	r0, [r3, #16]
 80079ea:	f7ff fd35 	bl	8007458 <__hi0bits>
 80079ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80079f2:	e7df      	b.n	80079b4 <__d2b+0x70>
 80079f4:	0800879b 	.word	0x0800879b
 80079f8:	080087ac 	.word	0x080087ac

080079fc <_calloc_r>:
 80079fc:	b513      	push	{r0, r1, r4, lr}
 80079fe:	434a      	muls	r2, r1
 8007a00:	4611      	mov	r1, r2
 8007a02:	9201      	str	r2, [sp, #4]
 8007a04:	f000 f85a 	bl	8007abc <_malloc_r>
 8007a08:	4604      	mov	r4, r0
 8007a0a:	b118      	cbz	r0, 8007a14 <_calloc_r+0x18>
 8007a0c:	9a01      	ldr	r2, [sp, #4]
 8007a0e:	2100      	movs	r1, #0
 8007a10:	f7fe fa02 	bl	8005e18 <memset>
 8007a14:	4620      	mov	r0, r4
 8007a16:	b002      	add	sp, #8
 8007a18:	bd10      	pop	{r4, pc}
	...

08007a1c <_free_r>:
 8007a1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a1e:	2900      	cmp	r1, #0
 8007a20:	d048      	beq.n	8007ab4 <_free_r+0x98>
 8007a22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a26:	9001      	str	r0, [sp, #4]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	f1a1 0404 	sub.w	r4, r1, #4
 8007a2e:	bfb8      	it	lt
 8007a30:	18e4      	addlt	r4, r4, r3
 8007a32:	f000 f8ef 	bl	8007c14 <__malloc_lock>
 8007a36:	4a20      	ldr	r2, [pc, #128]	; (8007ab8 <_free_r+0x9c>)
 8007a38:	9801      	ldr	r0, [sp, #4]
 8007a3a:	6813      	ldr	r3, [r2, #0]
 8007a3c:	4615      	mov	r5, r2
 8007a3e:	b933      	cbnz	r3, 8007a4e <_free_r+0x32>
 8007a40:	6063      	str	r3, [r4, #4]
 8007a42:	6014      	str	r4, [r2, #0]
 8007a44:	b003      	add	sp, #12
 8007a46:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a4a:	f000 b8e9 	b.w	8007c20 <__malloc_unlock>
 8007a4e:	42a3      	cmp	r3, r4
 8007a50:	d90b      	bls.n	8007a6a <_free_r+0x4e>
 8007a52:	6821      	ldr	r1, [r4, #0]
 8007a54:	1862      	adds	r2, r4, r1
 8007a56:	4293      	cmp	r3, r2
 8007a58:	bf04      	itt	eq
 8007a5a:	681a      	ldreq	r2, [r3, #0]
 8007a5c:	685b      	ldreq	r3, [r3, #4]
 8007a5e:	6063      	str	r3, [r4, #4]
 8007a60:	bf04      	itt	eq
 8007a62:	1852      	addeq	r2, r2, r1
 8007a64:	6022      	streq	r2, [r4, #0]
 8007a66:	602c      	str	r4, [r5, #0]
 8007a68:	e7ec      	b.n	8007a44 <_free_r+0x28>
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	b10b      	cbz	r3, 8007a74 <_free_r+0x58>
 8007a70:	42a3      	cmp	r3, r4
 8007a72:	d9fa      	bls.n	8007a6a <_free_r+0x4e>
 8007a74:	6811      	ldr	r1, [r2, #0]
 8007a76:	1855      	adds	r5, r2, r1
 8007a78:	42a5      	cmp	r5, r4
 8007a7a:	d10b      	bne.n	8007a94 <_free_r+0x78>
 8007a7c:	6824      	ldr	r4, [r4, #0]
 8007a7e:	4421      	add	r1, r4
 8007a80:	1854      	adds	r4, r2, r1
 8007a82:	42a3      	cmp	r3, r4
 8007a84:	6011      	str	r1, [r2, #0]
 8007a86:	d1dd      	bne.n	8007a44 <_free_r+0x28>
 8007a88:	681c      	ldr	r4, [r3, #0]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	6053      	str	r3, [r2, #4]
 8007a8e:	4421      	add	r1, r4
 8007a90:	6011      	str	r1, [r2, #0]
 8007a92:	e7d7      	b.n	8007a44 <_free_r+0x28>
 8007a94:	d902      	bls.n	8007a9c <_free_r+0x80>
 8007a96:	230c      	movs	r3, #12
 8007a98:	6003      	str	r3, [r0, #0]
 8007a9a:	e7d3      	b.n	8007a44 <_free_r+0x28>
 8007a9c:	6825      	ldr	r5, [r4, #0]
 8007a9e:	1961      	adds	r1, r4, r5
 8007aa0:	428b      	cmp	r3, r1
 8007aa2:	bf04      	itt	eq
 8007aa4:	6819      	ldreq	r1, [r3, #0]
 8007aa6:	685b      	ldreq	r3, [r3, #4]
 8007aa8:	6063      	str	r3, [r4, #4]
 8007aaa:	bf04      	itt	eq
 8007aac:	1949      	addeq	r1, r1, r5
 8007aae:	6021      	streq	r1, [r4, #0]
 8007ab0:	6054      	str	r4, [r2, #4]
 8007ab2:	e7c7      	b.n	8007a44 <_free_r+0x28>
 8007ab4:	b003      	add	sp, #12
 8007ab6:	bd30      	pop	{r4, r5, pc}
 8007ab8:	200001fc 	.word	0x200001fc

08007abc <_malloc_r>:
 8007abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007abe:	1ccd      	adds	r5, r1, #3
 8007ac0:	f025 0503 	bic.w	r5, r5, #3
 8007ac4:	3508      	adds	r5, #8
 8007ac6:	2d0c      	cmp	r5, #12
 8007ac8:	bf38      	it	cc
 8007aca:	250c      	movcc	r5, #12
 8007acc:	2d00      	cmp	r5, #0
 8007ace:	4606      	mov	r6, r0
 8007ad0:	db01      	blt.n	8007ad6 <_malloc_r+0x1a>
 8007ad2:	42a9      	cmp	r1, r5
 8007ad4:	d903      	bls.n	8007ade <_malloc_r+0x22>
 8007ad6:	230c      	movs	r3, #12
 8007ad8:	6033      	str	r3, [r6, #0]
 8007ada:	2000      	movs	r0, #0
 8007adc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ade:	f000 f899 	bl	8007c14 <__malloc_lock>
 8007ae2:	4921      	ldr	r1, [pc, #132]	; (8007b68 <_malloc_r+0xac>)
 8007ae4:	680a      	ldr	r2, [r1, #0]
 8007ae6:	4614      	mov	r4, r2
 8007ae8:	b99c      	cbnz	r4, 8007b12 <_malloc_r+0x56>
 8007aea:	4f20      	ldr	r7, [pc, #128]	; (8007b6c <_malloc_r+0xb0>)
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	b923      	cbnz	r3, 8007afa <_malloc_r+0x3e>
 8007af0:	4621      	mov	r1, r4
 8007af2:	4630      	mov	r0, r6
 8007af4:	f000 f83c 	bl	8007b70 <_sbrk_r>
 8007af8:	6038      	str	r0, [r7, #0]
 8007afa:	4629      	mov	r1, r5
 8007afc:	4630      	mov	r0, r6
 8007afe:	f000 f837 	bl	8007b70 <_sbrk_r>
 8007b02:	1c43      	adds	r3, r0, #1
 8007b04:	d123      	bne.n	8007b4e <_malloc_r+0x92>
 8007b06:	230c      	movs	r3, #12
 8007b08:	6033      	str	r3, [r6, #0]
 8007b0a:	4630      	mov	r0, r6
 8007b0c:	f000 f888 	bl	8007c20 <__malloc_unlock>
 8007b10:	e7e3      	b.n	8007ada <_malloc_r+0x1e>
 8007b12:	6823      	ldr	r3, [r4, #0]
 8007b14:	1b5b      	subs	r3, r3, r5
 8007b16:	d417      	bmi.n	8007b48 <_malloc_r+0x8c>
 8007b18:	2b0b      	cmp	r3, #11
 8007b1a:	d903      	bls.n	8007b24 <_malloc_r+0x68>
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	441c      	add	r4, r3
 8007b20:	6025      	str	r5, [r4, #0]
 8007b22:	e004      	b.n	8007b2e <_malloc_r+0x72>
 8007b24:	6863      	ldr	r3, [r4, #4]
 8007b26:	42a2      	cmp	r2, r4
 8007b28:	bf0c      	ite	eq
 8007b2a:	600b      	streq	r3, [r1, #0]
 8007b2c:	6053      	strne	r3, [r2, #4]
 8007b2e:	4630      	mov	r0, r6
 8007b30:	f000 f876 	bl	8007c20 <__malloc_unlock>
 8007b34:	f104 000b 	add.w	r0, r4, #11
 8007b38:	1d23      	adds	r3, r4, #4
 8007b3a:	f020 0007 	bic.w	r0, r0, #7
 8007b3e:	1ac2      	subs	r2, r0, r3
 8007b40:	d0cc      	beq.n	8007adc <_malloc_r+0x20>
 8007b42:	1a1b      	subs	r3, r3, r0
 8007b44:	50a3      	str	r3, [r4, r2]
 8007b46:	e7c9      	b.n	8007adc <_malloc_r+0x20>
 8007b48:	4622      	mov	r2, r4
 8007b4a:	6864      	ldr	r4, [r4, #4]
 8007b4c:	e7cc      	b.n	8007ae8 <_malloc_r+0x2c>
 8007b4e:	1cc4      	adds	r4, r0, #3
 8007b50:	f024 0403 	bic.w	r4, r4, #3
 8007b54:	42a0      	cmp	r0, r4
 8007b56:	d0e3      	beq.n	8007b20 <_malloc_r+0x64>
 8007b58:	1a21      	subs	r1, r4, r0
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	f000 f808 	bl	8007b70 <_sbrk_r>
 8007b60:	3001      	adds	r0, #1
 8007b62:	d1dd      	bne.n	8007b20 <_malloc_r+0x64>
 8007b64:	e7cf      	b.n	8007b06 <_malloc_r+0x4a>
 8007b66:	bf00      	nop
 8007b68:	200001fc 	.word	0x200001fc
 8007b6c:	20000200 	.word	0x20000200

08007b70 <_sbrk_r>:
 8007b70:	b538      	push	{r3, r4, r5, lr}
 8007b72:	4d06      	ldr	r5, [pc, #24]	; (8007b8c <_sbrk_r+0x1c>)
 8007b74:	2300      	movs	r3, #0
 8007b76:	4604      	mov	r4, r0
 8007b78:	4608      	mov	r0, r1
 8007b7a:	602b      	str	r3, [r5, #0]
 8007b7c:	f7f9 f8c8 	bl	8000d10 <_sbrk>
 8007b80:	1c43      	adds	r3, r0, #1
 8007b82:	d102      	bne.n	8007b8a <_sbrk_r+0x1a>
 8007b84:	682b      	ldr	r3, [r5, #0]
 8007b86:	b103      	cbz	r3, 8007b8a <_sbrk_r+0x1a>
 8007b88:	6023      	str	r3, [r4, #0]
 8007b8a:	bd38      	pop	{r3, r4, r5, pc}
 8007b8c:	20000454 	.word	0x20000454

08007b90 <__assert_func>:
 8007b90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b92:	4614      	mov	r4, r2
 8007b94:	461a      	mov	r2, r3
 8007b96:	4b09      	ldr	r3, [pc, #36]	; (8007bbc <__assert_func+0x2c>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4605      	mov	r5, r0
 8007b9c:	68d8      	ldr	r0, [r3, #12]
 8007b9e:	b14c      	cbz	r4, 8007bb4 <__assert_func+0x24>
 8007ba0:	4b07      	ldr	r3, [pc, #28]	; (8007bc0 <__assert_func+0x30>)
 8007ba2:	9100      	str	r1, [sp, #0]
 8007ba4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ba8:	4906      	ldr	r1, [pc, #24]	; (8007bc4 <__assert_func+0x34>)
 8007baa:	462b      	mov	r3, r5
 8007bac:	f000 f80e 	bl	8007bcc <fiprintf>
 8007bb0:	f000 fa64 	bl	800807c <abort>
 8007bb4:	4b04      	ldr	r3, [pc, #16]	; (8007bc8 <__assert_func+0x38>)
 8007bb6:	461c      	mov	r4, r3
 8007bb8:	e7f3      	b.n	8007ba2 <__assert_func+0x12>
 8007bba:	bf00      	nop
 8007bbc:	2000000c 	.word	0x2000000c
 8007bc0:	0800890c 	.word	0x0800890c
 8007bc4:	08008919 	.word	0x08008919
 8007bc8:	08008947 	.word	0x08008947

08007bcc <fiprintf>:
 8007bcc:	b40e      	push	{r1, r2, r3}
 8007bce:	b503      	push	{r0, r1, lr}
 8007bd0:	4601      	mov	r1, r0
 8007bd2:	ab03      	add	r3, sp, #12
 8007bd4:	4805      	ldr	r0, [pc, #20]	; (8007bec <fiprintf+0x20>)
 8007bd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bda:	6800      	ldr	r0, [r0, #0]
 8007bdc:	9301      	str	r3, [sp, #4]
 8007bde:	f000 f84f 	bl	8007c80 <_vfiprintf_r>
 8007be2:	b002      	add	sp, #8
 8007be4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007be8:	b003      	add	sp, #12
 8007bea:	4770      	bx	lr
 8007bec:	2000000c 	.word	0x2000000c

08007bf0 <__ascii_mbtowc>:
 8007bf0:	b082      	sub	sp, #8
 8007bf2:	b901      	cbnz	r1, 8007bf6 <__ascii_mbtowc+0x6>
 8007bf4:	a901      	add	r1, sp, #4
 8007bf6:	b142      	cbz	r2, 8007c0a <__ascii_mbtowc+0x1a>
 8007bf8:	b14b      	cbz	r3, 8007c0e <__ascii_mbtowc+0x1e>
 8007bfa:	7813      	ldrb	r3, [r2, #0]
 8007bfc:	600b      	str	r3, [r1, #0]
 8007bfe:	7812      	ldrb	r2, [r2, #0]
 8007c00:	1e10      	subs	r0, r2, #0
 8007c02:	bf18      	it	ne
 8007c04:	2001      	movne	r0, #1
 8007c06:	b002      	add	sp, #8
 8007c08:	4770      	bx	lr
 8007c0a:	4610      	mov	r0, r2
 8007c0c:	e7fb      	b.n	8007c06 <__ascii_mbtowc+0x16>
 8007c0e:	f06f 0001 	mvn.w	r0, #1
 8007c12:	e7f8      	b.n	8007c06 <__ascii_mbtowc+0x16>

08007c14 <__malloc_lock>:
 8007c14:	4801      	ldr	r0, [pc, #4]	; (8007c1c <__malloc_lock+0x8>)
 8007c16:	f000 bbf1 	b.w	80083fc <__retarget_lock_acquire_recursive>
 8007c1a:	bf00      	nop
 8007c1c:	2000045c 	.word	0x2000045c

08007c20 <__malloc_unlock>:
 8007c20:	4801      	ldr	r0, [pc, #4]	; (8007c28 <__malloc_unlock+0x8>)
 8007c22:	f000 bbec 	b.w	80083fe <__retarget_lock_release_recursive>
 8007c26:	bf00      	nop
 8007c28:	2000045c 	.word	0x2000045c

08007c2c <__sfputc_r>:
 8007c2c:	6893      	ldr	r3, [r2, #8]
 8007c2e:	3b01      	subs	r3, #1
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	b410      	push	{r4}
 8007c34:	6093      	str	r3, [r2, #8]
 8007c36:	da08      	bge.n	8007c4a <__sfputc_r+0x1e>
 8007c38:	6994      	ldr	r4, [r2, #24]
 8007c3a:	42a3      	cmp	r3, r4
 8007c3c:	db01      	blt.n	8007c42 <__sfputc_r+0x16>
 8007c3e:	290a      	cmp	r1, #10
 8007c40:	d103      	bne.n	8007c4a <__sfputc_r+0x1e>
 8007c42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c46:	f000 b94b 	b.w	8007ee0 <__swbuf_r>
 8007c4a:	6813      	ldr	r3, [r2, #0]
 8007c4c:	1c58      	adds	r0, r3, #1
 8007c4e:	6010      	str	r0, [r2, #0]
 8007c50:	7019      	strb	r1, [r3, #0]
 8007c52:	4608      	mov	r0, r1
 8007c54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c58:	4770      	bx	lr

08007c5a <__sfputs_r>:
 8007c5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c5c:	4606      	mov	r6, r0
 8007c5e:	460f      	mov	r7, r1
 8007c60:	4614      	mov	r4, r2
 8007c62:	18d5      	adds	r5, r2, r3
 8007c64:	42ac      	cmp	r4, r5
 8007c66:	d101      	bne.n	8007c6c <__sfputs_r+0x12>
 8007c68:	2000      	movs	r0, #0
 8007c6a:	e007      	b.n	8007c7c <__sfputs_r+0x22>
 8007c6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c70:	463a      	mov	r2, r7
 8007c72:	4630      	mov	r0, r6
 8007c74:	f7ff ffda 	bl	8007c2c <__sfputc_r>
 8007c78:	1c43      	adds	r3, r0, #1
 8007c7a:	d1f3      	bne.n	8007c64 <__sfputs_r+0xa>
 8007c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c80 <_vfiprintf_r>:
 8007c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c84:	460d      	mov	r5, r1
 8007c86:	b09d      	sub	sp, #116	; 0x74
 8007c88:	4614      	mov	r4, r2
 8007c8a:	4698      	mov	r8, r3
 8007c8c:	4606      	mov	r6, r0
 8007c8e:	b118      	cbz	r0, 8007c98 <_vfiprintf_r+0x18>
 8007c90:	6983      	ldr	r3, [r0, #24]
 8007c92:	b90b      	cbnz	r3, 8007c98 <_vfiprintf_r+0x18>
 8007c94:	f000 fb14 	bl	80082c0 <__sinit>
 8007c98:	4b89      	ldr	r3, [pc, #548]	; (8007ec0 <_vfiprintf_r+0x240>)
 8007c9a:	429d      	cmp	r5, r3
 8007c9c:	d11b      	bne.n	8007cd6 <_vfiprintf_r+0x56>
 8007c9e:	6875      	ldr	r5, [r6, #4]
 8007ca0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ca2:	07d9      	lsls	r1, r3, #31
 8007ca4:	d405      	bmi.n	8007cb2 <_vfiprintf_r+0x32>
 8007ca6:	89ab      	ldrh	r3, [r5, #12]
 8007ca8:	059a      	lsls	r2, r3, #22
 8007caa:	d402      	bmi.n	8007cb2 <_vfiprintf_r+0x32>
 8007cac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cae:	f000 fba5 	bl	80083fc <__retarget_lock_acquire_recursive>
 8007cb2:	89ab      	ldrh	r3, [r5, #12]
 8007cb4:	071b      	lsls	r3, r3, #28
 8007cb6:	d501      	bpl.n	8007cbc <_vfiprintf_r+0x3c>
 8007cb8:	692b      	ldr	r3, [r5, #16]
 8007cba:	b9eb      	cbnz	r3, 8007cf8 <_vfiprintf_r+0x78>
 8007cbc:	4629      	mov	r1, r5
 8007cbe:	4630      	mov	r0, r6
 8007cc0:	f000 f96e 	bl	8007fa0 <__swsetup_r>
 8007cc4:	b1c0      	cbz	r0, 8007cf8 <_vfiprintf_r+0x78>
 8007cc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007cc8:	07dc      	lsls	r4, r3, #31
 8007cca:	d50e      	bpl.n	8007cea <_vfiprintf_r+0x6a>
 8007ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd0:	b01d      	add	sp, #116	; 0x74
 8007cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cd6:	4b7b      	ldr	r3, [pc, #492]	; (8007ec4 <_vfiprintf_r+0x244>)
 8007cd8:	429d      	cmp	r5, r3
 8007cda:	d101      	bne.n	8007ce0 <_vfiprintf_r+0x60>
 8007cdc:	68b5      	ldr	r5, [r6, #8]
 8007cde:	e7df      	b.n	8007ca0 <_vfiprintf_r+0x20>
 8007ce0:	4b79      	ldr	r3, [pc, #484]	; (8007ec8 <_vfiprintf_r+0x248>)
 8007ce2:	429d      	cmp	r5, r3
 8007ce4:	bf08      	it	eq
 8007ce6:	68f5      	ldreq	r5, [r6, #12]
 8007ce8:	e7da      	b.n	8007ca0 <_vfiprintf_r+0x20>
 8007cea:	89ab      	ldrh	r3, [r5, #12]
 8007cec:	0598      	lsls	r0, r3, #22
 8007cee:	d4ed      	bmi.n	8007ccc <_vfiprintf_r+0x4c>
 8007cf0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cf2:	f000 fb84 	bl	80083fe <__retarget_lock_release_recursive>
 8007cf6:	e7e9      	b.n	8007ccc <_vfiprintf_r+0x4c>
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	9309      	str	r3, [sp, #36]	; 0x24
 8007cfc:	2320      	movs	r3, #32
 8007cfe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d02:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d06:	2330      	movs	r3, #48	; 0x30
 8007d08:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007ecc <_vfiprintf_r+0x24c>
 8007d0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d10:	f04f 0901 	mov.w	r9, #1
 8007d14:	4623      	mov	r3, r4
 8007d16:	469a      	mov	sl, r3
 8007d18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d1c:	b10a      	cbz	r2, 8007d22 <_vfiprintf_r+0xa2>
 8007d1e:	2a25      	cmp	r2, #37	; 0x25
 8007d20:	d1f9      	bne.n	8007d16 <_vfiprintf_r+0x96>
 8007d22:	ebba 0b04 	subs.w	fp, sl, r4
 8007d26:	d00b      	beq.n	8007d40 <_vfiprintf_r+0xc0>
 8007d28:	465b      	mov	r3, fp
 8007d2a:	4622      	mov	r2, r4
 8007d2c:	4629      	mov	r1, r5
 8007d2e:	4630      	mov	r0, r6
 8007d30:	f7ff ff93 	bl	8007c5a <__sfputs_r>
 8007d34:	3001      	adds	r0, #1
 8007d36:	f000 80aa 	beq.w	8007e8e <_vfiprintf_r+0x20e>
 8007d3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d3c:	445a      	add	r2, fp
 8007d3e:	9209      	str	r2, [sp, #36]	; 0x24
 8007d40:	f89a 3000 	ldrb.w	r3, [sl]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	f000 80a2 	beq.w	8007e8e <_vfiprintf_r+0x20e>
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d54:	f10a 0a01 	add.w	sl, sl, #1
 8007d58:	9304      	str	r3, [sp, #16]
 8007d5a:	9307      	str	r3, [sp, #28]
 8007d5c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d60:	931a      	str	r3, [sp, #104]	; 0x68
 8007d62:	4654      	mov	r4, sl
 8007d64:	2205      	movs	r2, #5
 8007d66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d6a:	4858      	ldr	r0, [pc, #352]	; (8007ecc <_vfiprintf_r+0x24c>)
 8007d6c:	f7f8 fa70 	bl	8000250 <memchr>
 8007d70:	9a04      	ldr	r2, [sp, #16]
 8007d72:	b9d8      	cbnz	r0, 8007dac <_vfiprintf_r+0x12c>
 8007d74:	06d1      	lsls	r1, r2, #27
 8007d76:	bf44      	itt	mi
 8007d78:	2320      	movmi	r3, #32
 8007d7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d7e:	0713      	lsls	r3, r2, #28
 8007d80:	bf44      	itt	mi
 8007d82:	232b      	movmi	r3, #43	; 0x2b
 8007d84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d88:	f89a 3000 	ldrb.w	r3, [sl]
 8007d8c:	2b2a      	cmp	r3, #42	; 0x2a
 8007d8e:	d015      	beq.n	8007dbc <_vfiprintf_r+0x13c>
 8007d90:	9a07      	ldr	r2, [sp, #28]
 8007d92:	4654      	mov	r4, sl
 8007d94:	2000      	movs	r0, #0
 8007d96:	f04f 0c0a 	mov.w	ip, #10
 8007d9a:	4621      	mov	r1, r4
 8007d9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007da0:	3b30      	subs	r3, #48	; 0x30
 8007da2:	2b09      	cmp	r3, #9
 8007da4:	d94e      	bls.n	8007e44 <_vfiprintf_r+0x1c4>
 8007da6:	b1b0      	cbz	r0, 8007dd6 <_vfiprintf_r+0x156>
 8007da8:	9207      	str	r2, [sp, #28]
 8007daa:	e014      	b.n	8007dd6 <_vfiprintf_r+0x156>
 8007dac:	eba0 0308 	sub.w	r3, r0, r8
 8007db0:	fa09 f303 	lsl.w	r3, r9, r3
 8007db4:	4313      	orrs	r3, r2
 8007db6:	9304      	str	r3, [sp, #16]
 8007db8:	46a2      	mov	sl, r4
 8007dba:	e7d2      	b.n	8007d62 <_vfiprintf_r+0xe2>
 8007dbc:	9b03      	ldr	r3, [sp, #12]
 8007dbe:	1d19      	adds	r1, r3, #4
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	9103      	str	r1, [sp, #12]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	bfbb      	ittet	lt
 8007dc8:	425b      	neglt	r3, r3
 8007dca:	f042 0202 	orrlt.w	r2, r2, #2
 8007dce:	9307      	strge	r3, [sp, #28]
 8007dd0:	9307      	strlt	r3, [sp, #28]
 8007dd2:	bfb8      	it	lt
 8007dd4:	9204      	strlt	r2, [sp, #16]
 8007dd6:	7823      	ldrb	r3, [r4, #0]
 8007dd8:	2b2e      	cmp	r3, #46	; 0x2e
 8007dda:	d10c      	bne.n	8007df6 <_vfiprintf_r+0x176>
 8007ddc:	7863      	ldrb	r3, [r4, #1]
 8007dde:	2b2a      	cmp	r3, #42	; 0x2a
 8007de0:	d135      	bne.n	8007e4e <_vfiprintf_r+0x1ce>
 8007de2:	9b03      	ldr	r3, [sp, #12]
 8007de4:	1d1a      	adds	r2, r3, #4
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	9203      	str	r2, [sp, #12]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	bfb8      	it	lt
 8007dee:	f04f 33ff 	movlt.w	r3, #4294967295
 8007df2:	3402      	adds	r4, #2
 8007df4:	9305      	str	r3, [sp, #20]
 8007df6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007edc <_vfiprintf_r+0x25c>
 8007dfa:	7821      	ldrb	r1, [r4, #0]
 8007dfc:	2203      	movs	r2, #3
 8007dfe:	4650      	mov	r0, sl
 8007e00:	f7f8 fa26 	bl	8000250 <memchr>
 8007e04:	b140      	cbz	r0, 8007e18 <_vfiprintf_r+0x198>
 8007e06:	2340      	movs	r3, #64	; 0x40
 8007e08:	eba0 000a 	sub.w	r0, r0, sl
 8007e0c:	fa03 f000 	lsl.w	r0, r3, r0
 8007e10:	9b04      	ldr	r3, [sp, #16]
 8007e12:	4303      	orrs	r3, r0
 8007e14:	3401      	adds	r4, #1
 8007e16:	9304      	str	r3, [sp, #16]
 8007e18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e1c:	482c      	ldr	r0, [pc, #176]	; (8007ed0 <_vfiprintf_r+0x250>)
 8007e1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e22:	2206      	movs	r2, #6
 8007e24:	f7f8 fa14 	bl	8000250 <memchr>
 8007e28:	2800      	cmp	r0, #0
 8007e2a:	d03f      	beq.n	8007eac <_vfiprintf_r+0x22c>
 8007e2c:	4b29      	ldr	r3, [pc, #164]	; (8007ed4 <_vfiprintf_r+0x254>)
 8007e2e:	bb1b      	cbnz	r3, 8007e78 <_vfiprintf_r+0x1f8>
 8007e30:	9b03      	ldr	r3, [sp, #12]
 8007e32:	3307      	adds	r3, #7
 8007e34:	f023 0307 	bic.w	r3, r3, #7
 8007e38:	3308      	adds	r3, #8
 8007e3a:	9303      	str	r3, [sp, #12]
 8007e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e3e:	443b      	add	r3, r7
 8007e40:	9309      	str	r3, [sp, #36]	; 0x24
 8007e42:	e767      	b.n	8007d14 <_vfiprintf_r+0x94>
 8007e44:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e48:	460c      	mov	r4, r1
 8007e4a:	2001      	movs	r0, #1
 8007e4c:	e7a5      	b.n	8007d9a <_vfiprintf_r+0x11a>
 8007e4e:	2300      	movs	r3, #0
 8007e50:	3401      	adds	r4, #1
 8007e52:	9305      	str	r3, [sp, #20]
 8007e54:	4619      	mov	r1, r3
 8007e56:	f04f 0c0a 	mov.w	ip, #10
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e60:	3a30      	subs	r2, #48	; 0x30
 8007e62:	2a09      	cmp	r2, #9
 8007e64:	d903      	bls.n	8007e6e <_vfiprintf_r+0x1ee>
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d0c5      	beq.n	8007df6 <_vfiprintf_r+0x176>
 8007e6a:	9105      	str	r1, [sp, #20]
 8007e6c:	e7c3      	b.n	8007df6 <_vfiprintf_r+0x176>
 8007e6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e72:	4604      	mov	r4, r0
 8007e74:	2301      	movs	r3, #1
 8007e76:	e7f0      	b.n	8007e5a <_vfiprintf_r+0x1da>
 8007e78:	ab03      	add	r3, sp, #12
 8007e7a:	9300      	str	r3, [sp, #0]
 8007e7c:	462a      	mov	r2, r5
 8007e7e:	4b16      	ldr	r3, [pc, #88]	; (8007ed8 <_vfiprintf_r+0x258>)
 8007e80:	a904      	add	r1, sp, #16
 8007e82:	4630      	mov	r0, r6
 8007e84:	f7fe f860 	bl	8005f48 <_printf_float>
 8007e88:	4607      	mov	r7, r0
 8007e8a:	1c78      	adds	r0, r7, #1
 8007e8c:	d1d6      	bne.n	8007e3c <_vfiprintf_r+0x1bc>
 8007e8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e90:	07d9      	lsls	r1, r3, #31
 8007e92:	d405      	bmi.n	8007ea0 <_vfiprintf_r+0x220>
 8007e94:	89ab      	ldrh	r3, [r5, #12]
 8007e96:	059a      	lsls	r2, r3, #22
 8007e98:	d402      	bmi.n	8007ea0 <_vfiprintf_r+0x220>
 8007e9a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e9c:	f000 faaf 	bl	80083fe <__retarget_lock_release_recursive>
 8007ea0:	89ab      	ldrh	r3, [r5, #12]
 8007ea2:	065b      	lsls	r3, r3, #25
 8007ea4:	f53f af12 	bmi.w	8007ccc <_vfiprintf_r+0x4c>
 8007ea8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007eaa:	e711      	b.n	8007cd0 <_vfiprintf_r+0x50>
 8007eac:	ab03      	add	r3, sp, #12
 8007eae:	9300      	str	r3, [sp, #0]
 8007eb0:	462a      	mov	r2, r5
 8007eb2:	4b09      	ldr	r3, [pc, #36]	; (8007ed8 <_vfiprintf_r+0x258>)
 8007eb4:	a904      	add	r1, sp, #16
 8007eb6:	4630      	mov	r0, r6
 8007eb8:	f7fe fad2 	bl	8006460 <_printf_i>
 8007ebc:	e7e4      	b.n	8007e88 <_vfiprintf_r+0x208>
 8007ebe:	bf00      	nop
 8007ec0:	08008a84 	.word	0x08008a84
 8007ec4:	08008aa4 	.word	0x08008aa4
 8007ec8:	08008a64 	.word	0x08008a64
 8007ecc:	08008952 	.word	0x08008952
 8007ed0:	0800895c 	.word	0x0800895c
 8007ed4:	08005f49 	.word	0x08005f49
 8007ed8:	08007c5b 	.word	0x08007c5b
 8007edc:	08008958 	.word	0x08008958

08007ee0 <__swbuf_r>:
 8007ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ee2:	460e      	mov	r6, r1
 8007ee4:	4614      	mov	r4, r2
 8007ee6:	4605      	mov	r5, r0
 8007ee8:	b118      	cbz	r0, 8007ef2 <__swbuf_r+0x12>
 8007eea:	6983      	ldr	r3, [r0, #24]
 8007eec:	b90b      	cbnz	r3, 8007ef2 <__swbuf_r+0x12>
 8007eee:	f000 f9e7 	bl	80082c0 <__sinit>
 8007ef2:	4b21      	ldr	r3, [pc, #132]	; (8007f78 <__swbuf_r+0x98>)
 8007ef4:	429c      	cmp	r4, r3
 8007ef6:	d12b      	bne.n	8007f50 <__swbuf_r+0x70>
 8007ef8:	686c      	ldr	r4, [r5, #4]
 8007efa:	69a3      	ldr	r3, [r4, #24]
 8007efc:	60a3      	str	r3, [r4, #8]
 8007efe:	89a3      	ldrh	r3, [r4, #12]
 8007f00:	071a      	lsls	r2, r3, #28
 8007f02:	d52f      	bpl.n	8007f64 <__swbuf_r+0x84>
 8007f04:	6923      	ldr	r3, [r4, #16]
 8007f06:	b36b      	cbz	r3, 8007f64 <__swbuf_r+0x84>
 8007f08:	6923      	ldr	r3, [r4, #16]
 8007f0a:	6820      	ldr	r0, [r4, #0]
 8007f0c:	1ac0      	subs	r0, r0, r3
 8007f0e:	6963      	ldr	r3, [r4, #20]
 8007f10:	b2f6      	uxtb	r6, r6
 8007f12:	4283      	cmp	r3, r0
 8007f14:	4637      	mov	r7, r6
 8007f16:	dc04      	bgt.n	8007f22 <__swbuf_r+0x42>
 8007f18:	4621      	mov	r1, r4
 8007f1a:	4628      	mov	r0, r5
 8007f1c:	f000 f93c 	bl	8008198 <_fflush_r>
 8007f20:	bb30      	cbnz	r0, 8007f70 <__swbuf_r+0x90>
 8007f22:	68a3      	ldr	r3, [r4, #8]
 8007f24:	3b01      	subs	r3, #1
 8007f26:	60a3      	str	r3, [r4, #8]
 8007f28:	6823      	ldr	r3, [r4, #0]
 8007f2a:	1c5a      	adds	r2, r3, #1
 8007f2c:	6022      	str	r2, [r4, #0]
 8007f2e:	701e      	strb	r6, [r3, #0]
 8007f30:	6963      	ldr	r3, [r4, #20]
 8007f32:	3001      	adds	r0, #1
 8007f34:	4283      	cmp	r3, r0
 8007f36:	d004      	beq.n	8007f42 <__swbuf_r+0x62>
 8007f38:	89a3      	ldrh	r3, [r4, #12]
 8007f3a:	07db      	lsls	r3, r3, #31
 8007f3c:	d506      	bpl.n	8007f4c <__swbuf_r+0x6c>
 8007f3e:	2e0a      	cmp	r6, #10
 8007f40:	d104      	bne.n	8007f4c <__swbuf_r+0x6c>
 8007f42:	4621      	mov	r1, r4
 8007f44:	4628      	mov	r0, r5
 8007f46:	f000 f927 	bl	8008198 <_fflush_r>
 8007f4a:	b988      	cbnz	r0, 8007f70 <__swbuf_r+0x90>
 8007f4c:	4638      	mov	r0, r7
 8007f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f50:	4b0a      	ldr	r3, [pc, #40]	; (8007f7c <__swbuf_r+0x9c>)
 8007f52:	429c      	cmp	r4, r3
 8007f54:	d101      	bne.n	8007f5a <__swbuf_r+0x7a>
 8007f56:	68ac      	ldr	r4, [r5, #8]
 8007f58:	e7cf      	b.n	8007efa <__swbuf_r+0x1a>
 8007f5a:	4b09      	ldr	r3, [pc, #36]	; (8007f80 <__swbuf_r+0xa0>)
 8007f5c:	429c      	cmp	r4, r3
 8007f5e:	bf08      	it	eq
 8007f60:	68ec      	ldreq	r4, [r5, #12]
 8007f62:	e7ca      	b.n	8007efa <__swbuf_r+0x1a>
 8007f64:	4621      	mov	r1, r4
 8007f66:	4628      	mov	r0, r5
 8007f68:	f000 f81a 	bl	8007fa0 <__swsetup_r>
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	d0cb      	beq.n	8007f08 <__swbuf_r+0x28>
 8007f70:	f04f 37ff 	mov.w	r7, #4294967295
 8007f74:	e7ea      	b.n	8007f4c <__swbuf_r+0x6c>
 8007f76:	bf00      	nop
 8007f78:	08008a84 	.word	0x08008a84
 8007f7c:	08008aa4 	.word	0x08008aa4
 8007f80:	08008a64 	.word	0x08008a64

08007f84 <__ascii_wctomb>:
 8007f84:	b149      	cbz	r1, 8007f9a <__ascii_wctomb+0x16>
 8007f86:	2aff      	cmp	r2, #255	; 0xff
 8007f88:	bf85      	ittet	hi
 8007f8a:	238a      	movhi	r3, #138	; 0x8a
 8007f8c:	6003      	strhi	r3, [r0, #0]
 8007f8e:	700a      	strbls	r2, [r1, #0]
 8007f90:	f04f 30ff 	movhi.w	r0, #4294967295
 8007f94:	bf98      	it	ls
 8007f96:	2001      	movls	r0, #1
 8007f98:	4770      	bx	lr
 8007f9a:	4608      	mov	r0, r1
 8007f9c:	4770      	bx	lr
	...

08007fa0 <__swsetup_r>:
 8007fa0:	4b32      	ldr	r3, [pc, #200]	; (800806c <__swsetup_r+0xcc>)
 8007fa2:	b570      	push	{r4, r5, r6, lr}
 8007fa4:	681d      	ldr	r5, [r3, #0]
 8007fa6:	4606      	mov	r6, r0
 8007fa8:	460c      	mov	r4, r1
 8007faa:	b125      	cbz	r5, 8007fb6 <__swsetup_r+0x16>
 8007fac:	69ab      	ldr	r3, [r5, #24]
 8007fae:	b913      	cbnz	r3, 8007fb6 <__swsetup_r+0x16>
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	f000 f985 	bl	80082c0 <__sinit>
 8007fb6:	4b2e      	ldr	r3, [pc, #184]	; (8008070 <__swsetup_r+0xd0>)
 8007fb8:	429c      	cmp	r4, r3
 8007fba:	d10f      	bne.n	8007fdc <__swsetup_r+0x3c>
 8007fbc:	686c      	ldr	r4, [r5, #4]
 8007fbe:	89a3      	ldrh	r3, [r4, #12]
 8007fc0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fc4:	0719      	lsls	r1, r3, #28
 8007fc6:	d42c      	bmi.n	8008022 <__swsetup_r+0x82>
 8007fc8:	06dd      	lsls	r5, r3, #27
 8007fca:	d411      	bmi.n	8007ff0 <__swsetup_r+0x50>
 8007fcc:	2309      	movs	r3, #9
 8007fce:	6033      	str	r3, [r6, #0]
 8007fd0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007fd4:	81a3      	strh	r3, [r4, #12]
 8007fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8007fda:	e03e      	b.n	800805a <__swsetup_r+0xba>
 8007fdc:	4b25      	ldr	r3, [pc, #148]	; (8008074 <__swsetup_r+0xd4>)
 8007fde:	429c      	cmp	r4, r3
 8007fe0:	d101      	bne.n	8007fe6 <__swsetup_r+0x46>
 8007fe2:	68ac      	ldr	r4, [r5, #8]
 8007fe4:	e7eb      	b.n	8007fbe <__swsetup_r+0x1e>
 8007fe6:	4b24      	ldr	r3, [pc, #144]	; (8008078 <__swsetup_r+0xd8>)
 8007fe8:	429c      	cmp	r4, r3
 8007fea:	bf08      	it	eq
 8007fec:	68ec      	ldreq	r4, [r5, #12]
 8007fee:	e7e6      	b.n	8007fbe <__swsetup_r+0x1e>
 8007ff0:	0758      	lsls	r0, r3, #29
 8007ff2:	d512      	bpl.n	800801a <__swsetup_r+0x7a>
 8007ff4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ff6:	b141      	cbz	r1, 800800a <__swsetup_r+0x6a>
 8007ff8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ffc:	4299      	cmp	r1, r3
 8007ffe:	d002      	beq.n	8008006 <__swsetup_r+0x66>
 8008000:	4630      	mov	r0, r6
 8008002:	f7ff fd0b 	bl	8007a1c <_free_r>
 8008006:	2300      	movs	r3, #0
 8008008:	6363      	str	r3, [r4, #52]	; 0x34
 800800a:	89a3      	ldrh	r3, [r4, #12]
 800800c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008010:	81a3      	strh	r3, [r4, #12]
 8008012:	2300      	movs	r3, #0
 8008014:	6063      	str	r3, [r4, #4]
 8008016:	6923      	ldr	r3, [r4, #16]
 8008018:	6023      	str	r3, [r4, #0]
 800801a:	89a3      	ldrh	r3, [r4, #12]
 800801c:	f043 0308 	orr.w	r3, r3, #8
 8008020:	81a3      	strh	r3, [r4, #12]
 8008022:	6923      	ldr	r3, [r4, #16]
 8008024:	b94b      	cbnz	r3, 800803a <__swsetup_r+0x9a>
 8008026:	89a3      	ldrh	r3, [r4, #12]
 8008028:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800802c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008030:	d003      	beq.n	800803a <__swsetup_r+0x9a>
 8008032:	4621      	mov	r1, r4
 8008034:	4630      	mov	r0, r6
 8008036:	f000 fa07 	bl	8008448 <__smakebuf_r>
 800803a:	89a0      	ldrh	r0, [r4, #12]
 800803c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008040:	f010 0301 	ands.w	r3, r0, #1
 8008044:	d00a      	beq.n	800805c <__swsetup_r+0xbc>
 8008046:	2300      	movs	r3, #0
 8008048:	60a3      	str	r3, [r4, #8]
 800804a:	6963      	ldr	r3, [r4, #20]
 800804c:	425b      	negs	r3, r3
 800804e:	61a3      	str	r3, [r4, #24]
 8008050:	6923      	ldr	r3, [r4, #16]
 8008052:	b943      	cbnz	r3, 8008066 <__swsetup_r+0xc6>
 8008054:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008058:	d1ba      	bne.n	8007fd0 <__swsetup_r+0x30>
 800805a:	bd70      	pop	{r4, r5, r6, pc}
 800805c:	0781      	lsls	r1, r0, #30
 800805e:	bf58      	it	pl
 8008060:	6963      	ldrpl	r3, [r4, #20]
 8008062:	60a3      	str	r3, [r4, #8]
 8008064:	e7f4      	b.n	8008050 <__swsetup_r+0xb0>
 8008066:	2000      	movs	r0, #0
 8008068:	e7f7      	b.n	800805a <__swsetup_r+0xba>
 800806a:	bf00      	nop
 800806c:	2000000c 	.word	0x2000000c
 8008070:	08008a84 	.word	0x08008a84
 8008074:	08008aa4 	.word	0x08008aa4
 8008078:	08008a64 	.word	0x08008a64

0800807c <abort>:
 800807c:	b508      	push	{r3, lr}
 800807e:	2006      	movs	r0, #6
 8008080:	f000 fa4a 	bl	8008518 <raise>
 8008084:	2001      	movs	r0, #1
 8008086:	f7f8 fdcb 	bl	8000c20 <_exit>
	...

0800808c <__sflush_r>:
 800808c:	898a      	ldrh	r2, [r1, #12]
 800808e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008092:	4605      	mov	r5, r0
 8008094:	0710      	lsls	r0, r2, #28
 8008096:	460c      	mov	r4, r1
 8008098:	d458      	bmi.n	800814c <__sflush_r+0xc0>
 800809a:	684b      	ldr	r3, [r1, #4]
 800809c:	2b00      	cmp	r3, #0
 800809e:	dc05      	bgt.n	80080ac <__sflush_r+0x20>
 80080a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	dc02      	bgt.n	80080ac <__sflush_r+0x20>
 80080a6:	2000      	movs	r0, #0
 80080a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080ae:	2e00      	cmp	r6, #0
 80080b0:	d0f9      	beq.n	80080a6 <__sflush_r+0x1a>
 80080b2:	2300      	movs	r3, #0
 80080b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80080b8:	682f      	ldr	r7, [r5, #0]
 80080ba:	602b      	str	r3, [r5, #0]
 80080bc:	d032      	beq.n	8008124 <__sflush_r+0x98>
 80080be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80080c0:	89a3      	ldrh	r3, [r4, #12]
 80080c2:	075a      	lsls	r2, r3, #29
 80080c4:	d505      	bpl.n	80080d2 <__sflush_r+0x46>
 80080c6:	6863      	ldr	r3, [r4, #4]
 80080c8:	1ac0      	subs	r0, r0, r3
 80080ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80080cc:	b10b      	cbz	r3, 80080d2 <__sflush_r+0x46>
 80080ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80080d0:	1ac0      	subs	r0, r0, r3
 80080d2:	2300      	movs	r3, #0
 80080d4:	4602      	mov	r2, r0
 80080d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080d8:	6a21      	ldr	r1, [r4, #32]
 80080da:	4628      	mov	r0, r5
 80080dc:	47b0      	blx	r6
 80080de:	1c43      	adds	r3, r0, #1
 80080e0:	89a3      	ldrh	r3, [r4, #12]
 80080e2:	d106      	bne.n	80080f2 <__sflush_r+0x66>
 80080e4:	6829      	ldr	r1, [r5, #0]
 80080e6:	291d      	cmp	r1, #29
 80080e8:	d82c      	bhi.n	8008144 <__sflush_r+0xb8>
 80080ea:	4a2a      	ldr	r2, [pc, #168]	; (8008194 <__sflush_r+0x108>)
 80080ec:	40ca      	lsrs	r2, r1
 80080ee:	07d6      	lsls	r6, r2, #31
 80080f0:	d528      	bpl.n	8008144 <__sflush_r+0xb8>
 80080f2:	2200      	movs	r2, #0
 80080f4:	6062      	str	r2, [r4, #4]
 80080f6:	04d9      	lsls	r1, r3, #19
 80080f8:	6922      	ldr	r2, [r4, #16]
 80080fa:	6022      	str	r2, [r4, #0]
 80080fc:	d504      	bpl.n	8008108 <__sflush_r+0x7c>
 80080fe:	1c42      	adds	r2, r0, #1
 8008100:	d101      	bne.n	8008106 <__sflush_r+0x7a>
 8008102:	682b      	ldr	r3, [r5, #0]
 8008104:	b903      	cbnz	r3, 8008108 <__sflush_r+0x7c>
 8008106:	6560      	str	r0, [r4, #84]	; 0x54
 8008108:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800810a:	602f      	str	r7, [r5, #0]
 800810c:	2900      	cmp	r1, #0
 800810e:	d0ca      	beq.n	80080a6 <__sflush_r+0x1a>
 8008110:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008114:	4299      	cmp	r1, r3
 8008116:	d002      	beq.n	800811e <__sflush_r+0x92>
 8008118:	4628      	mov	r0, r5
 800811a:	f7ff fc7f 	bl	8007a1c <_free_r>
 800811e:	2000      	movs	r0, #0
 8008120:	6360      	str	r0, [r4, #52]	; 0x34
 8008122:	e7c1      	b.n	80080a8 <__sflush_r+0x1c>
 8008124:	6a21      	ldr	r1, [r4, #32]
 8008126:	2301      	movs	r3, #1
 8008128:	4628      	mov	r0, r5
 800812a:	47b0      	blx	r6
 800812c:	1c41      	adds	r1, r0, #1
 800812e:	d1c7      	bne.n	80080c0 <__sflush_r+0x34>
 8008130:	682b      	ldr	r3, [r5, #0]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d0c4      	beq.n	80080c0 <__sflush_r+0x34>
 8008136:	2b1d      	cmp	r3, #29
 8008138:	d001      	beq.n	800813e <__sflush_r+0xb2>
 800813a:	2b16      	cmp	r3, #22
 800813c:	d101      	bne.n	8008142 <__sflush_r+0xb6>
 800813e:	602f      	str	r7, [r5, #0]
 8008140:	e7b1      	b.n	80080a6 <__sflush_r+0x1a>
 8008142:	89a3      	ldrh	r3, [r4, #12]
 8008144:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008148:	81a3      	strh	r3, [r4, #12]
 800814a:	e7ad      	b.n	80080a8 <__sflush_r+0x1c>
 800814c:	690f      	ldr	r7, [r1, #16]
 800814e:	2f00      	cmp	r7, #0
 8008150:	d0a9      	beq.n	80080a6 <__sflush_r+0x1a>
 8008152:	0793      	lsls	r3, r2, #30
 8008154:	680e      	ldr	r6, [r1, #0]
 8008156:	bf08      	it	eq
 8008158:	694b      	ldreq	r3, [r1, #20]
 800815a:	600f      	str	r7, [r1, #0]
 800815c:	bf18      	it	ne
 800815e:	2300      	movne	r3, #0
 8008160:	eba6 0807 	sub.w	r8, r6, r7
 8008164:	608b      	str	r3, [r1, #8]
 8008166:	f1b8 0f00 	cmp.w	r8, #0
 800816a:	dd9c      	ble.n	80080a6 <__sflush_r+0x1a>
 800816c:	6a21      	ldr	r1, [r4, #32]
 800816e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008170:	4643      	mov	r3, r8
 8008172:	463a      	mov	r2, r7
 8008174:	4628      	mov	r0, r5
 8008176:	47b0      	blx	r6
 8008178:	2800      	cmp	r0, #0
 800817a:	dc06      	bgt.n	800818a <__sflush_r+0xfe>
 800817c:	89a3      	ldrh	r3, [r4, #12]
 800817e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008182:	81a3      	strh	r3, [r4, #12]
 8008184:	f04f 30ff 	mov.w	r0, #4294967295
 8008188:	e78e      	b.n	80080a8 <__sflush_r+0x1c>
 800818a:	4407      	add	r7, r0
 800818c:	eba8 0800 	sub.w	r8, r8, r0
 8008190:	e7e9      	b.n	8008166 <__sflush_r+0xda>
 8008192:	bf00      	nop
 8008194:	20400001 	.word	0x20400001

08008198 <_fflush_r>:
 8008198:	b538      	push	{r3, r4, r5, lr}
 800819a:	690b      	ldr	r3, [r1, #16]
 800819c:	4605      	mov	r5, r0
 800819e:	460c      	mov	r4, r1
 80081a0:	b913      	cbnz	r3, 80081a8 <_fflush_r+0x10>
 80081a2:	2500      	movs	r5, #0
 80081a4:	4628      	mov	r0, r5
 80081a6:	bd38      	pop	{r3, r4, r5, pc}
 80081a8:	b118      	cbz	r0, 80081b2 <_fflush_r+0x1a>
 80081aa:	6983      	ldr	r3, [r0, #24]
 80081ac:	b90b      	cbnz	r3, 80081b2 <_fflush_r+0x1a>
 80081ae:	f000 f887 	bl	80082c0 <__sinit>
 80081b2:	4b14      	ldr	r3, [pc, #80]	; (8008204 <_fflush_r+0x6c>)
 80081b4:	429c      	cmp	r4, r3
 80081b6:	d11b      	bne.n	80081f0 <_fflush_r+0x58>
 80081b8:	686c      	ldr	r4, [r5, #4]
 80081ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d0ef      	beq.n	80081a2 <_fflush_r+0xa>
 80081c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80081c4:	07d0      	lsls	r0, r2, #31
 80081c6:	d404      	bmi.n	80081d2 <_fflush_r+0x3a>
 80081c8:	0599      	lsls	r1, r3, #22
 80081ca:	d402      	bmi.n	80081d2 <_fflush_r+0x3a>
 80081cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081ce:	f000 f915 	bl	80083fc <__retarget_lock_acquire_recursive>
 80081d2:	4628      	mov	r0, r5
 80081d4:	4621      	mov	r1, r4
 80081d6:	f7ff ff59 	bl	800808c <__sflush_r>
 80081da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80081dc:	07da      	lsls	r2, r3, #31
 80081de:	4605      	mov	r5, r0
 80081e0:	d4e0      	bmi.n	80081a4 <_fflush_r+0xc>
 80081e2:	89a3      	ldrh	r3, [r4, #12]
 80081e4:	059b      	lsls	r3, r3, #22
 80081e6:	d4dd      	bmi.n	80081a4 <_fflush_r+0xc>
 80081e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081ea:	f000 f908 	bl	80083fe <__retarget_lock_release_recursive>
 80081ee:	e7d9      	b.n	80081a4 <_fflush_r+0xc>
 80081f0:	4b05      	ldr	r3, [pc, #20]	; (8008208 <_fflush_r+0x70>)
 80081f2:	429c      	cmp	r4, r3
 80081f4:	d101      	bne.n	80081fa <_fflush_r+0x62>
 80081f6:	68ac      	ldr	r4, [r5, #8]
 80081f8:	e7df      	b.n	80081ba <_fflush_r+0x22>
 80081fa:	4b04      	ldr	r3, [pc, #16]	; (800820c <_fflush_r+0x74>)
 80081fc:	429c      	cmp	r4, r3
 80081fe:	bf08      	it	eq
 8008200:	68ec      	ldreq	r4, [r5, #12]
 8008202:	e7da      	b.n	80081ba <_fflush_r+0x22>
 8008204:	08008a84 	.word	0x08008a84
 8008208:	08008aa4 	.word	0x08008aa4
 800820c:	08008a64 	.word	0x08008a64

08008210 <std>:
 8008210:	2300      	movs	r3, #0
 8008212:	b510      	push	{r4, lr}
 8008214:	4604      	mov	r4, r0
 8008216:	e9c0 3300 	strd	r3, r3, [r0]
 800821a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800821e:	6083      	str	r3, [r0, #8]
 8008220:	8181      	strh	r1, [r0, #12]
 8008222:	6643      	str	r3, [r0, #100]	; 0x64
 8008224:	81c2      	strh	r2, [r0, #14]
 8008226:	6183      	str	r3, [r0, #24]
 8008228:	4619      	mov	r1, r3
 800822a:	2208      	movs	r2, #8
 800822c:	305c      	adds	r0, #92	; 0x5c
 800822e:	f7fd fdf3 	bl	8005e18 <memset>
 8008232:	4b05      	ldr	r3, [pc, #20]	; (8008248 <std+0x38>)
 8008234:	6263      	str	r3, [r4, #36]	; 0x24
 8008236:	4b05      	ldr	r3, [pc, #20]	; (800824c <std+0x3c>)
 8008238:	62a3      	str	r3, [r4, #40]	; 0x28
 800823a:	4b05      	ldr	r3, [pc, #20]	; (8008250 <std+0x40>)
 800823c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800823e:	4b05      	ldr	r3, [pc, #20]	; (8008254 <std+0x44>)
 8008240:	6224      	str	r4, [r4, #32]
 8008242:	6323      	str	r3, [r4, #48]	; 0x30
 8008244:	bd10      	pop	{r4, pc}
 8008246:	bf00      	nop
 8008248:	08008551 	.word	0x08008551
 800824c:	08008573 	.word	0x08008573
 8008250:	080085ab 	.word	0x080085ab
 8008254:	080085cf 	.word	0x080085cf

08008258 <_cleanup_r>:
 8008258:	4901      	ldr	r1, [pc, #4]	; (8008260 <_cleanup_r+0x8>)
 800825a:	f000 b8af 	b.w	80083bc <_fwalk_reent>
 800825e:	bf00      	nop
 8008260:	08008199 	.word	0x08008199

08008264 <__sfmoreglue>:
 8008264:	b570      	push	{r4, r5, r6, lr}
 8008266:	1e4a      	subs	r2, r1, #1
 8008268:	2568      	movs	r5, #104	; 0x68
 800826a:	4355      	muls	r5, r2
 800826c:	460e      	mov	r6, r1
 800826e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008272:	f7ff fc23 	bl	8007abc <_malloc_r>
 8008276:	4604      	mov	r4, r0
 8008278:	b140      	cbz	r0, 800828c <__sfmoreglue+0x28>
 800827a:	2100      	movs	r1, #0
 800827c:	e9c0 1600 	strd	r1, r6, [r0]
 8008280:	300c      	adds	r0, #12
 8008282:	60a0      	str	r0, [r4, #8]
 8008284:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008288:	f7fd fdc6 	bl	8005e18 <memset>
 800828c:	4620      	mov	r0, r4
 800828e:	bd70      	pop	{r4, r5, r6, pc}

08008290 <__sfp_lock_acquire>:
 8008290:	4801      	ldr	r0, [pc, #4]	; (8008298 <__sfp_lock_acquire+0x8>)
 8008292:	f000 b8b3 	b.w	80083fc <__retarget_lock_acquire_recursive>
 8008296:	bf00      	nop
 8008298:	20000460 	.word	0x20000460

0800829c <__sfp_lock_release>:
 800829c:	4801      	ldr	r0, [pc, #4]	; (80082a4 <__sfp_lock_release+0x8>)
 800829e:	f000 b8ae 	b.w	80083fe <__retarget_lock_release_recursive>
 80082a2:	bf00      	nop
 80082a4:	20000460 	.word	0x20000460

080082a8 <__sinit_lock_acquire>:
 80082a8:	4801      	ldr	r0, [pc, #4]	; (80082b0 <__sinit_lock_acquire+0x8>)
 80082aa:	f000 b8a7 	b.w	80083fc <__retarget_lock_acquire_recursive>
 80082ae:	bf00      	nop
 80082b0:	2000045b 	.word	0x2000045b

080082b4 <__sinit_lock_release>:
 80082b4:	4801      	ldr	r0, [pc, #4]	; (80082bc <__sinit_lock_release+0x8>)
 80082b6:	f000 b8a2 	b.w	80083fe <__retarget_lock_release_recursive>
 80082ba:	bf00      	nop
 80082bc:	2000045b 	.word	0x2000045b

080082c0 <__sinit>:
 80082c0:	b510      	push	{r4, lr}
 80082c2:	4604      	mov	r4, r0
 80082c4:	f7ff fff0 	bl	80082a8 <__sinit_lock_acquire>
 80082c8:	69a3      	ldr	r3, [r4, #24]
 80082ca:	b11b      	cbz	r3, 80082d4 <__sinit+0x14>
 80082cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082d0:	f7ff bff0 	b.w	80082b4 <__sinit_lock_release>
 80082d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80082d8:	6523      	str	r3, [r4, #80]	; 0x50
 80082da:	4b13      	ldr	r3, [pc, #76]	; (8008328 <__sinit+0x68>)
 80082dc:	4a13      	ldr	r2, [pc, #76]	; (800832c <__sinit+0x6c>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80082e2:	42a3      	cmp	r3, r4
 80082e4:	bf04      	itt	eq
 80082e6:	2301      	moveq	r3, #1
 80082e8:	61a3      	streq	r3, [r4, #24]
 80082ea:	4620      	mov	r0, r4
 80082ec:	f000 f820 	bl	8008330 <__sfp>
 80082f0:	6060      	str	r0, [r4, #4]
 80082f2:	4620      	mov	r0, r4
 80082f4:	f000 f81c 	bl	8008330 <__sfp>
 80082f8:	60a0      	str	r0, [r4, #8]
 80082fa:	4620      	mov	r0, r4
 80082fc:	f000 f818 	bl	8008330 <__sfp>
 8008300:	2200      	movs	r2, #0
 8008302:	60e0      	str	r0, [r4, #12]
 8008304:	2104      	movs	r1, #4
 8008306:	6860      	ldr	r0, [r4, #4]
 8008308:	f7ff ff82 	bl	8008210 <std>
 800830c:	68a0      	ldr	r0, [r4, #8]
 800830e:	2201      	movs	r2, #1
 8008310:	2109      	movs	r1, #9
 8008312:	f7ff ff7d 	bl	8008210 <std>
 8008316:	68e0      	ldr	r0, [r4, #12]
 8008318:	2202      	movs	r2, #2
 800831a:	2112      	movs	r1, #18
 800831c:	f7ff ff78 	bl	8008210 <std>
 8008320:	2301      	movs	r3, #1
 8008322:	61a3      	str	r3, [r4, #24]
 8008324:	e7d2      	b.n	80082cc <__sinit+0xc>
 8008326:	bf00      	nop
 8008328:	080086e0 	.word	0x080086e0
 800832c:	08008259 	.word	0x08008259

08008330 <__sfp>:
 8008330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008332:	4607      	mov	r7, r0
 8008334:	f7ff ffac 	bl	8008290 <__sfp_lock_acquire>
 8008338:	4b1e      	ldr	r3, [pc, #120]	; (80083b4 <__sfp+0x84>)
 800833a:	681e      	ldr	r6, [r3, #0]
 800833c:	69b3      	ldr	r3, [r6, #24]
 800833e:	b913      	cbnz	r3, 8008346 <__sfp+0x16>
 8008340:	4630      	mov	r0, r6
 8008342:	f7ff ffbd 	bl	80082c0 <__sinit>
 8008346:	3648      	adds	r6, #72	; 0x48
 8008348:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800834c:	3b01      	subs	r3, #1
 800834e:	d503      	bpl.n	8008358 <__sfp+0x28>
 8008350:	6833      	ldr	r3, [r6, #0]
 8008352:	b30b      	cbz	r3, 8008398 <__sfp+0x68>
 8008354:	6836      	ldr	r6, [r6, #0]
 8008356:	e7f7      	b.n	8008348 <__sfp+0x18>
 8008358:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800835c:	b9d5      	cbnz	r5, 8008394 <__sfp+0x64>
 800835e:	4b16      	ldr	r3, [pc, #88]	; (80083b8 <__sfp+0x88>)
 8008360:	60e3      	str	r3, [r4, #12]
 8008362:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008366:	6665      	str	r5, [r4, #100]	; 0x64
 8008368:	f000 f847 	bl	80083fa <__retarget_lock_init_recursive>
 800836c:	f7ff ff96 	bl	800829c <__sfp_lock_release>
 8008370:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008374:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008378:	6025      	str	r5, [r4, #0]
 800837a:	61a5      	str	r5, [r4, #24]
 800837c:	2208      	movs	r2, #8
 800837e:	4629      	mov	r1, r5
 8008380:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008384:	f7fd fd48 	bl	8005e18 <memset>
 8008388:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800838c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008390:	4620      	mov	r0, r4
 8008392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008394:	3468      	adds	r4, #104	; 0x68
 8008396:	e7d9      	b.n	800834c <__sfp+0x1c>
 8008398:	2104      	movs	r1, #4
 800839a:	4638      	mov	r0, r7
 800839c:	f7ff ff62 	bl	8008264 <__sfmoreglue>
 80083a0:	4604      	mov	r4, r0
 80083a2:	6030      	str	r0, [r6, #0]
 80083a4:	2800      	cmp	r0, #0
 80083a6:	d1d5      	bne.n	8008354 <__sfp+0x24>
 80083a8:	f7ff ff78 	bl	800829c <__sfp_lock_release>
 80083ac:	230c      	movs	r3, #12
 80083ae:	603b      	str	r3, [r7, #0]
 80083b0:	e7ee      	b.n	8008390 <__sfp+0x60>
 80083b2:	bf00      	nop
 80083b4:	080086e0 	.word	0x080086e0
 80083b8:	ffff0001 	.word	0xffff0001

080083bc <_fwalk_reent>:
 80083bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083c0:	4606      	mov	r6, r0
 80083c2:	4688      	mov	r8, r1
 80083c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80083c8:	2700      	movs	r7, #0
 80083ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083ce:	f1b9 0901 	subs.w	r9, r9, #1
 80083d2:	d505      	bpl.n	80083e0 <_fwalk_reent+0x24>
 80083d4:	6824      	ldr	r4, [r4, #0]
 80083d6:	2c00      	cmp	r4, #0
 80083d8:	d1f7      	bne.n	80083ca <_fwalk_reent+0xe>
 80083da:	4638      	mov	r0, r7
 80083dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083e0:	89ab      	ldrh	r3, [r5, #12]
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d907      	bls.n	80083f6 <_fwalk_reent+0x3a>
 80083e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80083ea:	3301      	adds	r3, #1
 80083ec:	d003      	beq.n	80083f6 <_fwalk_reent+0x3a>
 80083ee:	4629      	mov	r1, r5
 80083f0:	4630      	mov	r0, r6
 80083f2:	47c0      	blx	r8
 80083f4:	4307      	orrs	r7, r0
 80083f6:	3568      	adds	r5, #104	; 0x68
 80083f8:	e7e9      	b.n	80083ce <_fwalk_reent+0x12>

080083fa <__retarget_lock_init_recursive>:
 80083fa:	4770      	bx	lr

080083fc <__retarget_lock_acquire_recursive>:
 80083fc:	4770      	bx	lr

080083fe <__retarget_lock_release_recursive>:
 80083fe:	4770      	bx	lr

08008400 <__swhatbuf_r>:
 8008400:	b570      	push	{r4, r5, r6, lr}
 8008402:	460e      	mov	r6, r1
 8008404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008408:	2900      	cmp	r1, #0
 800840a:	b096      	sub	sp, #88	; 0x58
 800840c:	4614      	mov	r4, r2
 800840e:	461d      	mov	r5, r3
 8008410:	da07      	bge.n	8008422 <__swhatbuf_r+0x22>
 8008412:	2300      	movs	r3, #0
 8008414:	602b      	str	r3, [r5, #0]
 8008416:	89b3      	ldrh	r3, [r6, #12]
 8008418:	061a      	lsls	r2, r3, #24
 800841a:	d410      	bmi.n	800843e <__swhatbuf_r+0x3e>
 800841c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008420:	e00e      	b.n	8008440 <__swhatbuf_r+0x40>
 8008422:	466a      	mov	r2, sp
 8008424:	f000 f8fa 	bl	800861c <_fstat_r>
 8008428:	2800      	cmp	r0, #0
 800842a:	dbf2      	blt.n	8008412 <__swhatbuf_r+0x12>
 800842c:	9a01      	ldr	r2, [sp, #4]
 800842e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008432:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008436:	425a      	negs	r2, r3
 8008438:	415a      	adcs	r2, r3
 800843a:	602a      	str	r2, [r5, #0]
 800843c:	e7ee      	b.n	800841c <__swhatbuf_r+0x1c>
 800843e:	2340      	movs	r3, #64	; 0x40
 8008440:	2000      	movs	r0, #0
 8008442:	6023      	str	r3, [r4, #0]
 8008444:	b016      	add	sp, #88	; 0x58
 8008446:	bd70      	pop	{r4, r5, r6, pc}

08008448 <__smakebuf_r>:
 8008448:	898b      	ldrh	r3, [r1, #12]
 800844a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800844c:	079d      	lsls	r5, r3, #30
 800844e:	4606      	mov	r6, r0
 8008450:	460c      	mov	r4, r1
 8008452:	d507      	bpl.n	8008464 <__smakebuf_r+0x1c>
 8008454:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008458:	6023      	str	r3, [r4, #0]
 800845a:	6123      	str	r3, [r4, #16]
 800845c:	2301      	movs	r3, #1
 800845e:	6163      	str	r3, [r4, #20]
 8008460:	b002      	add	sp, #8
 8008462:	bd70      	pop	{r4, r5, r6, pc}
 8008464:	ab01      	add	r3, sp, #4
 8008466:	466a      	mov	r2, sp
 8008468:	f7ff ffca 	bl	8008400 <__swhatbuf_r>
 800846c:	9900      	ldr	r1, [sp, #0]
 800846e:	4605      	mov	r5, r0
 8008470:	4630      	mov	r0, r6
 8008472:	f7ff fb23 	bl	8007abc <_malloc_r>
 8008476:	b948      	cbnz	r0, 800848c <__smakebuf_r+0x44>
 8008478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800847c:	059a      	lsls	r2, r3, #22
 800847e:	d4ef      	bmi.n	8008460 <__smakebuf_r+0x18>
 8008480:	f023 0303 	bic.w	r3, r3, #3
 8008484:	f043 0302 	orr.w	r3, r3, #2
 8008488:	81a3      	strh	r3, [r4, #12]
 800848a:	e7e3      	b.n	8008454 <__smakebuf_r+0xc>
 800848c:	4b0d      	ldr	r3, [pc, #52]	; (80084c4 <__smakebuf_r+0x7c>)
 800848e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008490:	89a3      	ldrh	r3, [r4, #12]
 8008492:	6020      	str	r0, [r4, #0]
 8008494:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008498:	81a3      	strh	r3, [r4, #12]
 800849a:	9b00      	ldr	r3, [sp, #0]
 800849c:	6163      	str	r3, [r4, #20]
 800849e:	9b01      	ldr	r3, [sp, #4]
 80084a0:	6120      	str	r0, [r4, #16]
 80084a2:	b15b      	cbz	r3, 80084bc <__smakebuf_r+0x74>
 80084a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084a8:	4630      	mov	r0, r6
 80084aa:	f000 f8c9 	bl	8008640 <_isatty_r>
 80084ae:	b128      	cbz	r0, 80084bc <__smakebuf_r+0x74>
 80084b0:	89a3      	ldrh	r3, [r4, #12]
 80084b2:	f023 0303 	bic.w	r3, r3, #3
 80084b6:	f043 0301 	orr.w	r3, r3, #1
 80084ba:	81a3      	strh	r3, [r4, #12]
 80084bc:	89a0      	ldrh	r0, [r4, #12]
 80084be:	4305      	orrs	r5, r0
 80084c0:	81a5      	strh	r5, [r4, #12]
 80084c2:	e7cd      	b.n	8008460 <__smakebuf_r+0x18>
 80084c4:	08008259 	.word	0x08008259

080084c8 <_raise_r>:
 80084c8:	291f      	cmp	r1, #31
 80084ca:	b538      	push	{r3, r4, r5, lr}
 80084cc:	4604      	mov	r4, r0
 80084ce:	460d      	mov	r5, r1
 80084d0:	d904      	bls.n	80084dc <_raise_r+0x14>
 80084d2:	2316      	movs	r3, #22
 80084d4:	6003      	str	r3, [r0, #0]
 80084d6:	f04f 30ff 	mov.w	r0, #4294967295
 80084da:	bd38      	pop	{r3, r4, r5, pc}
 80084dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80084de:	b112      	cbz	r2, 80084e6 <_raise_r+0x1e>
 80084e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80084e4:	b94b      	cbnz	r3, 80084fa <_raise_r+0x32>
 80084e6:	4620      	mov	r0, r4
 80084e8:	f000 f830 	bl	800854c <_getpid_r>
 80084ec:	462a      	mov	r2, r5
 80084ee:	4601      	mov	r1, r0
 80084f0:	4620      	mov	r0, r4
 80084f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084f6:	f000 b817 	b.w	8008528 <_kill_r>
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d00a      	beq.n	8008514 <_raise_r+0x4c>
 80084fe:	1c59      	adds	r1, r3, #1
 8008500:	d103      	bne.n	800850a <_raise_r+0x42>
 8008502:	2316      	movs	r3, #22
 8008504:	6003      	str	r3, [r0, #0]
 8008506:	2001      	movs	r0, #1
 8008508:	e7e7      	b.n	80084da <_raise_r+0x12>
 800850a:	2400      	movs	r4, #0
 800850c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008510:	4628      	mov	r0, r5
 8008512:	4798      	blx	r3
 8008514:	2000      	movs	r0, #0
 8008516:	e7e0      	b.n	80084da <_raise_r+0x12>

08008518 <raise>:
 8008518:	4b02      	ldr	r3, [pc, #8]	; (8008524 <raise+0xc>)
 800851a:	4601      	mov	r1, r0
 800851c:	6818      	ldr	r0, [r3, #0]
 800851e:	f7ff bfd3 	b.w	80084c8 <_raise_r>
 8008522:	bf00      	nop
 8008524:	2000000c 	.word	0x2000000c

08008528 <_kill_r>:
 8008528:	b538      	push	{r3, r4, r5, lr}
 800852a:	4d07      	ldr	r5, [pc, #28]	; (8008548 <_kill_r+0x20>)
 800852c:	2300      	movs	r3, #0
 800852e:	4604      	mov	r4, r0
 8008530:	4608      	mov	r0, r1
 8008532:	4611      	mov	r1, r2
 8008534:	602b      	str	r3, [r5, #0]
 8008536:	f7f8 fb63 	bl	8000c00 <_kill>
 800853a:	1c43      	adds	r3, r0, #1
 800853c:	d102      	bne.n	8008544 <_kill_r+0x1c>
 800853e:	682b      	ldr	r3, [r5, #0]
 8008540:	b103      	cbz	r3, 8008544 <_kill_r+0x1c>
 8008542:	6023      	str	r3, [r4, #0]
 8008544:	bd38      	pop	{r3, r4, r5, pc}
 8008546:	bf00      	nop
 8008548:	20000454 	.word	0x20000454

0800854c <_getpid_r>:
 800854c:	f7f8 bb50 	b.w	8000bf0 <_getpid>

08008550 <__sread>:
 8008550:	b510      	push	{r4, lr}
 8008552:	460c      	mov	r4, r1
 8008554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008558:	f000 f894 	bl	8008684 <_read_r>
 800855c:	2800      	cmp	r0, #0
 800855e:	bfab      	itete	ge
 8008560:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008562:	89a3      	ldrhlt	r3, [r4, #12]
 8008564:	181b      	addge	r3, r3, r0
 8008566:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800856a:	bfac      	ite	ge
 800856c:	6563      	strge	r3, [r4, #84]	; 0x54
 800856e:	81a3      	strhlt	r3, [r4, #12]
 8008570:	bd10      	pop	{r4, pc}

08008572 <__swrite>:
 8008572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008576:	461f      	mov	r7, r3
 8008578:	898b      	ldrh	r3, [r1, #12]
 800857a:	05db      	lsls	r3, r3, #23
 800857c:	4605      	mov	r5, r0
 800857e:	460c      	mov	r4, r1
 8008580:	4616      	mov	r6, r2
 8008582:	d505      	bpl.n	8008590 <__swrite+0x1e>
 8008584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008588:	2302      	movs	r3, #2
 800858a:	2200      	movs	r2, #0
 800858c:	f000 f868 	bl	8008660 <_lseek_r>
 8008590:	89a3      	ldrh	r3, [r4, #12]
 8008592:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008596:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800859a:	81a3      	strh	r3, [r4, #12]
 800859c:	4632      	mov	r2, r6
 800859e:	463b      	mov	r3, r7
 80085a0:	4628      	mov	r0, r5
 80085a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085a6:	f000 b817 	b.w	80085d8 <_write_r>

080085aa <__sseek>:
 80085aa:	b510      	push	{r4, lr}
 80085ac:	460c      	mov	r4, r1
 80085ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085b2:	f000 f855 	bl	8008660 <_lseek_r>
 80085b6:	1c43      	adds	r3, r0, #1
 80085b8:	89a3      	ldrh	r3, [r4, #12]
 80085ba:	bf15      	itete	ne
 80085bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80085be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80085c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80085c6:	81a3      	strheq	r3, [r4, #12]
 80085c8:	bf18      	it	ne
 80085ca:	81a3      	strhne	r3, [r4, #12]
 80085cc:	bd10      	pop	{r4, pc}

080085ce <__sclose>:
 80085ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085d2:	f000 b813 	b.w	80085fc <_close_r>
	...

080085d8 <_write_r>:
 80085d8:	b538      	push	{r3, r4, r5, lr}
 80085da:	4d07      	ldr	r5, [pc, #28]	; (80085f8 <_write_r+0x20>)
 80085dc:	4604      	mov	r4, r0
 80085de:	4608      	mov	r0, r1
 80085e0:	4611      	mov	r1, r2
 80085e2:	2200      	movs	r2, #0
 80085e4:	602a      	str	r2, [r5, #0]
 80085e6:	461a      	mov	r2, r3
 80085e8:	f7f8 fb41 	bl	8000c6e <_write>
 80085ec:	1c43      	adds	r3, r0, #1
 80085ee:	d102      	bne.n	80085f6 <_write_r+0x1e>
 80085f0:	682b      	ldr	r3, [r5, #0]
 80085f2:	b103      	cbz	r3, 80085f6 <_write_r+0x1e>
 80085f4:	6023      	str	r3, [r4, #0]
 80085f6:	bd38      	pop	{r3, r4, r5, pc}
 80085f8:	20000454 	.word	0x20000454

080085fc <_close_r>:
 80085fc:	b538      	push	{r3, r4, r5, lr}
 80085fe:	4d06      	ldr	r5, [pc, #24]	; (8008618 <_close_r+0x1c>)
 8008600:	2300      	movs	r3, #0
 8008602:	4604      	mov	r4, r0
 8008604:	4608      	mov	r0, r1
 8008606:	602b      	str	r3, [r5, #0]
 8008608:	f7f8 fb4d 	bl	8000ca6 <_close>
 800860c:	1c43      	adds	r3, r0, #1
 800860e:	d102      	bne.n	8008616 <_close_r+0x1a>
 8008610:	682b      	ldr	r3, [r5, #0]
 8008612:	b103      	cbz	r3, 8008616 <_close_r+0x1a>
 8008614:	6023      	str	r3, [r4, #0]
 8008616:	bd38      	pop	{r3, r4, r5, pc}
 8008618:	20000454 	.word	0x20000454

0800861c <_fstat_r>:
 800861c:	b538      	push	{r3, r4, r5, lr}
 800861e:	4d07      	ldr	r5, [pc, #28]	; (800863c <_fstat_r+0x20>)
 8008620:	2300      	movs	r3, #0
 8008622:	4604      	mov	r4, r0
 8008624:	4608      	mov	r0, r1
 8008626:	4611      	mov	r1, r2
 8008628:	602b      	str	r3, [r5, #0]
 800862a:	f7f8 fb48 	bl	8000cbe <_fstat>
 800862e:	1c43      	adds	r3, r0, #1
 8008630:	d102      	bne.n	8008638 <_fstat_r+0x1c>
 8008632:	682b      	ldr	r3, [r5, #0]
 8008634:	b103      	cbz	r3, 8008638 <_fstat_r+0x1c>
 8008636:	6023      	str	r3, [r4, #0]
 8008638:	bd38      	pop	{r3, r4, r5, pc}
 800863a:	bf00      	nop
 800863c:	20000454 	.word	0x20000454

08008640 <_isatty_r>:
 8008640:	b538      	push	{r3, r4, r5, lr}
 8008642:	4d06      	ldr	r5, [pc, #24]	; (800865c <_isatty_r+0x1c>)
 8008644:	2300      	movs	r3, #0
 8008646:	4604      	mov	r4, r0
 8008648:	4608      	mov	r0, r1
 800864a:	602b      	str	r3, [r5, #0]
 800864c:	f7f8 fb47 	bl	8000cde <_isatty>
 8008650:	1c43      	adds	r3, r0, #1
 8008652:	d102      	bne.n	800865a <_isatty_r+0x1a>
 8008654:	682b      	ldr	r3, [r5, #0]
 8008656:	b103      	cbz	r3, 800865a <_isatty_r+0x1a>
 8008658:	6023      	str	r3, [r4, #0]
 800865a:	bd38      	pop	{r3, r4, r5, pc}
 800865c:	20000454 	.word	0x20000454

08008660 <_lseek_r>:
 8008660:	b538      	push	{r3, r4, r5, lr}
 8008662:	4d07      	ldr	r5, [pc, #28]	; (8008680 <_lseek_r+0x20>)
 8008664:	4604      	mov	r4, r0
 8008666:	4608      	mov	r0, r1
 8008668:	4611      	mov	r1, r2
 800866a:	2200      	movs	r2, #0
 800866c:	602a      	str	r2, [r5, #0]
 800866e:	461a      	mov	r2, r3
 8008670:	f7f8 fb40 	bl	8000cf4 <_lseek>
 8008674:	1c43      	adds	r3, r0, #1
 8008676:	d102      	bne.n	800867e <_lseek_r+0x1e>
 8008678:	682b      	ldr	r3, [r5, #0]
 800867a:	b103      	cbz	r3, 800867e <_lseek_r+0x1e>
 800867c:	6023      	str	r3, [r4, #0]
 800867e:	bd38      	pop	{r3, r4, r5, pc}
 8008680:	20000454 	.word	0x20000454

08008684 <_read_r>:
 8008684:	b538      	push	{r3, r4, r5, lr}
 8008686:	4d07      	ldr	r5, [pc, #28]	; (80086a4 <_read_r+0x20>)
 8008688:	4604      	mov	r4, r0
 800868a:	4608      	mov	r0, r1
 800868c:	4611      	mov	r1, r2
 800868e:	2200      	movs	r2, #0
 8008690:	602a      	str	r2, [r5, #0]
 8008692:	461a      	mov	r2, r3
 8008694:	f7f8 face 	bl	8000c34 <_read>
 8008698:	1c43      	adds	r3, r0, #1
 800869a:	d102      	bne.n	80086a2 <_read_r+0x1e>
 800869c:	682b      	ldr	r3, [r5, #0]
 800869e:	b103      	cbz	r3, 80086a2 <_read_r+0x1e>
 80086a0:	6023      	str	r3, [r4, #0]
 80086a2:	bd38      	pop	{r3, r4, r5, pc}
 80086a4:	20000454 	.word	0x20000454

080086a8 <_init>:
 80086a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086aa:	bf00      	nop
 80086ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ae:	bc08      	pop	{r3}
 80086b0:	469e      	mov	lr, r3
 80086b2:	4770      	bx	lr

080086b4 <_fini>:
 80086b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086b6:	bf00      	nop
 80086b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ba:	bc08      	pop	{r3}
 80086bc:	469e      	mov	lr, r3
 80086be:	4770      	bx	lr
