<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p48" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_48{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_48{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_48{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_48{left:95px;bottom:1088px;}
#t5_48{left:121px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t6_48{left:69px;bottom:1061px;}
#t7_48{left:95px;bottom:1065px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_48{left:95px;bottom:1040px;}
#t9_48{left:121px;bottom:1040px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_48{left:95px;bottom:1016px;}
#tb_48{left:121px;bottom:1016px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_48{left:95px;bottom:991px;}
#td_48{left:121px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_48{left:95px;bottom:967px;}
#tf_48{left:121px;bottom:967px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tg_48{left:95px;bottom:943px;}
#th_48{left:121px;bottom:943px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_48{left:95px;bottom:918px;}
#tj_48{left:121px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_48{left:69px;bottom:894px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#tl_48{left:300px;bottom:900px;}
#tm_48{left:315px;bottom:894px;letter-spacing:-0.18px;word-spacing:-1.27px;}
#tn_48{left:69px;bottom:877px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#to_48{left:816px;bottom:884px;}
#tp_48{left:831px;bottom:877px;letter-spacing:-0.14px;}
#tq_48{left:69px;bottom:860px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tr_48{left:69px;bottom:801px;letter-spacing:0.12px;}
#ts_48{left:151px;bottom:801px;letter-spacing:0.15px;word-spacing:0.01px;}
#tt_48{left:69px;bottom:778px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tu_48{left:69px;bottom:761px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tv_48{left:69px;bottom:744px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tw_48{left:69px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_48{left:69px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_48{left:69px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tz_48{left:69px;bottom:669px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t10_48{left:69px;bottom:652px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t11_48{left:69px;bottom:635px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_48{left:69px;bottom:611px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t13_48{left:69px;bottom:594px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t14_48{left:69px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_48{left:69px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t16_48{left:69px;bottom:536px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t17_48{left:348px;bottom:536px;letter-spacing:-0.09px;}
#t18_48{left:364px;bottom:536px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#t19_48{left:69px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_48{left:69px;bottom:503px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t1b_48{left:69px;bottom:486px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_48{left:69px;bottom:469px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1d_48{left:69px;bottom:444px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#t1e_48{left:69px;bottom:428px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#t1f_48{left:69px;bottom:411px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#t1g_48{left:69px;bottom:394px;letter-spacing:-0.17px;word-spacing:-0.84px;}
#t1h_48{left:69px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1i_48{left:69px;bottom:353px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1j_48{left:69px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t1k_48{left:69px;bottom:319px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1l_48{left:69px;bottom:295px;letter-spacing:-0.16px;word-spacing:-0.92px;}
#t1m_48{left:69px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1n_48{left:69px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_48{left:69px;bottom:237px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#t1p_48{left:69px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1q_48{left:69px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1r_48{left:69px;bottom:179px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1s_48{left:69px;bottom:154px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1t_48{left:69px;bottom:137px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_48{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_48{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_48{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_48{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s5_48{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_48{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_48{font-size:14px;font-family:Arial_141;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts48" type="text/css" >

@font-face {
	font-family: Arial_141;
	src: url("fonts/Arial_141.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg48Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg48" style="-webkit-user-select: none;"><object width="935" height="1210" data="48/48.svg" type="image/svg+xml" id="pdf48" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_48" class="t s1_48">2-14 </span><span id="t2_48" class="t s1_48">Vol. 1 </span>
<span id="t3_48" class="t s2_48">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_48" class="t s3_48">— </span><span id="t5_48" class="t s3_48">XSAVE/XRSTORE performance improvements and XSAVEOPT new instruction. </span>
<span id="t6_48" class="t s4_48">• </span><span id="t7_48" class="t s3_48">Cache hierarchy improvements for wider data path. </span>
<span id="t8_48" class="t s3_48">— </span><span id="t9_48" class="t s3_48">Doubling of bandwidth enabled by two symmetric ports for memory operation. </span>
<span id="ta_48" class="t s3_48">— </span><span id="tb_48" class="t s3_48">Simultaneous handling of more in-flight loads and stores enabled by increased buffers. </span>
<span id="tc_48" class="t s3_48">— </span><span id="td_48" class="t s3_48">Internal bandwidth of two loads and one store each cycle. </span>
<span id="te_48" class="t s3_48">— </span><span id="tf_48" class="t s3_48">Improved prefetching. </span>
<span id="tg_48" class="t s3_48">— </span><span id="th_48" class="t s3_48">High bandwidth low latency LLC architecture. </span>
<span id="ti_48" class="t s3_48">— </span><span id="tj_48" class="t s3_48">High bandwidth ring architecture of on-die interconnect. </span>
<span id="tk_48" class="t s3_48">For additional information on Intel </span>
<span id="tl_48" class="t s5_48">® </span>
<span id="tm_48" class="t s3_48">Advanced Vector Extensions (AVX), see Section 5.13, “Intel® Advanced Vector </span>
<span id="tn_48" class="t s3_48">Extensions (Intel® AVX)” and Chapter 14, “Programming with Intel® AVX, FMA, and Intel® AVX2” in the Intel </span>
<span id="to_48" class="t s5_48">® </span>
<span id="tp_48" class="t s3_48">64 </span>
<span id="tq_48" class="t s3_48">and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="tr_48" class="t s6_48">2.2.7 </span><span id="ts_48" class="t s6_48">SIMD Instructions </span>
<span id="tt_48" class="t s3_48">Beginning with the Pentium II and Pentium with Intel MMX technology processor families, six extensions have been </span>
<span id="tu_48" class="t s3_48">introduced into the Intel 64 and IA-32 architectures to perform single-instruction multiple-data (SIMD) operations. </span>
<span id="tv_48" class="t s3_48">These extensions include the MMX technology, SSE extensions, SSE2 extensions, SSE3 extensions, Supplemental </span>
<span id="tw_48" class="t s3_48">Streaming SIMD Extensions 3, and SSE4. Each of these extensions provides a group of instructions that perform </span>
<span id="tx_48" class="t s3_48">SIMD operations on packed integer and/or packed floating-point data elements. </span>
<span id="ty_48" class="t s3_48">SIMD integer operations can use the 64-bit MMX or the 128-bit XMM registers. SIMD floating-point operations use </span>
<span id="tz_48" class="t s3_48">128-bit XMM registers. Figure 2-4 shows a summary of the various SIMD extensions (MMX technology, Intel SSE, </span>
<span id="t10_48" class="t s3_48">Intel SSE2, Intel SSE3, SSSE3, and Intel SSE4), the data types they operate on, and how the data types are packed </span>
<span id="t11_48" class="t s3_48">into MMX and XMM registers. </span>
<span id="t12_48" class="t s3_48">The Intel MMX technology was introduced in the Pentium II and Pentium with MMX technology processor families. </span>
<span id="t13_48" class="t s3_48">MMX instructions perform SIMD operations on packed byte, word, or doubleword integers located in MMX registers. </span>
<span id="t14_48" class="t s3_48">These instructions are useful in applications that operate on integer arrays and streams of integer data that lend </span>
<span id="t15_48" class="t s3_48">themselves to SIMD processing. </span>
<span id="t16_48" class="t s3_48">Intel SSE was introduced in the Pentium </span><span id="t17_48" class="t s7_48">III </span><span id="t18_48" class="t s3_48">processor family. Intel SSE instructions operate on packed single preci- </span>
<span id="t19_48" class="t s3_48">sion floating-point values contained in XMM registers and on packed integers contained in MMX registers. Several </span>
<span id="t1a_48" class="t s3_48">Intel SSE instructions provide state management, cache control, and memory ordering operations. Other Intel SSE </span>
<span id="t1b_48" class="t s3_48">instructions are targeted at applications that operate on arrays of single precision floating-point data elements (3- </span>
<span id="t1c_48" class="t s3_48">D geometry, 3-D rendering, and video encoding and decoding applications). </span>
<span id="t1d_48" class="t s3_48">Intel SSE2 was introduced in the Pentium 4 and Intel Xeon processors. Intel SSE2 instructions operate on packed </span>
<span id="t1e_48" class="t s3_48">double precision floating-point values contained in XMM registers and on packed integers contained in MMX and </span>
<span id="t1f_48" class="t s3_48">XMM registers. Intel SSE2 integer instructions extend IA-32 SIMD operations by adding new 128-bit SIMD integer </span>
<span id="t1g_48" class="t s3_48">operations and by expanding existing 64-bit SIMD integer operations to 128-bit XMM capability. Intel SSE2 instruc- </span>
<span id="t1h_48" class="t s3_48">tions also provide new cache control and memory ordering operations. </span>
<span id="t1i_48" class="t s3_48">Intel SSE3 was introduced with the Pentium 4 processor supporting Hyper-Threading Technology (built on 90 nm </span>
<span id="t1j_48" class="t s3_48">process technology). Intel SSE3 offers 13 instructions that accelerate performance of Streaming SIMD Extensions </span>
<span id="t1k_48" class="t s3_48">technology, Streaming SIMD Extensions 2 technology, and x87-FP math capabilities. </span>
<span id="t1l_48" class="t s3_48">SSSE3 was introduced with the Intel Xeon processor 5100 series and Intel Core 2 processor family. SSSE3 offer 32 </span>
<span id="t1m_48" class="t s3_48">instructions to accelerate processing of SIMD integer data. </span>
<span id="t1n_48" class="t s3_48">Intel SSE4 offers 54 instructions. 47 of them are referred to as Intel SSE4.1 instructions. Intel SSE4.1 was intro- </span>
<span id="t1o_48" class="t s3_48">duced with the Intel Xeon processor 5400 series and Intel Core 2 Extreme processor QX9650. The other seven Intel </span>
<span id="t1p_48" class="t s3_48">SSE4 instructions are referred to as Intel SSE4.2 instructions. </span>
<span id="t1q_48" class="t s3_48">Intel AES-NI and PCLMULQDQ introduced seven new instructions. Six of them are primitives for accelerating algo- </span>
<span id="t1r_48" class="t s3_48">rithms based on AES encryption/decryption standard, and are referred to as Intel AES-NI. </span>
<span id="t1s_48" class="t s3_48">The PCLMULQDQ instruction accelerates general-purpose block encryption, which can perform carry-less multipli- </span>
<span id="t1t_48" class="t s3_48">cation for two binary numbers up to 64-bit wide. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
