# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../eth_ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" \
"../../../../eth_ddr3_hdmi.srcs/sources_1/ip/bram_hdmi_data/sim/bram_hdmi_data.v" \
"../../../../eth_ddr3_hdmi.srcs/sources_1/new/img_data_generator.v" \
"../../../../eth_ddr3_hdmi.srcs/sim_1/new/tb_img_data_generator.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
