--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Mar 29 21:18:24 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     display_4digitos
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets CLK_c]
            455 items scored, 193 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.580ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             contador_136__i0  (from CLK_c +)
   Destination:    FD1P3AX    SP             posicion_FSM_i0_i0  (to CLK_c +)

   Delay:                   8.321ns  (31.8% logic, 68.2% route), 6 logic levels.

 Constraint Details:

      8.321ns data_path contador_136__i0 to posicion_FSM_i0_i0 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 3.580ns

 Path Details: contador_136__i0 to posicion_FSM_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              contador_136__i0 (from CLK_c)
Route         2   e 1.002                                  contador[0]
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n859
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route         1   e 0.788                                  n867
LUT4        ---     0.448              D to Z              i3_4_lut_adj_2
Route         1   e 0.788                                  n857
LUT4        ---     0.448              C to Z              i1_3_lut
Route        19   e 1.524                                  CLK_c_enable_4
                  --------
                    8.321  (31.8% logic, 68.2% route), 6 logic levels.


Error:  The following path violates requirements by 3.580ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             contador_136__i0  (from CLK_c +)
   Destination:    FD1P3AX    SP             posicion_FSM_i0_i1  (to CLK_c +)

   Delay:                   8.321ns  (31.8% logic, 68.2% route), 6 logic levels.

 Constraint Details:

      8.321ns data_path contador_136__i0 to posicion_FSM_i0_i1 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 3.580ns

 Path Details: contador_136__i0 to posicion_FSM_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              contador_136__i0 (from CLK_c)
Route         2   e 1.002                                  contador[0]
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n859
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route         1   e 0.788                                  n867
LUT4        ---     0.448              D to Z              i3_4_lut_adj_2
Route         1   e 0.788                                  n857
LUT4        ---     0.448              C to Z              i1_3_lut
Route        19   e 1.524                                  CLK_c_enable_4
                  --------
                    8.321  (31.8% logic, 68.2% route), 6 logic levels.


Error:  The following path violates requirements by 3.580ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             contador_136__i0  (from CLK_c +)
   Destination:    FD1P3AX    SP             posicion_FSM_i0_i2  (to CLK_c +)

   Delay:                   8.321ns  (31.8% logic, 68.2% route), 6 logic levels.

 Constraint Details:

      8.321ns data_path contador_136__i0 to posicion_FSM_i0_i2 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 3.580ns

 Path Details: contador_136__i0 to posicion_FSM_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              contador_136__i0 (from CLK_c)
Route         2   e 1.002                                  contador[0]
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n859
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route         1   e 0.788                                  n867
LUT4        ---     0.448              D to Z              i3_4_lut_adj_2
Route         1   e 0.788                                  n857
LUT4        ---     0.448              C to Z              i1_3_lut
Route        19   e 1.524                                  CLK_c_enable_4
                  --------
                    8.321  (31.8% logic, 68.2% route), 6 logic levels.

Warning: 8.580 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets CLK_c]                   |     5.000 ns|     8.580 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
CLK_c_enable_4                          |      19|     190|     98.45%
                                        |        |        |
n857                                    |       1|     190|     98.45%
                                        |        |        |
n867                                    |       1|     190|     98.45%
                                        |        |        |
n6                                      |       1|     133|     68.91%
                                        |        |        |
n859                                    |       1|      76|     39.38%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 193  Score: 454113

Constraints cover  455 paths, 75 nets, and 171 connections (52.5% coverage)


Peak memory: 85073920 bytes, TRCE: 1445888 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
