{"vcs1":{"timestamp_begin":1740917618.652346906, "rt":3.59, "ut":3.34, "st":0.19}}
{"vcselab":{"timestamp_begin":1740917622.324026102, "rt":0.19, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1740917622.574881357, "rt":0.29, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740917618.334222104}
{"VCS_COMP_START_TIME": 1740917618.334222104}
{"VCS_COMP_END_TIME": 1740917622.940140131}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 349456}}
{"vcselab": {"peak_mem": 158216}}
