// Seed: 3189741420
module module_0 #(
    parameter id_1 = 32'd64
) ();
  wire _id_1, id_2, id_3[1 : id_1  !=  id_1], id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output uwire id_4
);
  always begin : LABEL_0
    $unsigned(49);
    ;
  end
  module_0 modCall_1 ();
  wire [1 'b0 : -1] id_6;
  rtran (-1, -1'h0);
endmodule
module module_2 #(
    parameter id_0 = 32'd35,
    parameter id_1 = 32'd27,
    parameter id_3 = 32'd87
) (
    input wand _id_0,
    input wand _id_1,
    input tri1 id_2,
    input wire _id_3[id_0 : -1],
    input wire id_4
);
  logic id_6;
  wire [id_3 : id_1] id_7;
  module_0 modCall_1 ();
endmodule
