// Seed: 2480893852
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    output reg id_2,
    output id_3,
    output id_4,
    input id_5,
    input id_6,
    output id_7
);
  reg id_8;
  reg id_9;
  initial begin
    if (1'b0) begin
      id_3 <= id_0;
      if (1) begin
        id_4 <= 1;
      end else begin
        id_2 <= 1;
        id_4 <= 1;
      end
    end else begin
      if (id_5) begin
        if (1) begin
          id_7 = 1'h0;
          SystemTFIdentifier(1);
          id_3 <= 1;
        end else begin
          if (id_6 && id_6) begin
            id_3 <= id_9;
          end
        end
      end else begin
        SystemTFIdentifier(1);
        id_2 <= id_8;
      end
    end
  end
endmodule
