============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sat Mar  4 17:58:08 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(35)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(46)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(55)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(92)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 33 trigger nets, 33 data nets.
KIT-1004 : Chipwatcher code = 1111101011101100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=33,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=108) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=108) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=33,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=33,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=33,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=108)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=108)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=33,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=33,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1924/25 useful/useless nets, 1030/11 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1645/2 useful/useless nets, 1424/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1629/16 useful/useless nets, 1412/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 383 better
SYN-1014 : Optimize round 2
SYN-1032 : 1327/60 useful/useless nets, 1110/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1363/227 useful/useless nets, 1175/38 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 298 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 1786/5 useful/useless nets, 1598/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 210 (3.61), #lev = 5 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 247 (3.47), #lev = 4 (1.72)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 486 instances into 247 LUTs, name keeping = 76%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 346 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 116 adder to BLE ...
SYN-4008 : Packed 116 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.245913s wall, 0.937500s user + 0.109375s system = 1.046875s CPU (84.0%)

RUN-1004 : used memory is 144 MB, reserved memory is 108 MB, peak memory is 149 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/uart_data[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1315/2 useful/useless nets, 1115/2 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (236 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1116 instances
RUN-0007 : 435 luts, 486 seqs, 86 mslices, 55 lslices, 19 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1316 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 680 nets have 2 pins
RUN-1001 : 503 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     208     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     271     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1114 instances, 435 luts, 486 seqs, 141 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 311025
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1114.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 204445, overlap = 67.5
PHY-3002 : Step(2): len = 139270, overlap = 67.5
PHY-3002 : Step(3): len = 95144, overlap = 67.5
PHY-3002 : Step(4): len = 72730.9, overlap = 67.5
PHY-3002 : Step(5): len = 56898.3, overlap = 67.5
PHY-3002 : Step(6): len = 48289.5, overlap = 67.5
PHY-3002 : Step(7): len = 44731.1, overlap = 67.5
PHY-3002 : Step(8): len = 38186.3, overlap = 67.5
PHY-3002 : Step(9): len = 33638, overlap = 67.5
PHY-3002 : Step(10): len = 33814.7, overlap = 67.5
PHY-3002 : Step(11): len = 31170.1, overlap = 67.5
PHY-3002 : Step(12): len = 28197.5, overlap = 71.8125
PHY-3002 : Step(13): len = 25421.3, overlap = 74.5938
PHY-3002 : Step(14): len = 25554.9, overlap = 76.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.12049e-07
PHY-3002 : Step(15): len = 27927, overlap = 69.5625
PHY-3002 : Step(16): len = 29198.4, overlap = 64.625
PHY-3002 : Step(17): len = 24083.4, overlap = 72.4688
PHY-3002 : Step(18): len = 24976.4, overlap = 71.5
PHY-3002 : Step(19): len = 25175.1, overlap = 69
PHY-3002 : Step(20): len = 22967.6, overlap = 72.8438
PHY-3002 : Step(21): len = 23068.8, overlap = 73.5312
PHY-3002 : Step(22): len = 22515.9, overlap = 71.5312
PHY-3002 : Step(23): len = 22574.6, overlap = 74.1562
PHY-3002 : Step(24): len = 22473, overlap = 75.5312
PHY-3002 : Step(25): len = 22696, overlap = 75.125
PHY-3002 : Step(26): len = 21790.1, overlap = 80.875
PHY-3002 : Step(27): len = 22041.4, overlap = 83.2812
PHY-3002 : Step(28): len = 21992.6, overlap = 81.25
PHY-3002 : Step(29): len = 21922.6, overlap = 82.4375
PHY-3002 : Step(30): len = 21488.3, overlap = 82.0625
PHY-3002 : Step(31): len = 21358.7, overlap = 85.3438
PHY-3002 : Step(32): len = 21070.6, overlap = 82.9062
PHY-3002 : Step(33): len = 21244.4, overlap = 82.6875
PHY-3002 : Step(34): len = 20717.4, overlap = 82.1875
PHY-3002 : Step(35): len = 20662.9, overlap = 83.0938
PHY-3002 : Step(36): len = 20315.1, overlap = 83.9062
PHY-3002 : Step(37): len = 20253.7, overlap = 83.7188
PHY-3002 : Step(38): len = 19897.4, overlap = 83.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.8241e-06
PHY-3002 : Step(39): len = 19805.9, overlap = 83.625
PHY-3002 : Step(40): len = 19805.9, overlap = 83.625
PHY-3002 : Step(41): len = 19603.8, overlap = 83.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.6482e-06
PHY-3002 : Step(42): len = 19739.3, overlap = 83.625
PHY-3002 : Step(43): len = 19764.5, overlap = 81.375
PHY-3002 : Step(44): len = 19764.5, overlap = 81.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.29639e-06
PHY-3002 : Step(45): len = 20001, overlap = 74.5625
PHY-3002 : Step(46): len = 20001, overlap = 74.5625
PHY-3002 : Step(47): len = 19979, overlap = 74.4062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.45928e-05
PHY-3002 : Step(48): len = 20108.3, overlap = 74.4062
PHY-3002 : Step(49): len = 20116.5, overlap = 72.1562
PHY-3002 : Step(50): len = 20208.5, overlap = 67.6562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.91856e-05
PHY-3002 : Step(51): len = 20192.5, overlap = 67.5938
PHY-3002 : Step(52): len = 20192.4, overlap = 67.375
PHY-3002 : Step(53): len = 20474.2, overlap = 67.4375
PHY-3002 : Step(54): len = 20496.6, overlap = 67.4375
PHY-3002 : Step(55): len = 20622.9, overlap = 67.4375
PHY-3002 : Step(56): len = 20697.4, overlap = 67.4375
PHY-3002 : Step(57): len = 20866.7, overlap = 65.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.72223e-05
PHY-3002 : Step(58): len = 20890.3, overlap = 65
PHY-3002 : Step(59): len = 20926.7, overlap = 65
PHY-3002 : Step(60): len = 21000.4, overlap = 65.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009574s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.74316e-06
PHY-3002 : Step(61): len = 28085.3, overlap = 37.125
PHY-3002 : Step(62): len = 28085.3, overlap = 37.125
PHY-3002 : Step(63): len = 27689.9, overlap = 36.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.48633e-06
PHY-3002 : Step(64): len = 27591.8, overlap = 35.9688
PHY-3002 : Step(65): len = 27591.8, overlap = 35.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.09727e-05
PHY-3002 : Step(66): len = 27590.4, overlap = 35.5
PHY-3002 : Step(67): len = 27755, overlap = 35.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.19453e-05
PHY-3002 : Step(68): len = 27849.9, overlap = 33.7812
PHY-3002 : Step(69): len = 27849.9, overlap = 33.7812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.73867e-05
PHY-3002 : Step(70): len = 28520.7, overlap = 31.9375
PHY-3002 : Step(71): len = 29307.3, overlap = 30.3438
PHY-3002 : Step(72): len = 30842.3, overlap = 23.0625
PHY-3002 : Step(73): len = 30333.5, overlap = 21.6875
PHY-3002 : Step(74): len = 30360.2, overlap = 21.1562
PHY-3002 : Step(75): len = 29638.8, overlap = 20.5625
PHY-3002 : Step(76): len = 29638.8, overlap = 20.5625
PHY-3002 : Step(77): len = 29082.2, overlap = 19.5312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.47734e-05
PHY-3002 : Step(78): len = 28932, overlap = 19.2188
PHY-3002 : Step(79): len = 28932, overlap = 19.2188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000149547
PHY-3002 : Step(80): len = 29200.2, overlap = 17.9688
PHY-3002 : Step(81): len = 29200.2, overlap = 17.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7215e-05
PHY-3002 : Step(82): len = 29782.3, overlap = 46.25
PHY-3002 : Step(83): len = 29981.3, overlap = 45.8125
PHY-3002 : Step(84): len = 30074, overlap = 43.6562
PHY-3002 : Step(85): len = 30079.7, overlap = 42.7188
PHY-3002 : Step(86): len = 29876, overlap = 40.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.44301e-05
PHY-3002 : Step(87): len = 29525.3, overlap = 41.625
PHY-3002 : Step(88): len = 29534.7, overlap = 41.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.88602e-05
PHY-3002 : Step(89): len = 29477, overlap = 43.0312
PHY-3002 : Step(90): len = 29604.2, overlap = 42.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00013772
PHY-3002 : Step(91): len = 29922.7, overlap = 39.3125
PHY-3002 : Step(92): len = 30178.6, overlap = 37.4688
PHY-3002 : Step(93): len = 30414.9, overlap = 31.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000275441
PHY-3002 : Step(94): len = 30200.1, overlap = 32.625
PHY-3002 : Step(95): len = 30207.7, overlap = 32.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000550881
PHY-3002 : Step(96): len = 30575.2, overlap = 28.0625
PHY-3002 : Step(97): len = 30713.3, overlap = 27.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00110176
PHY-3002 : Step(98): len = 30851.3, overlap = 26.5625
PHY-3002 : Step(99): len = 30862.9, overlap = 26.4688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00220353
PHY-3002 : Step(100): len = 30950.3, overlap = 26.375
PHY-3002 : Step(101): len = 30950.3, overlap = 26.375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00425888
PHY-3002 : Step(102): len = 31052.3, overlap = 26.3125
PHY-3002 : Step(103): len = 31052.3, overlap = 26.3125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00851777
PHY-3002 : Step(104): len = 31083.4, overlap = 26.6875
PHY-3002 : Step(105): len = 31083.4, overlap = 26.6875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0170355
PHY-3002 : Step(106): len = 31099, overlap = 26.25
PHY-3002 : Step(107): len = 31103.3, overlap = 26.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0340711
PHY-3002 : Step(108): len = 31097.2, overlap = 26.4688
PHY-3002 : Step(109): len = 31097.2, overlap = 26.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 72.62 peak overflow 3.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1316.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44304, over cnt = 171(0%), over = 663, worst = 16
PHY-1001 : End global iterations;  0.127624s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 35.00, top5 = 19.18, top10 = 12.44, top15 = 8.85.
PHY-1001 : End incremental global routing;  0.246856s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (25.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5973, tnet num: 1314, tinst num: 1114, tnode num: 7957, tedge num: 10012.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.197176s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (95.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.468494s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (60.0%)

OPT-1001 : Current memory(MB): used = 199, reserve = 163, peak = 199.
OPT-1001 : End physical optimization;  0.485098s wall, 0.234375s user + 0.062500s system = 0.296875s CPU (61.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 435 LUT to BLE ...
SYN-4008 : Packed 435 LUT and 157 SEQ to BLE.
SYN-4003 : Packing 329 remaining SEQ's ...
SYN-4005 : Packed 190 SEQ with LUT/SLICE
SYN-4006 : 112 single LUT's are left
SYN-4006 : 139 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 574/865 primitive instances ...
PHY-3001 : End packing;  0.045193s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 521 instances
RUN-1001 : 233 mslices, 234 lslices, 19 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1160 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 502 nets have 2 pins
RUN-1001 : 522 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 519 instances, 467 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 31565.8, Over = 38.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.85364e-05
PHY-3002 : Step(110): len = 30407, overlap = 36.5
PHY-3002 : Step(111): len = 30419, overlap = 38.5
PHY-3002 : Step(112): len = 30378, overlap = 41.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.70728e-05
PHY-3002 : Step(113): len = 30385, overlap = 40.75
PHY-3002 : Step(114): len = 30770.9, overlap = 41
PHY-3002 : Step(115): len = 30864.6, overlap = 41
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.41455e-05
PHY-3002 : Step(116): len = 31285.1, overlap = 38.5
PHY-3002 : Step(117): len = 31285.1, overlap = 38.5
PHY-3002 : Step(118): len = 31157.3, overlap = 37
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.141462s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (22.1%)

PHY-3001 : Trial Legalized: Len = 44670.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000794291
PHY-3002 : Step(119): len = 40159.5, overlap = 4
PHY-3002 : Step(120): len = 38235.4, overlap = 8.5
PHY-3002 : Step(121): len = 35495.8, overlap = 12.75
PHY-3002 : Step(122): len = 35089.3, overlap = 13.25
PHY-3002 : Step(123): len = 34481.3, overlap = 16.5
PHY-3002 : Step(124): len = 34358, overlap = 17
PHY-3002 : Step(125): len = 34138.6, overlap = 16.75
PHY-3002 : Step(126): len = 34076.6, overlap = 18.5
PHY-3002 : Step(127): len = 34007.8, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00158858
PHY-3002 : Step(128): len = 33992, overlap = 18
PHY-3002 : Step(129): len = 33973.2, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00317716
PHY-3002 : Step(130): len = 33991.1, overlap = 18
PHY-3002 : Step(131): len = 33982.6, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39874.8, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005877s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 9 instances has been re-located, deltaX = 0, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 40056.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 42/1160.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54584, over cnt = 199(0%), over = 311, worst = 5
PHY-1002 : len = 55896, over cnt = 101(0%), over = 140, worst = 4
PHY-1002 : len = 57096, over cnt = 30(0%), over = 50, worst = 4
PHY-1002 : len = 57552, over cnt = 9(0%), over = 16, worst = 3
PHY-1002 : len = 57848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.249821s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (18.8%)

PHY-1001 : Congestion index: top1 = 27.44, top5 = 20.55, top10 = 15.32, top15 = 11.49.
PHY-1001 : End incremental global routing;  0.317473s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (24.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5252, tnet num: 1158, tinst num: 519, tnode num: 6736, tedge num: 9075.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.217006s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (108.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.559010s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (58.7%)

OPT-1001 : Current memory(MB): used = 203, reserve = 168, peak = 203.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001913s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 989/1160.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 57848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009191s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.44, top5 = 20.55, top10 = 15.32, top15 = 11.49.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.034483
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.652497s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (64.7%)

RUN-1003 : finish command "place" in  6.216272s wall, 1.593750s user + 0.671875s system = 2.265625s CPU (36.4%)

RUN-1004 : used memory is 186 MB, reserved memory is 150 MB, peak memory is 205 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 521 instances
RUN-1001 : 233 mslices, 234 lslices, 19 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1160 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 502 nets have 2 pins
RUN-1001 : 522 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5252, tnet num: 1158, tinst num: 519, tnode num: 6736, tedge num: 9075.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 233 mslices, 234 lslices, 19 pads, 30 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 692 clock pins, and constraint 1484 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54368, over cnt = 199(0%), over = 308, worst = 4
PHY-1002 : len = 55624, over cnt = 107(0%), over = 150, worst = 3
PHY-1002 : len = 56656, over cnt = 46(0%), over = 68, worst = 3
PHY-1002 : len = 57496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.251435s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (31.1%)

PHY-1001 : Congestion index: top1 = 27.54, top5 = 20.51, top10 = 15.29, top15 = 11.40.
PHY-1001 : End global routing;  0.325664s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (48.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 232, reserve = 197, peak = 246.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 497, reserve = 466, peak = 497.
PHY-1001 : End build detailed router design. 4.356797s wall, 3.656250s user + 0.203125s system = 3.859375s CPU (88.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 26624, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.532680s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (76.5%)

PHY-1001 : Current memory(MB): used = 529, reserve = 499, peak = 529.
PHY-1001 : End phase 1; 1.545002s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (76.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 239976, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 530, reserve = 500, peak = 531.
PHY-1001 : End initial routed; 5.255861s wall, 3.953125s user + 0.062500s system = 4.015625s CPU (76.4%)

PHY-1001 : Current memory(MB): used = 530, reserve = 500, peak = 531.
PHY-1001 : End phase 2; 5.255922s wall, 3.953125s user + 0.062500s system = 4.015625s CPU (76.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 239592, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.136029s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (57.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 239656, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.032748s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 8 nets
PHY-1001 : End commit to database; 0.196523s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.4%)

PHY-1001 : Current memory(MB): used = 544, reserve = 514, peak = 544.
PHY-1001 : End phase 3; 0.506730s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (67.8%)

PHY-1003 : Routed, final wirelength = 239656
PHY-1001 : Current memory(MB): used = 544, reserve = 514, peak = 544.
PHY-1001 : End export database. 0.016449s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.0%)

PHY-1001 : End detail routing;  11.990188s wall, 9.328125s user + 0.281250s system = 9.609375s CPU (80.1%)

RUN-1003 : finish command "route" in  12.661558s wall, 9.718750s user + 0.343750s system = 10.062500s CPU (79.5%)

RUN-1004 : used memory is 475 MB, reserved memory is 446 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      740   out of  19600    3.78%
#reg                      515   out of  19600    2.63%
#le                       879
  #lut only               364   out of    879   41.41%
  #reg only               139   out of    879   15.81%
  #lut&reg                376   out of    879   42.78%
#dsp                        0   out of     29    0.00%
#bram                      30   out of     64   46.88%
  #bram9k                  30
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     1
  #oreg                     2
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 203
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             134
#3        adc_clk_dup_3        GCLK               lslice             type/adc_clk_reg_syn_8.q0    9


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |879    |599     |141     |518     |30      |0       |
|  adc                               |adc_ctrl       |27     |21      |6       |16      |0       |0       |
|  fifo_list                         |fifo_ctrl      |49     |25      |16      |33      |0       |0       |
|    fifo_list                       |fifo           |45     |21      |16      |30      |0       |0       |
|  rx                                |uart_rx        |46     |39      |6       |25      |0       |0       |
|  tx                                |uart_tx        |62     |43      |8       |37      |0       |0       |
|  type                              |type_choice    |128    |120     |8       |56      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |563    |347     |97      |346     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |563    |347     |97      |346     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |221    |124     |0       |219     |0       |0       |
|        reg_inst                    |register       |220    |123     |0       |218     |0       |0       |
|        tap_inst                    |tap            |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger        |342    |223     |97      |127     |0       |0       |
|        bus_inst                    |bus_top        |119    |66      |40      |37      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |30     |14      |10      |9       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |27     |17      |10      |10      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |32     |22      |10      |8       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |28     |11      |10      |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |138    |109     |29      |58      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       483   
    #2          2       383   
    #3          3        96   
    #4          4        43   
    #5        5-10       76   
    #6        11-50      39   
    #7       51-100      4    
    #8       101-500     2    
  Average     3.28            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: b13ad751db434fd7585008d888affb669c51ea72e1b5a539d7379cfb76cca064 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 519
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1160, pip num: 13864
BIT-1002 : Init feedthrough completely, num: 8
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1330 valid insts, and 35892 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101001001111101011101100
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.832350s wall, 10.000000s user + 0.109375s system = 10.109375s CPU (356.9%)

RUN-1004 : used memory is 477 MB, reserved memory is 452 MB, peak memory is 677 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230304_175807.log"
