\hypertarget{group___v_r_e_f___register___masks}{}\section{V\+R\+EF Register Masks}
\label{group___v_r_e_f___register___masks}\index{VREF Register Masks@{VREF Register Masks}}
\subsection*{T\+RM -\/ V\+R\+EF Trim Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_gaf233ddf56401003ec721b808d3910978}\label{group___v_r_e_f___register___masks_gaf233ddf56401003ec721b808d3910978}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+T\+R\+I\+M\+\_\+\+M\+A\+SK}~(0x3\+F\+U)
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_ga7738b4edb18c8c9dcb36d6be564c80e6}\label{group___v_r_e_f___register___masks_ga7738b4edb18c8c9dcb36d6be564c80e6}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+T\+R\+I\+M\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___v_r_e_f___register___masks_ga7b200f282af693ea614c6bb380a5bfb8}{V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+T\+R\+IM}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+T\+R\+I\+M\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+T\+R\+I\+M\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_gaca90564d0247d6637d487fa045dbe328}\label{group___v_r_e_f___register___masks_gaca90564d0247d6637d487fa045dbe328}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+C\+H\+O\+P\+E\+N\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_gad66c35e7a2372a16a0ef1042ad0d029a}\label{group___v_r_e_f___register___masks_gad66c35e7a2372a16a0ef1042ad0d029a}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+C\+H\+O\+P\+E\+N\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___v_r_e_f___register___masks_gaaa2d50a050e401275bb8db441075a60c}{V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+C\+H\+O\+P\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+C\+H\+O\+P\+E\+N\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+C\+H\+O\+P\+E\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{SC -\/ V\+R\+EF Status and Control Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_ga7eb8ab4b25ed9f93b23d7199c50e7181}\label{group___v_r_e_f___register___masks_ga7eb8ab4b25ed9f93b23d7199c50e7181}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+M\+O\+D\+E\+\_\+\+L\+V\+\_\+\+M\+A\+SK}~(0x3\+U)
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_ga3130891ca865a042a784a2c3bc7141b0}\label{group___v_r_e_f___register___masks_ga3130891ca865a042a784a2c3bc7141b0}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+M\+O\+D\+E\+\_\+\+L\+V\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___v_r_e_f___register___masks_ga2bd98e877f61a410c3226d6472365b5e}{V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+M\+O\+D\+E\+\_\+\+LV}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+M\+O\+D\+E\+\_\+\+L\+V\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+M\+O\+D\+E\+\_\+\+L\+V\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_gadc4f84c737775ee82f350149ade8f5bf}\label{group___v_r_e_f___register___masks_gadc4f84c737775ee82f350149ade8f5bf}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+S\+T\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_ga88b36251362ceabbeeb2302dae65000d}\label{group___v_r_e_f___register___masks_ga88b36251362ceabbeeb2302dae65000d}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+S\+T\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___v_r_e_f___register___masks_ga30537740fce6d9a373359c63805e11e8}{V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+ST}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+S\+T\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+S\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_gaeb737c0b08409b6e7ea8de3bf7a90732}\label{group___v_r_e_f___register___masks_gaeb737c0b08409b6e7ea8de3bf7a90732}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+I\+C\+O\+M\+P\+E\+N\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_gab4b6bb1062b8e67c9224814d85df2a2c}\label{group___v_r_e_f___register___masks_gab4b6bb1062b8e67c9224814d85df2a2c}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+I\+C\+O\+M\+P\+E\+N\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___v_r_e_f___register___masks_gab383d7f445ab9bf9266da50107d30f7f}{V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+I\+C\+O\+M\+P\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+I\+C\+O\+M\+P\+E\+N\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+I\+C\+O\+M\+P\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_ga1396c56eb73d89394a57b1f83f20c9ea}\label{group___v_r_e_f___register___masks_ga1396c56eb73d89394a57b1f83f20c9ea}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+R\+E\+G\+E\+N\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_gacfe64ba6f4a76a4aef274f2fedb95a90}\label{group___v_r_e_f___register___masks_gacfe64ba6f4a76a4aef274f2fedb95a90}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+R\+E\+G\+E\+N\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___v_r_e_f___register___masks_gac93682ccff6c6c12d1929940d197020a}{V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+R\+E\+G\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+R\+E\+G\+E\+N\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+R\+E\+G\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_ga2df8186aa60a77e25e67589bc50ce539}\label{group___v_r_e_f___register___masks_ga2df8186aa60a77e25e67589bc50ce539}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+E\+N\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___v_r_e_f___register___masks_gaca5e397ea8b43f55854f4a6b80ec479b}\label{group___v_r_e_f___register___masks_gaca5e397ea8b43f55854f4a6b80ec479b}} 
\#define {\bfseries V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+E\+N\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___v_r_e_f___register___masks_ga7a5994dbf9e379f63aea014ab33e4822}{V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+E\+N\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+E\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___v_r_e_f___register___masks_gab383d7f445ab9bf9266da50107d30f7f}\label{group___v_r_e_f___register___masks_gab383d7f445ab9bf9266da50107d30f7f}} 
\index{VREF Register Masks@{VREF Register Masks}!VREF\_SC\_ICOMPEN@{VREF\_SC\_ICOMPEN}}
\index{VREF\_SC\_ICOMPEN@{VREF\_SC\_ICOMPEN}!VREF Register Masks@{VREF Register Masks}}
\subsubsection{\texorpdfstring{VREF\_SC\_ICOMPEN}{VREF\_SC\_ICOMPEN}}
{\footnotesize\ttfamily \#define V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+I\+C\+O\+M\+P\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+I\+C\+O\+M\+P\+E\+N\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+I\+C\+O\+M\+P\+E\+N\+\_\+\+M\+A\+SK)}

I\+C\+O\+M\+P\+EN -\/ Second order curvature compensation enable 0b0..Disabled 0b1..Enabled \mbox{\Hypertarget{group___v_r_e_f___register___masks_ga2bd98e877f61a410c3226d6472365b5e}\label{group___v_r_e_f___register___masks_ga2bd98e877f61a410c3226d6472365b5e}} 
\index{VREF Register Masks@{VREF Register Masks}!VREF\_SC\_MODE\_LV@{VREF\_SC\_MODE\_LV}}
\index{VREF\_SC\_MODE\_LV@{VREF\_SC\_MODE\_LV}!VREF Register Masks@{VREF Register Masks}}
\subsubsection{\texorpdfstring{VREF\_SC\_MODE\_LV}{VREF\_SC\_MODE\_LV}}
{\footnotesize\ttfamily \#define V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+M\+O\+D\+E\+\_\+\+LV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+M\+O\+D\+E\+\_\+\+L\+V\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+M\+O\+D\+E\+\_\+\+L\+V\+\_\+\+M\+A\+SK)}

M\+O\+D\+E\+\_\+\+LV -\/ Buffer Mode selection 0b00..Bandgap on only, for stabilization and startup 0b01..High power buffer mode enabled 0b10..Low-\/power buffer mode enabled 0b11..Reserved \mbox{\Hypertarget{group___v_r_e_f___register___masks_gac93682ccff6c6c12d1929940d197020a}\label{group___v_r_e_f___register___masks_gac93682ccff6c6c12d1929940d197020a}} 
\index{VREF Register Masks@{VREF Register Masks}!VREF\_SC\_REGEN@{VREF\_SC\_REGEN}}
\index{VREF\_SC\_REGEN@{VREF\_SC\_REGEN}!VREF Register Masks@{VREF Register Masks}}
\subsubsection{\texorpdfstring{VREF\_SC\_REGEN}{VREF\_SC\_REGEN}}
{\footnotesize\ttfamily \#define V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+R\+E\+G\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+R\+E\+G\+E\+N\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+R\+E\+G\+E\+N\+\_\+\+M\+A\+SK)}

R\+E\+G\+EN -\/ Regulator enable 0b0..Internal 1.\+75 V regulator is disabled. 0b1..Internal 1.\+75 V regulator is enabled. \mbox{\Hypertarget{group___v_r_e_f___register___masks_ga7a5994dbf9e379f63aea014ab33e4822}\label{group___v_r_e_f___register___masks_ga7a5994dbf9e379f63aea014ab33e4822}} 
\index{VREF Register Masks@{VREF Register Masks}!VREF\_SC\_VREFEN@{VREF\_SC\_VREFEN}}
\index{VREF\_SC\_VREFEN@{VREF\_SC\_VREFEN}!VREF Register Masks@{VREF Register Masks}}
\subsubsection{\texorpdfstring{VREF\_SC\_VREFEN}{VREF\_SC\_VREFEN}}
{\footnotesize\ttfamily \#define V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+E\+N\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+E\+N\+\_\+\+M\+A\+SK)}

V\+R\+E\+F\+EN -\/ Internal Voltage Reference enable 0b0..The module is disabled. 0b1..The module is enabled. \mbox{\Hypertarget{group___v_r_e_f___register___masks_ga30537740fce6d9a373359c63805e11e8}\label{group___v_r_e_f___register___masks_ga30537740fce6d9a373359c63805e11e8}} 
\index{VREF Register Masks@{VREF Register Masks}!VREF\_SC\_VREFST@{VREF\_SC\_VREFST}}
\index{VREF\_SC\_VREFST@{VREF\_SC\_VREFST}!VREF Register Masks@{VREF Register Masks}}
\subsubsection{\texorpdfstring{VREF\_SC\_VREFST}{VREF\_SC\_VREFST}}
{\footnotesize\ttfamily \#define V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+ST(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+S\+T\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+S\+C\+\_\+\+V\+R\+E\+F\+S\+T\+\_\+\+M\+A\+SK)}

V\+R\+E\+F\+ST -\/ Internal Voltage Reference stable 0b0..The module is disabled or not stable. 0b1..The module is stable. \mbox{\Hypertarget{group___v_r_e_f___register___masks_gaaa2d50a050e401275bb8db441075a60c}\label{group___v_r_e_f___register___masks_gaaa2d50a050e401275bb8db441075a60c}} 
\index{VREF Register Masks@{VREF Register Masks}!VREF\_TRM\_CHOPEN@{VREF\_TRM\_CHOPEN}}
\index{VREF\_TRM\_CHOPEN@{VREF\_TRM\_CHOPEN}!VREF Register Masks@{VREF Register Masks}}
\subsubsection{\texorpdfstring{VREF\_TRM\_CHOPEN}{VREF\_TRM\_CHOPEN}}
{\footnotesize\ttfamily \#define V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+C\+H\+O\+P\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+C\+H\+O\+P\+E\+N\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+C\+H\+O\+P\+E\+N\+\_\+\+M\+A\+SK)}

C\+H\+O\+P\+EN -\/ Chop oscillator enable. When set, internal chopping operation is enabled and the internal analog offset will be minimized. 0b0..Chop oscillator is disabled. 0b1..Chop oscillator is enabled. \mbox{\Hypertarget{group___v_r_e_f___register___masks_ga7b200f282af693ea614c6bb380a5bfb8}\label{group___v_r_e_f___register___masks_ga7b200f282af693ea614c6bb380a5bfb8}} 
\index{VREF Register Masks@{VREF Register Masks}!VREF\_TRM\_TRIM@{VREF\_TRM\_TRIM}}
\index{VREF\_TRM\_TRIM@{VREF\_TRM\_TRIM}!VREF Register Masks@{VREF Register Masks}}
\subsubsection{\texorpdfstring{VREF\_TRM\_TRIM}{VREF\_TRM\_TRIM}}
{\footnotesize\ttfamily \#define V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+T\+R\+IM(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+T\+R\+I\+M\+\_\+\+S\+H\+I\+FT)) \& V\+R\+E\+F\+\_\+\+T\+R\+M\+\_\+\+T\+R\+I\+M\+\_\+\+M\+A\+SK)}

T\+R\+IM -\/ Trim bits 0b000000..Min 0b111111..Max 