Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: TM_UART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TM_UART.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TM_UART"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TM_UART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Windows\System32\DSD_Project_Testing\UART.v" into library work
Parsing module <TM_UART>.
Parsing module <reciever>.
Parsing module <transmitter>.
Parsing module <baudrate>.
Parsing module <level_det>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TM_UART>.

Elaborating module <baudrate(baud_sel=0)>.

Elaborating module <transmitter>.

Elaborating module <level_det>.

Elaborating module <reciever>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TM_UART>.
    Related source file is "C:\Windows\System32\DSD_Project_Testing\UART.v".
    Summary:
	no macro.
Unit <TM_UART> synthesized.

Synthesizing Unit <baudrate>.
    Related source file is "C:\Windows\System32\DSD_Project_Testing\UART.v".
        IDLE = 0
        TEST = 5
        S0 = 1
        S1 = 2
        S2 = 3
        S3 = 4
        baud_sel = 0
    Found 14-bit register for signal <br_counter>.
    Found 11-bit register for signal <br_x8_counter>.
    Found 1-bit register for signal <bclk>.
    Found 1-bit register for signal <bclk_x8>.
    Found 15-bit subtractor for signal <GND_2_o_GND_2_o_sub_2_OUT> created at line 236.
    Found 12-bit subtractor for signal <GND_2_o_GND_2_o_sub_6_OUT> created at line 237.
    Found 14-bit subtractor for signal <GND_2_o_GND_2_o_sub_10_OUT> created at line 238.
    Found 11-bit subtractor for signal <GND_2_o_GND_2_o_sub_12_OUT> created at line 239.
    Found 14-bit adder for signal <br_counter[13]_GND_2_o_add_3_OUT> created at line 236.
    Found 11-bit adder for signal <br_x8_counter[10]_GND_2_o_add_7_OUT> created at line 237.
    Found 32-bit comparator greater for signal <GND_2_o_GND_2_o_LessThan_3_o> created at line 236
    Found 32-bit comparator greater for signal <GND_2_o_GND_2_o_LessThan_7_o> created at line 237
    Found 32-bit comparator lessequal for signal <GND_2_o_GND_2_o_LessThan_11_o> created at line 238
    Found 32-bit comparator lessequal for signal <GND_2_o_GND_2_o_LessThan_13_o> created at line 239
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <baudrate> synthesized.

Synthesizing Unit <transmitter>.
    Related source file is "C:\Windows\System32\DSD_Project_Testing\UART.v".
        DATA_SIZE = 8
        START = 0
        LOAD = 1
        TR_START = 2
        TR_DATA = 3
        TR_END = 4
    Found 4-bit register for signal <bit_counter>.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | bclk (rising_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bit_counter[3]_GND_3_o_add_1_OUT> created at line 151.
    Found 1-bit 8-to-1 multiplexer for signal <bit_counter[2]_data_reg[7]_Mux_11_o> created at line 196.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transmitter> synthesized.

Synthesizing Unit <level_det>.
    Related source file is "C:\Windows\System32\DSD_Project_Testing\UART.v".
    Found 1-bit register for signal <r2>.
    Found 1-bit register for signal <r3>.
    Found 1-bit register for signal <r1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <level_det> synthesized.

Synthesizing Unit <reciever>.
    Related source file is "C:\Windows\System32\DSD_Project_Testing\UART.v".
        DATA_SIZE = 8
        START = 0
        SAMPLE = 1
        STORE = 2
        END = 3
    Found 4-bit register for signal <bit_counter>.
    Found 10-bit register for signal <rx_output>.
    Found 3-bit register for signal <state>.
    Found 4-bit register for signal <sample_counter>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | bclk_x8 (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bit_counter[3]_GND_5_o_add_1_OUT> created at line 53.
    Found 4-bit adder for signal <sample_counter[3]_GND_5_o_add_4_OUT> created at line 62.
WARNING:Xst:737 - Found 1-bit latch for signal <snap_shot<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator lessequal for signal <n0025> created at line 104
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reciever> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit subtractor                                     : 1
 14-bit adder                                          : 1
 14-bit subtractor                                     : 1
 15-bit subtractor                                     : 1
 4-bit adder                                           : 3
# Registers                                            : 12
 1-bit register                                        : 5
 10-bit register                                       : 1
 11-bit register                                       : 1
 14-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 5
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 2
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 14
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <baudrate>.
The following registers are absorbed into counter <br_counter>: 1 register on signal <br_counter>.
The following registers are absorbed into counter <br_x8_counter>: 1 register on signal <br_x8_counter>.
Unit <baudrate> synthesized (advanced).

Synthesizing (advanced) Unit <reciever>.
The following registers are absorbed into counter <sample_counter>: 1 register on signal <sample_counter>.
The following registers are absorbed into counter <bit_counter>: 1 register on signal <bit_counter>.
Unit <reciever> synthesized (advanced).

Synthesizing (advanced) Unit <transmitter>.
The following registers are absorbed into counter <bit_counter>: 1 register on signal <bit_counter>.
Unit <transmitter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 11-bit subtractor                                     : 1
 12-bit subtractor                                     : 1
 14-bit subtractor                                     : 1
 15-bit subtractor                                     : 1
# Counters                                             : 5
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 5
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 2
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tr/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <rc/FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------

Optimizing unit <TM_UART> ...

Optimizing unit <transmitter> ...

Optimizing unit <baudrate> ...

Optimizing unit <reciever> ...
WARNING:Xst:2677 - Node <rc/rx_output_9> of sequential type is unconnected in block <TM_UART>.
WARNING:Xst:2677 - Node <rc/rx_output_0> of sequential type is unconnected in block <TM_UART>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TM_UART, actual ratio is 1.

Final Macro Processing ...

Processing Unit <TM_UART> :
	Found 2-bit shift register for signal <tr/ld/r2>.
Unit <TM_UART> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TM_UART.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 127
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 11
#      LUT3                        : 3
#      LUT4                        : 10
#      LUT5                        : 8
#      LUT6                        : 40
#      MUXCY                       : 23
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 63
#      FD                          : 1
#      FDC                         : 38
#      FDCE                        : 20
#      FDE                         : 3
#      LD                          : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 11
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              63  out of  18224     0%  
 Number of Slice LUTs:                   76  out of   9112     0%  
    Number used as Logic:                75  out of   9112     0%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     83
   Number with an unused Flip Flop:      20  out of     83    24%  
   Number with an unused LUT:             7  out of     83     8%  
   Number of fully used LUT-FF pairs:    56  out of     83    67%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
br/bclk                            | NONE(tr/bit_counter_3)   | 18    |
clk                                | BUFGP                    | 27    |
br/bclk_x8                         | NONE(rc/sample_counter_3)| 18    |
rc/_n0085(rc/Mmux__n008511:O)      | NONE(*)(rc/snap_shot_3)  | 1     |
-----------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.912ns (Maximum Frequency: 255.653MHz)
   Minimum input arrival time before clock: 3.920ns
   Maximum output required time after clock: 6.143ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'br/bclk'
  Clock period: 3.003ns (frequency: 333.022MHz)
  Total number of paths / destination ports: 60 / 17
-------------------------------------------------------------------------
Delay:               3.003ns (Levels of Logic = 2)
  Source:            tr/state_FSM_FFd2 (FF)
  Destination:       tr/state_FSM_FFd1 (FF)
  Source Clock:      br/bclk rising
  Destination Clock: br/bclk rising

  Data Path: tr/state_FSM_FFd2 to tr/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.104  tr/state_FSM_FFd2 (tr/state_FSM_FFd2)
     LUT4:I0->O            1   0.203   0.944  tr/state_FSM_FFd1-In_SW0 (N4)
     LUT6:I0->O            1   0.203   0.000  tr/state_FSM_FFd1-In (tr/state_FSM_FFd1-In)
     FDC:D                     0.102          tr/state_FSM_FFd1
    ----------------------------------------
    Total                      3.003ns (0.955ns logic, 2.048ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.912ns (frequency: 255.653MHz)
  Total number of paths / destination ports: 2074 / 27
-------------------------------------------------------------------------
Delay:               3.912ns (Levels of Logic = 16)
  Source:            br/br_counter_9 (FF)
  Destination:       br/br_counter_13 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: br/br_counter_9 to br/br_counter_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  br/br_counter_9 (br/br_counter_9)
     LUT6:I0->O           13   0.203   0.933  br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv11 (br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv1)
     LUT5:I4->O            1   0.205   0.579  br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv12 (br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv)
     MUXCY:CI->O           1   0.019   0.000  br/Mcount_br_counter_cy<0> (br/Mcount_br_counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  br/Mcount_br_counter_cy<1> (br/Mcount_br_counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  br/Mcount_br_counter_cy<2> (br/Mcount_br_counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  br/Mcount_br_counter_cy<3> (br/Mcount_br_counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  br/Mcount_br_counter_cy<4> (br/Mcount_br_counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  br/Mcount_br_counter_cy<5> (br/Mcount_br_counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  br/Mcount_br_counter_cy<6> (br/Mcount_br_counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  br/Mcount_br_counter_cy<7> (br/Mcount_br_counter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  br/Mcount_br_counter_cy<8> (br/Mcount_br_counter_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  br/Mcount_br_counter_cy<9> (br/Mcount_br_counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  br/Mcount_br_counter_cy<10> (br/Mcount_br_counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  br/Mcount_br_counter_cy<11> (br/Mcount_br_counter_cy<11>)
     MUXCY:CI->O           0   0.019   0.000  br/Mcount_br_counter_cy<12> (br/Mcount_br_counter_cy<12>)
     XORCY:CI->O           1   0.180   0.000  br/Mcount_br_counter_xor<13> (br/Mcount_br_counter13)
     FDC:D                     0.102          br/br_counter_13
    ----------------------------------------
    Total                      3.912ns (1.384ns logic, 2.528ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'br/bclk_x8'
  Clock period: 2.786ns (frequency: 358.892MHz)
  Total number of paths / destination ports: 117 / 38
-------------------------------------------------------------------------
Delay:               2.786ns (Levels of Logic = 1)
  Source:            rc/state_FSM_FFd2 (FF)
  Destination:       rc/bit_counter_3 (FF)
  Source Clock:      br/bclk_x8 rising
  Destination Clock: br/bclk_x8 rising

  Data Path: rc/state_FSM_FFd2 to rc/bit_counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.907  rc/state_FSM_FFd2 (rc/state_FSM_FFd2)
     LUT2:I0->O           12   0.203   0.908  rc/state_inc_bit_counter1 (rc/inc_bit_counter)
     FDCE:CE                   0.322          rc/rx_output_1
    ----------------------------------------
    Total                      2.786ns (0.972ns logic, 1.814ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'br/bclk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.206ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       tr/bit_counter_3 (FF)
  Destination Clock: br/bclk rising

  Data Path: rst to tr/bit_counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.554  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          tr/data_reg_0
    ----------------------------------------
    Total                      3.206ns (1.652ns logic, 1.554ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              3.920ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       br/bclk_x8 (FF)
  Destination Clock: clk rising

  Data Path: rst to br/bclk_x8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.554  rst_IBUF (rst_IBUF)
     INV:I->O              2   0.206   0.616  br/rst_inv1_INV_0 (br/rst_inv)
     FDE:CE                    0.322          br/bclk
    ----------------------------------------
    Total                      3.920ns (1.750ns logic, 2.170ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'br/bclk_x8'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.206ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       rc/state_FSM_FFd1 (FF)
  Destination Clock: br/bclk_x8 rising

  Data Path: rst to rc/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.554  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          rc/rx_output_1
    ----------------------------------------
    Total                      3.206ns (1.652ns logic, 1.554ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc/_n0085'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.875ns (Levels of Logic = 1)
  Source:            rx_data (PAD)
  Destination:       rc/snap_shot_3 (LATCH)
  Destination Clock: rc/_n0085 falling

  Data Path: rx_data to rc/snap_shot_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rx_data_IBUF (rx_data_IBUF)
     LD:D                      0.037          rc/snap_shot_3
    ----------------------------------------
    Total                      1.875ns (1.259ns logic, 0.616ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'br/bclk_x8'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 1)
  Source:            rc/state_FSM_FFd2 (FF)
  Destination:       rx_status (PAD)
  Source Clock:      br/bclk_x8 rising

  Data Path: rc/state_FSM_FFd2 to rx_status
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  rc/state_FSM_FFd2 (rc/state_FSM_FFd2)
     OBUF:I->O                 2.571          rx_status_OBUF (rx_status)
    ----------------------------------------
    Total                      3.820ns (3.018ns logic, 0.802ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'br/bclk'
  Total number of paths / destination ports: 18 / 2
-------------------------------------------------------------------------
Offset:              6.143ns (Levels of Logic = 4)
  Source:            tr/bit_counter_0 (FF)
  Destination:       tx_data (PAD)
  Source Clock:      br/bclk rising

  Data Path: tr/bit_counter_0 to tx_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  tr/bit_counter_0 (tr/bit_counter_0)
     LUT6:I1->O            1   0.203   0.000  tr/Mmux_bit_counter[2]_data_reg[7]_Mux_11_o_3 (tr/Mmux_bit_counter[2]_data_reg[7]_Mux_11_o_3)
     MUXF7:I1->O           1   0.140   0.827  tr/Mmux_bit_counter[2]_data_reg[7]_Mux_11_o_2_f7 (tr/bit_counter[2]_data_reg[7]_Mux_11_o)
     LUT4:I0->O            1   0.203   0.579  tr/Mmux_tx_data11 (tx_data_OBUF)
     OBUF:I->O                 2.571          tx_data_OBUF (tx_data)
    ----------------------------------------
    Total                      6.143ns (3.564ns logic, 2.579ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock br/bclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
br/bclk        |    3.003|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock br/bclk_x8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
br/bclk_x8     |    2.786|         |         |         |
rc/_n0085      |         |    1.608|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.912|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.08 secs
 
--> 

Total memory usage is 4499488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

