{
    "hands_on_practices": [
        {
            "introduction": "Before considering the complex interplay between the gate and channel, a fundamental physical limit on channel length is imposed by the electrostatics of the source and drain junctions themselves. This exercise guides you through a first-principles calculation of the minimum channel length to prevent \"punchthrough,\" the condition where the source and drain depletion regions merge, leading to a catastrophic loss of device control. By applying the depletion approximation to the source-body and drain-body junctions, you will determine the ultimate scaling boundary set by substrate doping and drain bias. ",
            "id": "4297334",
            "problem": "An idealized Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) with an $n^{+}$ source and drain formed in a uniformly doped $p$-type silicon substrate is considered within the short-channel regime. The substrate acceptor concentration is $N_{A}=5\\times 10^{17}\\,\\text{cm}^{-3}$. Assume one-sided abrupt junctions (i.e., $N_{D}\\gg N_{A}$ in the source/drain), negligible depletion in the heavily doped $n^{+}$ regions, and that punchthrough occurs when the source and drain depletion regions in the substrate just touch. The drain-to-body reverse bias is $V_{D}=1.0\\,\\text{V}$, and the source-to-body junction is at zero applied bias. The device operates at $T=300\\,\\text{K}$, with intrinsic carrier concentration $n_{i}=1.0\\times 10^{10}\\,\\text{cm}^{-3}$ and drain doping $N_{D}=1.0\\times 10^{20}\\,\\text{cm}^{-3}$. Use the depletion approximation, Poisson’s equation in the quasi-neutral substrate, and the built-in potential of an abrupt $p$-$n$ junction. The silicon permittivity is $\\epsilon_{\\text{si}}=11.7\\,\\epsilon_{0}$ with $\\epsilon_{0}=8.854187817\\times 10^{-14}\\,\\text{F/cm}$. The elementary charge is $q=1.602176634\\times 10^{-19}\\,\\text{C}$ and Boltzmann’s constant is $k_{B}=1.380649\\times 10^{-23}\\,\\text{J/K}$.\n\nStarting from first principles, derive the depletion widths extending into the substrate at the source-body and drain-body junctions, and compute the minimum channel length $L_{\\min}$ to avoid punchthrough, defined as the sum of these two depletion widths when they just meet. Express your final answer in $\\text{nm}$ and round to four significant figures.",
            "solution": "The physical mechanism of punchthrough in a short-channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) arises when the space-charge regions associated with the source-body and drain-body junctions overlap in the substrate, creating a continuous depleted path between source and drain. In a device with uniformly doped $p$-type substrate of acceptor concentration $N_{A}$ and heavily doped $n^{+}$ source/drain (donor concentration $N_{D}\\gg N_{A}$), the depletion penetrates primarily into the lightly doped $p$-type side. Under the depletion approximation, the electric field and potential in the depleted substrate region follow from Poisson’s equation.\n\nFor an abrupt, one-sided $p$-$n$ junction under reverse bias $V_{R}$, with depletion almost entirely in the $p$-type side, Poisson’s equation in one dimension for charge density $\\rho(x)=-qN_{A}$ over depletion width $W$ gives:\n$$\n\\frac{d^{2}\\psi(x)}{dx^{2}}=-\\frac{\\rho(x)}{\\epsilon_{\\text{si}}}=\\frac{qN_{A}}{\\epsilon_{\\text{si}}}.\n$$\nIntegrating twice with boundary conditions of zero field at the edge of depletion and taking the maximum potential drop across the depletion region, the potential drop across the $p$-side depletion region is\n$$\n\\Delta \\psi=\\frac{qN_{A}W^{2}}{2\\epsilon_{\\text{si}}}.\n$$\nThe total junction potential drop equals the sum of the built-in potential $\\phi_{\\text{bi}}$ and the applied reverse bias $V_{R}$:\n$$\n\\Delta \\psi=\\phi_{\\text{bi}}+V_{R}.\n$$\nEquating and solving for the depletion width $W$ in the substrate yields the standard one-sided depletion width:\n$$\nW(V_{R})=\\sqrt{\\frac{2\\epsilon_{\\text{si}}}{qN_{A}}\\left(\\phi_{\\text{bi}}+V_{R}\\right)}.\n$$\nThe built-in potential $\\phi_{\\text{bi}}$ for an abrupt $p$-$n$ junction at temperature $T$ is given by\n$$\n\\phi_{\\text{bi}}=\\frac{k_{B}T}{q}\\ln\\!\\left(\\frac{N_{A}N_{D}}{n_{i}^{2}}\\right).\n$$\nFor the source-body junction at zero applied bias, $V_{R,s}=0$, the substrate depletion width is\n$$\nW_{s}=W(0)=\\sqrt{\\frac{2\\epsilon_{\\text{si}}}{qN_{A}}\\left(\\phi_{\\text{bi}}\\right)}.\n$$\nFor the drain-body junction at reverse bias $V_{R,d}=V_{D}$, the substrate depletion width is\n$$\nW_{d}=W(V_{D})=\\sqrt{\\frac{2\\epsilon_{\\text{si}}}{qN_{A}}\\left(\\phi_{\\text{bi}}+V_{D}\\right)}.\n$$\nThe punchthrough avoidance criterion for the minimum channel length $L_{\\min}$ is that the source and drain depletion regions just meet but do not overlap, which sets\n$$\nL_{\\min}=W_{s}+W_{d}.\n$$\n\nWe now compute the quantities symbolically and then evaluate numerically. First compute the built-in potential:\n$$\n\\phi_{\\text{bi}}=\\frac{k_{B}T}{q}\\ln\\!\\left(\\frac{N_{A}N_{D}}{n_{i}^{2}}\\right).\n$$\nUsing the given parameters $T=300\\,\\text{K}$, $N_{A}=5\\times 10^{17}\\,\\text{cm}^{-3}$, $N_{D}=1\\times 10^{20}\\,\\text{cm}^{-3}$, $n_{i}=1\\times 10^{10}\\,\\text{cm}^{-3}$, $k_{B}=1.380649\\times 10^{-23}\\,\\text{J/K}$, and $q=1.602176634\\times 10^{-19}\\,\\text{C}$, we have the thermal voltage\n$$\nV_{T}=\\frac{k_{B}T}{q}=\\frac{(1.380649\\times 10^{-23})(300)}{1.602176634\\times 10^{-19}}\\ \\text{V}\\approx 0.025851999786\\ \\text{V}.\n$$\nThe doping ratio inside the logarithm is\n$$\n\\frac{N_{A}N_{D}}{n_{i}^{2}}=\\frac{(5\\times 10^{17})(1\\times 10^{20})}{(1\\times 10^{10})^{2}}=5\\times 10^{17},\n$$\nand thus\n$$\n\\ln\\!\\left(5\\times 10^{17}\\right)=\\ln(5)+17\\ln(10)\\approx 1.609437912+17\\times 2.302585093\\approx 40.753384493.\n$$\nTherefore,\n$$\n\\phi_{\\text{bi}}\\approx (0.025851999786)\\times (40.753384493)\\ \\text{V}\\approx 1.053556483\\ \\text{V}.\n$$\n\nNext, compute the prefactor in the depletion width formula:\n$$\n\\frac{2\\epsilon_{\\text{si}}}{qN_{A}}=\\frac{2\\times (11.7\\,\\epsilon_{0})}{qN_{A}}=\\frac{2\\times (11.7)\\times (8.854187817\\times 10^{-14}\\ \\text{F/cm})}{(1.602176634\\times 10^{-19}\\ \\text{C})\\times (5\\times 10^{17}\\ \\text{cm}^{-3})}.\n$$\nEvaluate the numerator:\n$$\n2\\times 11.7\\times 8.854187817\\times 10^{-14}\\ \\text{F/cm}=2.0718829752\\times 10^{-12}\\ \\text{F/cm},\n$$\nand the denominator:\n$$\nqN_{A}=(1.602176634\\times 10^{-19}\\ \\text{C})\\times (5\\times 10^{17}\\ \\text{cm}^{-3})=8.01088317\\times 10^{-2}\\ \\text{C/cm}^{3}.\n$$\nThus,\n$$\n\\frac{2\\epsilon_{\\text{si}}}{qN_{A}}\\approx \\frac{2.0718829752\\times 10^{-12}}{8.01088317\\times 10^{-2}}\\ \\text{cm}^{2}/\\text{V}\\approx 2.5859\\times 10^{-11}\\ \\text{cm}^{2}/\\text{V}.\n$$\n\nNow compute the depletion widths:\n$$\nW_{s}=\\sqrt{\\left(2.5859\\times 10^{-11}\\ \\text{cm}^{2}/\\text{V}\\right)\\times \\left(1.053556483\\ \\text{V}\\right)}\\approx \\sqrt{2.7246\\times 10^{-11}}\\ \\text{cm}\\approx 5.21999\\times 10^{-6}\\ \\text{cm},\n$$\n$$\nW_{d}=\\sqrt{\\left(2.5859\\times 10^{-11}\\ \\text{cm}^{2}/\\text{V}\\right)\\times \\left(1.053556483+1.0\\right)\\ \\text{V}}\\approx \\sqrt{5.3082\\times 10^{-11}}\\ \\text{cm}\\approx 7.28765\\times 10^{-6}\\ \\text{cm}.\n$$\nHence,\n$$\nL_{\\min}=W_{s}+W_{d}\\approx (5.21999\\times 10^{-6}+7.28765\\times 10^{-6})\\ \\text{cm}=1.250764\\times 10^{-5}\\ \\text{cm}.\n$$\nConverting to nanometers using $1\\,\\text{cm}=10^{7}\\,\\text{nm}$,\n$$\nL_{\\min}\\approx (1.250764\\times 10^{-5}\\ \\text{cm})\\times (10^{7}\\ \\text{nm/cm})=1.250764\\times 10^{2}\\ \\text{nm}\\approx 125.0764\\ \\text{nm}.\n$$\nRounded to four significant figures as required,\n$$\nL_{\\min}\\approx 125.1\\ \\text{nm}.\n$$",
            "answer": "$$\\boxed{125.1}$$"
        },
        {
            "introduction": "Drain-Induced Barrier Lowering (DIBL) is a hallmark of short-channel devices, quantifying the undesirable influence of the drain voltage on the source-to-channel potential barrier. This leads to an increase in off-state leakage current and a shift in threshold voltage. This practice focuses on extracting the DIBL coefficient directly from experimental-style data, a critical skill in device characterization. By relating the measured shift in threshold voltage to the change in drain voltage, you will quantify this key metric of electrostatic integrity. ",
            "id": "4297335",
            "problem": "A planar Metal–Oxide–Semiconductor Field–Effect Transistor (MOSFET) exhibits drain-induced barrier lowering (DIBL) in the subthreshold regime due to two-dimensional electrostatic coupling between the drain and the source–channel barrier. Consider an $n$-channel planar MOSFET with gate length $L = 20\\,\\mathrm{nm}$, gate oxide thickness $t_{ox} = 1\\,\\mathrm{nm}$, and silicon body thickness $t_{si} = 10\\,\\mathrm{nm}$. In a subthreshold measurement, the threshold voltage $V_T$ is observed to decrease in magnitude by $80\\,\\mathrm{mV}$ as the drain voltage $V_D$ is increased from $0.05\\,\\mathrm{V}$ to $1.0\\,\\mathrm{V}$, with all other terminal biases held fixed and the device operated in subthreshold so that mobile carrier density in the channel is negligible compared to fixed space charge.\n\nStarting from the electrostatic control of the source–channel barrier height by terminal biases, and the definition of threshold as the gate bias required to reach a fixed barrier criterion, derive how the incremental change in $V_T$ relates to the incremental change in $V_D$ in subthreshold operation. Use this to compute the DIBL coefficient, defined as the magnitude of the ratio of the change in $V_T$ to the change in $V_D$ under subthreshold conditions. Express your final answer as a dimensionless number. Round your answer to four significant figures.",
            "solution": "The problem requires deriving the relationship between threshold voltage ($V_T$) and drain voltage ($V_D$) and then calculating the DIBL coefficient.\n\nIn the subthreshold regime, the drain current is controlled by the source-to-channel potential barrier, $\\phi_B$. This barrier is a function of the gate voltage ($V_G$) and drain voltage ($V_D$). A small change in the barrier is given by the total differential:\n$$ d\\phi_B = \\frac{\\partial \\phi_B}{\\partial V_G} dV_G + \\frac{\\partial \\phi_B}{\\partial V_D} dV_D $$\nThe threshold voltage is defined as the gate voltage that sets a specific barrier height. To find how $V_T$ must change to compensate for a change in $V_D$, we keep the barrier constant, setting $d\\phi_B = 0$. In this condition, the required change in gate voltage is the change in threshold voltage, $dV_G = dV_T$.\n$$ 0 = \\frac{\\partial \\phi_B}{\\partial V_G} dV_T + \\frac{\\partial \\phi_B}{\\partial V_D} dV_D $$\nThis gives the formal relationship:\n$$ \\frac{dV_T}{dV_D} = - \\frac{\\partial \\phi_B / \\partial V_D}{\\partial \\phi_B / \\partial V_G} $$\nThe DIBL coefficient is defined as the magnitude of this rate of change. For the finite changes given in the problem, we can approximate it as:\n$$ \\text{DIBL} = \\left| \\frac{\\Delta V_T}{\\Delta V_D} \\right| $$\nThe problem provides the following data:\n- Change in threshold voltage: $\\Delta V_T = -80\\,\\text{mV} = -0.080\\,\\text{V}$.\n- Change in drain voltage: $\\Delta V_D = 1.0\\,\\text{V} - 0.05\\,\\text{V} = 0.95\\,\\text{V}$.\n\nUsing these values, the DIBL coefficient is calculated as a dimensionless number:\n$$ \\text{DIBL} = \\left| \\frac{-0.080\\,\\text{V}}{0.95\\,\\text{V}} \\right| = \\frac{0.080}{0.95} \\approx 0.0842105... $$\nRounding to four significant figures gives:\n$$ \\text{DIBL} = 0.08421 $$",
            "answer": "$$\n\\boxed{0.08421}\n$$"
        },
        {
            "introduction": "To combat the detrimental short-channel effects seen in planar transistors, modern semiconductor technology has transitioned to multi-gate architectures like the FinFET. This exercise demonstrates precisely why this transition is so effective, focusing on the dramatic improvement in electrostatic control. Using a capacitive divider model, you will derive and calculate the DIBL reduction factor when moving from a planar device to a FinFET, revealing how the three-dimensional gate structure enhances gate-to-channel capacitance and suppresses the influence of the drain. ",
            "id": "4297318",
            "problem": "Consider two short-channel Metal–Oxide–Semiconductor Field-Effect Transistors (MOSFETs) fabricated on the same technology node with identical gate oxide thickness $t_{ox}$, identical gate work function, identical source/drain junctions and spacers, and identical channel length $L$. One is a planar single-gate device. The other is a tri-gate Fin Field-Effect Transistor (FinFET) whose fin has width $W_{fin}=8\\,\\text{nm}$ and height $H_{fin}=40\\,\\text{nm}$. Assume the devices operate in subthreshold such that the mobile charge in the channel is negligible and the potential in the depleted silicon is governed by Laplace's equation, and assume that quantum confinement, corner effects, and fringing-field corrections are negligible. Further assume that the drain-to-channel electrostatic coupling per unit gate length (represented by an effective small-signal capacitance $C_{d}$) is approximately unchanged when moving from the planar device to the FinFET because the spacers, junction depth, and overlap geometry are kept the same.\n\nStarting from the linear electrostatic response of the channel barrier (saddle-point) potential to terminal voltages, and using only first principles of electrostatics (Poisson’s equation in the semiconductor reduces to Laplace’s equation in depletion, boundary conditions at the oxide interfaces, and the linearized small-signal relation between potential and terminal voltages through effective capacitances), derive an expression for the ratio of Drain Induced Barrier Lowering (DIBL) in the FinFET to the DIBL in the planar MOSFET in terms of the gate-oxide permittivity $\\varepsilon_{ox}$, the oxide thickness $t_{ox}$, and the geometric gate-channel interface lengths for the two devices. Model the gate-channel coupling per unit gate length as a parallel-plate capacitance with area equal to the total gate-wrapped interface length times unit depth.\n\nWith the above assumptions and the given $W_{fin}$ and $H_{fin}$, evaluate the numerical value of the DIBL reduction factor, defined as\n$$R \\equiv \\frac{\\text{DIBL}_{\\text{FinFET}}}{\\text{DIBL}_{\\text{planar}}},$$\nfor these devices. Provide your final answer as a dimensionless number. Round your answer to four significant figures.",
            "solution": "The analysis begins with the linear electrostatic response of the channel's saddle-point potential, $\\phi_s$, to changes in the terminal voltages. In the subthreshold regime, the change in $\\phi_s$ from small changes in gate voltage, $\\Delta V_G$, and drain voltage, $\\Delta V_D$, can be expressed using a capacitive divider model:\n$$ \\Delta \\phi_s = \\frac{C_g}{C_{tot}} \\Delta V_G + \\frac{C_d}{C_{tot}} \\Delta V_D $$\nwhere $C_g$ is the effective gate-to-channel capacitance, $C_d$ is the effective drain-to-channel capacitance, and $C_{tot}$ is the total effective capacitance seen by the channel's saddle point. All capacitances are considered per unit of channel length $L$.\n\nDrain-Induced Barrier Lowering (DIBL) is a measure of the influence of the drain voltage on the channel barrier. It is formally defined as the negative rate of change of the threshold voltage, $V_{th}$, with respect to the drain voltage, $V_D$. A change in $V_{th}$ can be seen as the change in $V_G$ required to keep the channel barrier height constant (i.e., $\\Delta \\phi_s = 0$) in response to a change in $V_D$. Setting $\\Delta \\phi_s = 0$ and letting $\\Delta V_G = \\Delta V_{th}$, we have:\n$$ 0 = \\frac{C_g}{C_{tot}} \\Delta V_{th} + \\frac{C_d}{C_{tot}} \\Delta V_D $$\nSolving for the sensitivity of $V_{th}$ to $V_D$:\n$$ \\frac{\\Delta V_{th}}{\\Delta V_D} = - \\frac{C_d}{C_g} $$\nDIBL is the magnitude of this quantity, which is typically reported as a positive value in $\\text{mV/V}$.\n$$ \\text{DIBL} = \\left| \\frac{\\partial V_{th}}{\\partial V_D} \\right| = \\frac{C_d}{C_g} $$\nThis expression shows that DIBL is the ratio of the drain's electrostatic influence to the gate's electrostatic influence on the channel barrier. Better gate control, i.e., larger $C_g$, leads to lower DIBL.\n\nThe problem states that $C_d$ is approximately the same for the planar MOSFET and the FinFET, as this coupling is determined primarily by junction and spacer geometries, which are identical. Let this capacitance be $C_d$. The DIBL for the two devices can be written as:\n$$ \\text{DIBL}_{\\text{planar}} = \\frac{C_d}{C_{g, \\text{planar}}} $$\n$$ \\text{DIBL}_{\\text{FinFET}} = \\frac{C_d}{C_{g, \\text{FinFET}}} $$\nwhere $C_{g, \\text{planar}}$ and $C_{g, \\text{FinFET}}$ are the gate-to-channel capacitances per unit length for the planar and FinFET devices, respectively.\n\nThe DIBL reduction factor, $R$, is the ratio of the DIBL of the FinFET to that of the planar device:\n$$ R = \\frac{\\text{DIBL}_{\\text{FinFET}}}{\\text{DIBL}_{\\text{planar}}} = \\frac{C_d / C_{g, \\text{FinFET}}}{C_d / C_{g, \\text{planar}}} = \\frac{C_{g, \\text{planar}}}{C_{g, \\text{FinFET}}} $$\n\nWe are instructed to model the gate capacitance per unit length using a parallel-plate model, $C_g = \\varepsilon_{ox} W_{eff} / t_{ox}$, where $\\varepsilon_{ox}$ is the gate oxide permittivity, $t_{ox}$ is the oxide thickness, and $W_{eff}$ is the effective width of the gate-channel interface per unit channel length.\n\nFor the planar MOSFET, the gate is only on top of the channel. The effective width is simply the physical width of the device, which we denote as $W_{planar}$.\n$$ C_{g, \\text{planar}} = \\frac{\\varepsilon_{ox} W_{planar}}{t_{ox}} $$\nFor the tri-gate FinFET, the gate wraps around the fin on three sides: the top surface and the two vertical sidewalls. The total gate-wrapped interface length is the sum of the fin width, $W_{fin}$, and twice the fin height, $H_{fin}$. This constitutes the effective width for the FinFET.\n$$ W_{eff, \\text{FinFET}} = W_{fin} + 2 H_{fin} $$\n$$ C_{g, \\text{FinFET}} = \\frac{\\varepsilon_{ox} (W_{fin} + 2 H_{fin})}{t_{ox}} $$\n\nSubstituting these capacitance expressions into the equation for the ratio $R$:\n$$ R = \\frac{\\frac{\\varepsilon_{ox} W_{planar}}{t_{ox}}}{\\frac{\\varepsilon_{ox} (W_{fin} + 2 H_{fin})}{t_{ox}}} = \\frac{W_{planar}}{W_{fin} + 2 H_{fin}} $$\nTo obtain a numerical value, we must establish a basis for comparing the planar device width $W_{planar}$ to the FinFET dimensions. A standard and logical comparison between a planar device and a FinFET on the same technology node is based on an equal silicon footprint width. This implies setting the planar device width equal to the fin width, so we assume $W_{planar} = W_{fin}$. The expression for $R$ simplifies to:\n$$ R = \\frac{W_{fin}}{W_{fin} + 2 H_{fin}} $$\nThis is the final symbolic expression for the DIBL reduction factor.\n\nWe are given the numerical values $W_{fin} = 8\\,\\text{nm}$ and $H_{fin} = 40\\,\\text{nm}$. Substituting these into the expression for $R$:\n$$ R = \\frac{8}{8 + 2(40)} = \\frac{8}{8 + 80} = \\frac{8}{88} = \\frac{1}{11} $$\nFinally, we evaluate the numerical value and round it to four significant figures:\n$$ R = \\frac{1}{11} \\approx 0.090909... $$\n$$ R \\approx 0.09091 $$",
            "answer": "$$\\boxed{0.09091}$$"
        }
    ]
}