<?xml version="1.0" encoding="UTF-8"?>
<module id="apps_config" HW_revision="">
    <register id="PATCH_TRAP_ADDR_REG" width="32" offset="0x0" description="Patch trap address Register array">
    </register>
    <register id="PATCH_TRAP_EN_REG" width="32" offset="0x78" description="">
        <bitfield id="PATCH_TRAP_EN" description="When PATCH_TRAP_EN[n] is set bus fault is generated for the address PATCH_TRAP_ADD[n][31:0] from Idcode bus. The exception routine should take care to jump to the location where the patch correspond to this address is kept." begin="29" end="0" width="30" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="FAULT_STATUS_REG" width="32" offset="0x7C" description="">
        <bitfield id="PATCH_ERR_INDEX" description="This field shows because of which patch trap address the bus_fault is generated. If the PATCH_ERR bit is set, then it means the bus fault is generated because of PATCH_TRAP_ADDR_REG[2^PATCH_ERR_INDEX]" begin="5" end="1" width="5" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEMSS_WR_ERR_CLR_REG" width="32" offset="0x80" description="">
    </register>
    <register id="MEMSS_WR_ERR_ADDR_REG" width="32" offset="0x84" description="">
    </register>
    <register id="DMA_DONE_INT_MASK" width="32" offset="0x8C" description="">
        <bitfield id="ADC_WR_DMA_DONE_INT_MASK" description="1= disable corresponding interrupt;0 = interrupt enabled bit 14: ADC channel 7 interrupt enable/disable bit 13: ADC channel 5 interrupt enable/disable bit 12: ADC channel 3 interrupt enable/disable bit 11: ADC channel 1 interrupt enable/disable" begin="15" end="12" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_DONE_INT_MASK_SET" width="32" offset="0x90" description="">
        <bitfield id="ADC_WR_DMA_DONE_INT_MASK_SET" description="write 1 to set mask of the corresponding DMA DONE IRQ;0 = no effect bit 14: ADC channel 7 DMA Done IRQ bit 13: ADC channel 5 DMA Done IRQ bit 12: ADC channel 3 DMA Done IRQ bit 11: ADC channel 1 DMA Done IRQ" begin="15" end="12" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_DONE_INT_MASK_CLR" width="32" offset="0x94" description="">
        <bitfield id="ADC_WR_DMA_DONE_INT_MASK_CLR" description="write 1 to clear mask of the corresponding DMA DONE IRQ;0 = no effect bit 14: ADC channel 7 DMA Done IRQ mask bit 13: ADC channel 5 DMA Done IRQ mask bit 12: ADC channel 3 DMA Done IRQ mask bit 11: ADC channel 1 DMA Done IRQ mask" begin="15" end="12" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_DONE_INT_STS_CLR" width="32" offset="0x98" description="">
    </register>
    <register id="DMA_DONE_INT_ACK" width="32" offset="0x9C" description="">
        <bitfield id="ADC_WR_DMA_DONE_INT_ACK" description="write 1 to clear corresponding interrupt; 0 = no effect; bit 14: ADC channel 7 DMA Done IRQ bit 13: ADC channel 5 DMA Done IRQ bit 12: ADC channel 3 DMA Done IRQ bit 11: ADC channel 1 DMA Done IRQ" begin="15" end="12" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_DONE_INT_STS_MASKED" width="32" offset="0xA0" description="">
        <bitfield id="ADC_WR_DMA_DONE_INT_STS_MASKED" description="1= corresponding interrupt is active and not masked. read is non-destructive;0 = corresponding interrupt is inactive or masked by DMA_DONE_INT mask bit 14: ADC channel 7 DMA Done IRQ bit 13: ADC channel 5 DMA Done IRQ bit 12: ADC channel 3 DMA Done IRQ bit 11: ADC channel 1 DMA Done IRQ" begin="15" end="12" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_DONE_INT_STS_RAW" width="32" offset="0xA4" description="">
        <bitfield id="ADC_WR_DMA_DONE_INT_STS_RAW" description="1= corresponding interrupt is active. read is non-destructive;0 = corresponding interrupt is inactive bit 14: ADC channel 7 DMA Done IRQ bit 13: ADC channel 5 DMA Done IRQ bit 12: ADC channel 3 DMA Done IRQ bit 11: ADC channel 1 DMA Done IRQ" begin="15" end="12" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="FAULT_STATUS_CLR_REG" width="32" offset="0xA8" description="">
    </register>
    <register id="RESERVD_REG_0" width="32" offset="0xAC" description="">
    </register>
    <register id="GPT_TRIG_SEL" width="32" offset="0xB0" description="">
        <bitfield id="GPT_TRIG_SEL" description="This bit is implemented for GPT trigger mode select. GPT IP support 2 modes: RTC mode and external trigger. When this bit is set to logic '1': enable external trigger mode for APPS GPT CP0 and CP1 pin. bit 0: when set '1' enable external GPT trigger 0 on GPIO0 CP0 pin else RTC mode is selected. bit 1: when set '1' enable external GPT trigger 1 on GPIO0 CP1 pin else RTC mode is selected. bit 2: when set '1' enable external GPT trigger 2 on GPIO1 CP0 pin else RTC mode is selected. bit 3: when set '1' enable external GPT trigger 3 on GPIO1 CP1 pin else RTC mode is selected. bit 4: when set '1' enable external GPT trigger 4 on GPIO2 CP0 pin else RTC mode is selected. bit 5: when set '1' enable external GPT trigger 5 on GPIO2 CP1 pin else RTC mode is selected. bit 6: when set '1' enable external GPT trigger 6 on GPIO3 CP0 pin else RTC mode is selected. bit 7: when set '1' enable external GPT trigger 7 on GPIO3 CP1 pin else RTC mode is selected." begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="TOP_DIE_SPARE_DIN_REG" width="32" offset="0xB4" description="">
        <bitfield id="D2D_SPARE_DIN" description="Capture data from d2d_spare pads" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="TOP_DIE_SPARE_DOUT_REG" width="32" offset="0xB8" description="">
        <bitfield id="D2D_SPARE_DOUT" description="Send data to d2d_spare pads - eventually this will get registered in top die" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
</module>
