
AVRASM ver. 2.1.57  K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm Thu Oct 15 21:06:50 2015

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m128def.inc'
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): Including file 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm'
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(58): warning: Register r8 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(59): warning: Register r9 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(60): warning: Register r10 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(61): warning: Register r11 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(62): warning: Register r12 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(63): warning: Register r13 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(64): warning: Register r14 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(65): warning: Register r15 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(67): warning: Register r20 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(68): warning: Register r21 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(76): warning: .def: 'XL' redefinition (r26->r26)
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(76): warning: Register r26 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(77): warning: .def: 'XH' redefinition (r27->r27)
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(77): warning: Register r27 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(78): warning: .def: 'YL' redefinition (r28->r28)
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(78): warning: Register r28 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(79): warning: .def: 'YH' redefinition (r29->r29)
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(79): warning: Register r29 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(80): warning: .def: 'ZL' redefinition (r30->r30)
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(80): warning: Register r30 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(81): warning: .def: 'ZH' redefinition (r31->r31)
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm(81): warning: Register r31 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario1CBCHighT\./PRINCScenario1CBCHighT.asm' included form here
                 
                 
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m128def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega128
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega128
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M128DEF_INC_
                 #define _M128DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega128
                 #pragma AVRPART ADMIN PART_NAME ATmega128
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x97
                 .equ	SIGNATURE_002	= 0x02
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                 .equ	PING	= 0x63	; MEMORY MAPPED
                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	XDIV	= 0x3c
                 .equ	RAMPZ	= 0x3b
                 .equ	EICRB	= 0x3a
                 .equ	EIMSK	= 0x39
                 .equ	EIFR	= 0x38
                 .equ	TIMSK	= 0x37
                 .equ	TIFR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OCR0	= 0x31
                 .equ	ASSR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	OCDR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	SFIOR	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTA	= 0x1b
                 .equ	DDRA	= 0x1a
                 .equ	PINA	= 0x19
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR0	= 0x0c
                 .equ	UCSR0A	= 0x0b
                 .equ	UCSR0B	= 0x0a
                 .equ	UBRR0L	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCH	= 0x05
                 .equ	ADCL	= 0x04
                 .equ	PORTE	= 0x03
                 .equ	DDRE	= 0x02
                 .equ	PINE	= 0x01
                 .equ	PINF	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	I2BR	= TWBR	; For compatibility
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	I2CR	= TWCR	; For compatibility
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	I2IE	= TWIE	; For compatibility
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	I2EN	= TWEN	; For compatibility
                 .equ	ENI2C	= TWEN	; For compatibility
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	I2WC	= TWWC	; For compatibility
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	I2STO	= TWSTO	; For compatibility
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	I2STA	= TWSTA	; For compatibility
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	I2EA	= TWEA	; For compatibility
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 .equ	I2INT	= TWINT	; For compatibility
                 
                 ; TWSR - TWI Status Register
                 .equ	I2SR	= TWSR	; For compatibility
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWS0	= TWPS0	; For compatibility
                 .equ	I2GCE	= TWPS0	; For compatibility
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS1	= TWPS1	; For compatibility
                 .equ	TWS3	= 3	; TWI Status
                 .equ	I2S3	= TWS3	; For compatibility
                 .equ	TWS4	= 4	; TWI Status
                 .equ	I2S4	= TWS4	; For compatibility
                 .equ	TWS5	= 5	; TWI Status
                 .equ	I2S5	= TWS5	; For compatibility
                 .equ	TWS6	= 6	; TWI Status
                 .equ	I2S6	= TWS6	; For compatibility
                 .equ	TWS7	= 7	; TWI Status
                 .equ	I2S7	= TWS7	; For compatibility
                 
                 ; TWDR - TWI Data register
                 .equ	I2DR	= TWDR	; For compatibility
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	I2AR	= TWAR	; For compatibility
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	UCSZ2	= UCSZ02	; For compatibility
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL0	= 6	; USART Mode Select
                 
                 ; UBRR0H - USART Baud Rate Register Hight Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** USART1 ***********************
                 ; UDR1 - USART I/O Data Register
                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR1A - USART Control and Status Register A
                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                 .equ	U2X1	= 1	; Double the USART transmission speed
                 .equ	UPE1	= 2	; Parity Error
                 .equ	DOR1	= 3	; Data overRun
                 .equ	FE1	= 4	; Framing Error
                 .equ	UDRE1	= 5	; USART Data Register Empty
                 .equ	TXC1	= 6	; USART Transmitt Complete
                 .equ	RXC1	= 7	; USART Receive Complete
                 
                 ; UCSR1B - USART Control and Status Register B
                 .equ	TXB81	= 0	; Transmit Data Bit 8
                 .equ	RXB81	= 1	; Receive Data Bit 8
                 .equ	UCSZ12	= 2	; Character Size
                 .equ	TXEN1	= 3	; Transmitter Enable
                 .equ	RXEN1	= 4	; Receiver Enable
                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR1C - USART Control and Status Register C
                 .equ	UCPOL1	= 0	; Clock Polarity
                 .equ	UCSZ10	= 1	; Character Size
                 .equ	UCSZ11	= 2	; Character Size
                 .equ	USBS1	= 3	; Stop Bit Select
                 .equ	UPM10	= 4	; Parity Mode Bit 0
                 .equ	UPM11	= 5	; Parity Mode Bit 1
                 .equ	UMSEL1	= 6	; USART Mode Select
                 
                 ; UBRR1H - USART Baud Rate Register Hight Byte
                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR1L - USART Baud Rate Register Low Byte
                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	SM2	= 2	; Sleep Mode Select
                 .equ	SM0	= 3	; Sleep Mode Select
                 .equ	SM1	= 4	; Sleep Mode Select
                 .equ	SE	= 5	; Sleep Enable
                 .equ	SRW10	= 6	; External SRAM Wait State Select
                 .equ	SRE	= 7	; External SRAM Enable
                 
                 ; XMCRA - External Memory Control Register A
                 .equ	SRW11	= 1	; Wait state select bit upper page
                 .equ	SRW00	= 2	; Wait state select bit lower page
                 .equ	SRW01	= 3	; Wait state select bit lower page
                 .equ	SRL0	= 4	; Wait state page limit
                 .equ	SRL1	= 5	; Wait state page limit
                 .equ	SRL2	= 6	; Wait state page limit
                 
                 ; XMCRB - External Memory Control Register B
                 .equ	XMM0	= 0	; External Memory High Mask
                 .equ	XMM1	= 1	; External Memory High Mask
                 .equ	XMM2	= 2	; External Memory High Mask
                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value
                 .equ	CAL1	= 1	; Oscillator Calibration Value
                 .equ	CAL2	= 2	; Oscillator Calibration Value
                 .equ	CAL3	= 3	; Oscillator Calibration Value
                 .equ	CAL4	= 4	; Oscillator Calibration Value
                 .equ	CAL5	= 5	; Oscillator Calibration Value
                 .equ	CAL6	= 6	; Oscillator Calibration Value
                 .equ	CAL7	= 7	; Oscillator Calibration Value
                 
                 ; XDIV - XTAL Divide Control Register
                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; RAMPZ - RAM Page Z Select Register
                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCSR - Store Program Memory Control Register
                 .equ	SPMCR	= SPMCSR	; For compatibility
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write section read enable
                 .equ	ASRE	= RWWSRE	; For compatibility
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	ASB	= RWWSB	; For compatibility
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** JTAG *************************
                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                 .equ	IDRD	= OCDR7	; For compatibility
                 
                 ; MCUCSR - MCU Control And Status Register
                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                 ;.equ	JTD	= 7	; JTAG Interface Disable
                 
                 
                 ; ***** MISC *************************
                 ; SFIOR - Special Function IO Register
                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                 .equ	PSR1	= PSR321	; For compatibility
                 .equ	PSR2	= PSR321	; For compatibility
                 .equ	PSR3	= PSR321	; For compatibility
                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                 .equ	PUD	= 2	; Pull Up Disable
                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register A
                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                 
                 ; EICRB - External Interrupt Control Register B
                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	GICR	= EIMSK	; For compatibility
                 .equ	GIMSK	= EIMSK	; For compatibility
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	GIFR	= EIFR	; For compatibility
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 .equ	INTF2	= 2	; External Interrupt Flag 2
                 .equ	INTF3	= 3	; External Interrupt Flag 3
                 .equ	INTF4	= 4	; External Interrupt Flag 4
                 .equ	INTF5	= 5	; External Interrupt Flag 5
                 .equ	INTF6	= 6	; External Interrupt Flag 6
                 .equ	INTF7	= 7	; External Interrupt Flag 7
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** PORTE ************************
                 ; PORTE - Data Register, Port E
                 .equ	PORTE0	= 0	; 
                 .equ	PE0	= 0	; For compatibility
                 .equ	PORTE1	= 1	; 
                 .equ	PE1	= 1	; For compatibility
                 .equ	PORTE2	= 2	; 
                 .equ	PE2	= 2	; For compatibility
                 .equ	PORTE3	= 3	; 
                 .equ	PE3	= 3	; For compatibility
                 .equ	PORTE4	= 4	; 
                 .equ	PE4	= 4	; For compatibility
                 .equ	PORTE5	= 5	; 
                 .equ	PE5	= 5	; For compatibility
                 .equ	PORTE6	= 6	; 
                 .equ	PE6	= 6	; For compatibility
                 .equ	PORTE7	= 7	; 
                 .equ	PE7	= 7	; For compatibility
                 
                 ; DDRE - Data Direction Register, Port E
                 .equ	DDE0	= 0	; 
                 .equ	DDE1	= 1	; 
                 .equ	DDE2	= 2	; 
                 .equ	DDE3	= 3	; 
                 .equ	DDE4	= 4	; 
                 .equ	DDE5	= 5	; 
                 .equ	DDE6	= 6	; 
                 .equ	DDE7	= 7	; 
                 
                 ; PINE - Input Pins, Port E
                 .equ	PINE0	= 0	; 
                 .equ	PINE1	= 1	; 
                 .equ	PINE2	= 2	; 
                 .equ	PINE3	= 3	; 
                 .equ	PINE4	= 4	; 
                 .equ	PINE5	= 5	; 
                 .equ	PINE6	= 6	; 
                 .equ	PINE7	= 7	; 
                 
                 
                 ; ***** PORTF ************************
                 ; PORTF - Data Register, Port F
                 .equ	PORTF0	= 0	; 
                 .equ	PF0	= 0	; For compatibility
                 .equ	PORTF1	= 1	; 
                 .equ	PF1	= 1	; For compatibility
                 .equ	PORTF2	= 2	; 
                 .equ	PF2	= 2	; For compatibility
                 .equ	PORTF3	= 3	; 
                 .equ	PF3	= 3	; For compatibility
                 .equ	PORTF4	= 4	; 
                 .equ	PF4	= 4	; For compatibility
                 .equ	PORTF5	= 5	; 
                 .equ	PF5	= 5	; For compatibility
                 .equ	PORTF6	= 6	; 
                 .equ	PF6	= 6	; For compatibility
                 .equ	PORTF7	= 7	; 
                 .equ	PF7	= 7	; For compatibility
                 
                 ; DDRF - Data Direction Register, Port F
                 .equ	DDF0	= 0	; 
                 .equ	DDF1	= 1	; 
                 .equ	DDF2	= 2	; 
                 .equ	DDF3	= 3	; 
                 .equ	DDF4	= 4	; 
                 .equ	DDF5	= 5	; 
                 .equ	DDF6	= 6	; 
                 .equ	DDF7	= 7	; 
                 
                 ; PINF - Input Pins, Port F
                 .equ	PINF0	= 0	; 
                 .equ	PINF1	= 1	; 
                 .equ	PINF2	= 2	; 
                 .equ	PINF3	= 3	; 
                 .equ	PINF4	= 4	; 
                 .equ	PINF5	= 5	; 
                 .equ	PINF6	= 6	; 
                 .equ	PINF7	= 7	; 
                 
                 
                 ; ***** PORTG ************************
                 ; PORTG - Data Register, Port G
                 .equ	PORTG0	= 0	; 
                 .equ	PG0	= 0	; For compatibility
                 .equ	PORTG1	= 1	; 
                 .equ	PG1	= 1	; For compatibility
                 .equ	PORTG2	= 2	; 
                 .equ	PG2	= 2	; For compatibility
                 .equ	PORTG3	= 3	; 
                 .equ	PG3	= 3	; For compatibility
                 .equ	PORTG4	= 4	; 
                 .equ	PG4	= 4	; For compatibility
                 
                 ; DDRG - Data Direction Register, Port G
                 .equ	DDG0	= 0	; 
                 .equ	DDG1	= 1	; 
                 .equ	DDG2	= 2	; 
                 .equ	DDG3	= 3	; 
                 .equ	DDG4	= 4	; 
                 
                 ; PING - Input Pins, Port G
                 .equ	PING0	= 0	; 
                 .equ	PING1	= 1	; 
                 .equ	PING2	= 2	; 
                 .equ	PING3	= 3	; 
                 .equ	PING4	= 4	; 
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TCCR0 - Timer/Counter Control Register
                 .equ	CS00	= 0	; Clock Select 0
                 .equ	CS01	= 1	; Clock Select 1
                 .equ	CS02	= 2	; Clock Select 2
                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                 .equ	CTC0	= WGM01	; For compatibility
                 .equ	COM00	= 4	; Compare match Output Mode 0
                 .equ	COM01	= 5	; Compare Match Output Mode 1
                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                 .equ	PWM0	= WGM00	; For compatibility
                 .equ	FOC0	= 7	; Force Output Compare
                 
                 ; TCNT0 - Timer/Counter Register
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0 - Output Compare Register
                 .equ	OCR0_0	= 0	; 
                 .equ	OCR0_1	= 1	; 
                 .equ	OCR0_2	= 2	; 
                 .equ	OCR0_3	= 3	; 
                 .equ	OCR0_4	= 4	; 
                 .equ	OCR0_5	= 5	; 
                 .equ	OCR0_6	= 6	; 
                 .equ	OCR0_7	= 7	; 
                 
                 ; ASSR - Asynchronus Status Register
                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                 
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0	= 1	; Output Compare Flag 0
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Clock Select bit 0
                 .equ	CS11	= 1	; Clock Select 1 bit 1
                 .equ	CS12	= 2	; Clock Select1 bit 2
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TCCR2 - Timer/Counter Control Register
                 .equ	CS20	= 0	; Clock Select
                 .equ	CS21	= 1	; Clock Select
                 .equ	CS22	= 2	; Clock Select
                 .equ	WGM21	= 3	; Waveform Generation Mode
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Match Output Mode
                 .equ	COM21	= 5	; Compare Match Output Mode
                 .equ	WGM20	= 6	; Wafeform Generation Mode
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter Register
                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                 
                 ; OCR2 - Output Compare Register
                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                 
                 ; TIMSK - 
                 .equ	TOIE2	= 6	; 
                 .equ	OCIE2	= 7	; 
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 
                 ; ***** TIMER_COUNTER_3 **************
                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                 
                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                 .equ	ICF3	= 5	; Input Capture Flag 1
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                 ;.equ	PSR1	= PSR321	; For compatibility
                 ;.equ	PSR2	= PSR321	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 ; TCCR3A - Timer/Counter3 Control Register A
                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                 .equ	PWM30	= WGM30	; For compatibility
                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                 .equ	PWM31	= WGM31	; For compatibility
                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                 
                 ; TCCR3B - Timer/Counter3 Control Register B
                 .equ	CS30	= 0	; Clock Select 3 bit 0
                 .equ	CS31	= 1	; Clock Select 3 bit 1
                 .equ	CS32	= 2	; Clock Select3 bit 2
                 .equ	WGM32	= 3	; Waveform Generation Mode
                 .equ	CTC30	= WGM32	; For compatibility
                 .equ	WGM33	= 4	; Waveform Generation Mode
                 .equ	CTC31	= WGM33	; For compatibility
                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                 
                 ; TCCR3C - Timer/Counter3 Control Register C
                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                 
                 ; TCNT3L - Timer/Counter3 Low Byte
                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDTCSR	= WDTCR	; For compatibility
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDTOE	= WDCE	; For compatibility
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADFR	= 5	; ADC  Free Running Select
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	CKOPT	= 4	; Oscillator Options
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 ; EXTENDED fuse bits
                 .equ	WDTON	= 0	; Watchdog timer always on
                 .equ	M103C	= 1	; ATmega103 compatibility mode
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0xffff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 4096
                 .equ	RAMEND	= 0x10ff
                 .equ	XRAMEND	= 0xffff
                 .equ	E2END	= 0x0fff
                 .equ	EEPROMEND	= 0x0fff
                 .equ	EEADRBITS	= 12
                 #pragma AVRPART MEMORY PROG_FLASH 131072
                 #pragma AVRPART MEMORY EEPROM 4096
                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xf000
                 .equ	NRWW_STOP_ADDR	= 0xffff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xefff
                 .equ	PAGESIZE	= 128
                 .equ	FIRSTBOOTSTART	= 0xfe00
                 .equ	SECONDBOOTSTART	= 0xfc00
                 .equ	THIRDBOOTSTART	= 0xf800
                 .equ	FOURTHBOOTSTART	= 0xf000
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                 
                 #endif  /* _M128DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                 .ORG 0x0000
                 ; global interrupt disable
000000 94f8      	cli
                 ; initialize stack
000001 e1f0      	ldi		r31,HIGH(RAMEND)
000002 bffe      	out		SPH,r31
000003 efff      	ldi		r31,LOW(RAMEND)
000004 bffd      	out		SPL,r31
                 
                 ; initialize trigger B1
000005 e003        	ldi		r16, 0b11	; portB,1 = output (triggers)
000006 bb07        	out		DDRB, r16
                 
000007 c376      	rjmp	main
                 
                 
                 ;******************* INCLUDE FILES *******************************
                 ; include encryption algorithm
                     .include "./PRINCScenario1CBCHighT.asm"
                 
                 ; Constants
                 ;
                 .EQU    INITV_NUM_BYTE = 8
                 .EQU    PTEXT_NUM_BYTE = (8*16)
                 .EQU    KEY0_NUM_BYTE = 8
                 .EQU    KEY1_NUM_BYTE = 8
                 .EQU    KEYR_NUM_BYTE = (8*12)
                 
                 ;#define KEYSCHEDULE
                 ;#define ENCRYPT
                 ;#define iKEYSCHEDULE
                 #define DECRYPT
                 
                 ; Original State:
                 ;303, 302, 301, 300 : 203, 202, 201, 200 : 103, 102, 101, 100 : 003, 002, 001, 000
                 ;313, 312, 311, 310 : 213, 212, 211, 210 : 113, 112, 111, 110 : 013, 012, 011, 010
                 ;323, 322, 321, 320 : 223, 222, 221, 220 : 123, 122, 121, 120 : 023, 022, 021, 020
                 ;333, 332, 331, 330 : 233, 232, 231, 230 : 133, 132, 131, 130 : 033, 032, 031, 030
                 ;the 0-bit in the nibbles
                 ;s200: 320 220 120 020 : 300 200 100 000
                 ;s310: 330 230 130 030 : 310 210 110 010
                 ;the 1-bit in the nibbles
                 ;s201: 321 221 121 021 : 301 201 101 001
                 ;s311: 331 231 131 031 : 311 211 111 011
                 ;the 2-bit in the nibbles
                 ;s202: 322 222 122 022 : 302 202 102 002
                 ;s312: 332 232 132 032 : 312 212 112 012
                 ;the 3-bit in the nibbles
                 ;s203: 323 223 123 023 : 303 203 103 003
                 ;s313: 333 233 133 033 : 313 213 113 013
                 .def s200 =r0
                 .def s310 =r1
                 .def s201 =r2
                 .def s311 =r3
                 .def s202 =r4
                 .def s312 =r5
                 .def s203 =r6
                 .def s313 =r7
                 
                 .def t0 =r8
                 .def t1 =r9
                 .def t2 =r10
                 .def t3 =r11
                 .def t4 =r12
                 .def t5 =r13
                 .def t6 =r14
                 .def t7 =r15
                 
                 .def m66 =r16 ; ldi m66, 0b01100110
                 .def m99 =r17 ; ldi m99, 0b10011001
                 .def mf0 =r18 ; ldi mf0, 0b11110000
                 .def m0f =r19 ; ldi m0f, 0b00001111
                 
                 .def p0 =r20
                 .def p1 =r21
                 
                 .def k0 =r8
                 .def k1 =r9
                 .def k2 =r10
                 .def k3 =r11
                 .def k4 =r12
                 .def k5 =r13
                 .def k6 =r14
                 .def k7 =r15
                 
                 .def kt0 =r20
                 .def kt1 =r21
                 
                 .def bn    =r22
                 .def bcnt  =r23
                 
                 .def rrn   =r24
                 .def rcnt  =r25
                 
                 .def XL =r26
                 .def XH =r27
                 .def YL =r28
                 .def YH =r29
                 .def ZL =r30
                 .def ZH =r31
                 
                 ;;;****************************************************************************
                 ;;;
                 ;;; load_init
                 ;;;
                 .MACRO loadInitv
                 	ld  t0, X+
                 	ld  t1, X+
                 	ld  t2, X+
                 	ld  t3, X+
                 	ld  t4, X+
                 	ld  t5, X+
                 	ld  t6, X+
                 	ld  t7, X+
                 .ENDMACRO
                 
                 ;;;****************************************************************************
                 ;;;
                 .MACRO loadPlain
                 	ld  kt0, X+
                 	eor t0, kt0
                 
                 	ld  kt0, X+
                 	eor t1, kt0
                 
                 	ld  kt0, X+
                 	eor t2, kt0
                 
                 	ld  kt0, X+
                 	eor t3, kt0
                 
                 	ld  kt0, X+
                 	eor t4, kt0
                 
                 	ld  kt0, X+
                 	eor t5, kt0
                 
                 	ld  kt0, X+
                 	eor t6, kt0
                 
                 	ld  kt0, X+
                 	eor t7, kt0
                 .ENDMACRO
                 
                 .MACRO storeCipher
                 	st  Y+, t0
                 	st  Y+, t1
                 	st  Y+, t2
                 	st  Y+, t3
                 	st  Y+, t4
                 	st  Y+, t5
                 	st  Y+, t6
                 	st  Y+, t7
                 .ENDMACRO
                 
                 .MACRO loadCipher
                 	ld  t0, Y+
                 	ld  t1, Y+
                 	ld  t2, Y+
                 	ld  t3, Y+
                 	ld  t4, Y+
                 	ld  t5, Y+
                 	ld  t6, Y+
                 	ld  t7, Y+
                 .ENDMACRO
                 
                 .MACRO storePlain
                 	ld kt0, X
                 	eor t0, kt0
                 	st X+, t0
                 
                 	ld kt0, X
                 	eor t1, kt0
                 	st X+, t1
                 
                 	ld kt0, X
                 	eor t2, kt0
                 	st X+, t2
                 
                 	ld kt0, X
                 	eor t3, kt0
                 	st X+, t3
                 
                 	ld kt0, X
                 	eor t4, kt0
                 	st X+, t4
                 
                 	ld kt0, X
                 	eor t5, kt0
                 	st X+, t5
                 
                 	ld kt0, X
                 	eor t6, kt0
                 	st X+, t6
                 
                 	ld kt0, X
                 	eor t7, kt0
                 	st X+, t7
                 .ENDMACRO
                 
                 .MACRO Reorder1Byte
                 	ror @0
                 	ror @1
                 	ror @0
                 	ror @2
                 	ror @0
                 	ror @3
                 	ror @0
                 	ror @4
                 .ENDMACRO
                 
                 .MACRO Reorder1ByteOutput
                 	ror @1
                 	ror @0
                 	ror @2
                 	ror @0
                 	ror @3
                 	ror @0
                 	ror @4
                 	ror @0
                 .ENDMACRO
                 
                 #if defined(ENCRYPT) || defined(DECRYPT)
                 ReorderInput:
000008 9497
000009 9417
00000a 9497
00000b 9437
00000c 9497
00000d 9457
00000e 9497
00000f 9477      	Reorder1Byte t1, s310, s311, s312, s313
000010 9497
000011 9407
000012 9497
000013 9427
000014 9497
000015 9447
000016 9497
000017 9467      	Reorder1Byte t1, s200, s201, s202, s203
000018 94b7
000019 9417
00001a 94b7
00001b 9437
00001c 94b7
00001d 9457
00001e 94b7
00001f 9477      	Reorder1Byte t3, s310, s311, s312, s313
000020 94b7
000021 9407
000022 94b7
000023 9427
000024 94b7
000025 9447
000026 94b7
000027 9467      	Reorder1Byte t3, s200, s201, s202, s203
000028 94d7
000029 9417
00002a 94d7
00002b 9437
00002c 94d7
00002d 9457
00002e 94d7
00002f 9477      	Reorder1Byte t5, s310, s311, s312, s313
000030 94d7
000031 9407
000032 94d7
000033 9427
000034 94d7
000035 9447
000036 94d7
000037 9467      	Reorder1Byte t5, s200, s201, s202, s203
000038 94f7
000039 9417
00003a 94f7
00003b 9437
00003c 94f7
00003d 9457
00003e 94f7
00003f 9477      	Reorder1Byte t7, s310, s311, s312, s313
000040 94f7
000041 9407
000042 94f7
000043 9427
000044 94f7
000045 9447
000046 94f7
000047 9467      	Reorder1Byte t7, s200, s201, s202, s203
                 
000048 9487
000049 9417
00004a 9487
00004b 9437
00004c 9487
00004d 9457
00004e 9487
00004f 9477      	Reorder1Byte t0, s310, s311, s312, s313
000050 9487
000051 9407
000052 9487
000053 9427
000054 9487
000055 9447
000056 9487
000057 9467      	Reorder1Byte t0, s200, s201, s202, s203
000058 94a7
000059 9417
00005a 94a7
00005b 9437
00005c 94a7
00005d 9457
00005e 94a7
00005f 9477      	Reorder1Byte t2, s310, s311, s312, s313
000060 94a7
000061 9407
000062 94a7
000063 9427
000064 94a7
000065 9447
000066 94a7
000067 9467      	Reorder1Byte t2, s200, s201, s202, s203
000068 94c7
000069 9417
00006a 94c7
00006b 9437
00006c 94c7
00006d 9457
00006e 94c7
00006f 9477      	Reorder1Byte t4, s310, s311, s312, s313
000070 94c7
000071 9407
000072 94c7
000073 9427
000074 94c7
000075 9447
000076 94c7
000077 9467      	Reorder1Byte t4, s200, s201, s202, s203
000078 94e7
000079 9417
00007a 94e7
00007b 9437
00007c 94e7
00007d 9457
00007e 94e7
00007f 9477      	Reorder1Byte t6, s310, s311, s312, s313
000080 94e7
000081 9407
000082 94e7
000083 9427
000084 94e7
000085 9447
000086 94e7
000087 9467      	Reorder1Byte t6, s200, s201, s202, s203
000088 9508      ret
                 #endif
                 
                 .MACRO ReorderOutput
                 	Reorder1ByteOutput t1, s310, s311, s312, s313
                 	Reorder1ByteOutput t1, s200, s201, s202, s203
                 	Reorder1ByteOutput t3, s310, s311, s312, s313
                 	Reorder1ByteOutput t3, s200, s201, s202, s203
                 	Reorder1ByteOutput t5, s310, s311, s312, s313
                 	Reorder1ByteOutput t5, s200, s201, s202, s203
                 	Reorder1ByteOutput t7, s310, s311, s312, s313
                 	Reorder1ByteOutput t7, s200, s201, s202, s203
                 
                 	Reorder1ByteOutput t0, s310, s311, s312, s313
                 	Reorder1ByteOutput t0, s200, s201, s202, s203
                 	Reorder1ByteOutput t2, s310, s311, s312, s313
                 	Reorder1ByteOutput t2, s200, s201, s202, s203
                 	Reorder1ByteOutput t4, s310, s311, s312, s313
                 	Reorder1ByteOutput t4, s200, s201, s202, s203
                 	Reorder1ByteOutput t6, s310, s311, s312, s313
                 	Reorder1ByteOutput t6, s200, s201, s202, s203
                 .ENDMACRO
                 
                 #if defined(KEYSCHEDULE) || defined(iKEYSCHEDULE)
                 #endif
                 
                 .MACRO istoresToX
                 	sbiw X, 8
                 	rcall storesToX
                 .ENDMACRO
                 
                 .MACRO key_pre
                 	ldi YH, high(SRAM_KTEXT1)
                 	ldi YL, low(SRAM_KTEXT1)
                 	rcall loadYTok
                 	rcall ReorderInput
                 	rcall storesToX
                 .ENDMACRO
                 
                 .MACRO key_rc
                 	lpm kt0, Z+				; 1 ins, 3 clocks
                 	eor @0, kt0
                 	st X+, @0
                 .ENDMACRO
                 
                 #if defined(KEYSCHEDULE) || defined(iKEYSCHEDULE)
                 #endif
                 
                 .MACRO key_01
                 	ld  kt0, Y+
                 	eor @0, kt0
                 .ENDMACRO
                 
                 .MACRO key_rc_01
                 	ld  kt0, Y+
                 	eor @0, kt0
                 	lpm kt0, Z+
                 	eor @0, kt0
                 .ENDMACRO
                 
                 .MACRO key_rc_01_Post
                 	ldi YH, high(SRAM_KTEXT0)
                 	ldi YL, low(SRAM_KTEXT0)
                 	rcall loadYTok
                 
                 	bst k0, 0
                 	ror k7
                 	ror k6
                 	ror k5
                 	ror k4
                 	ror k3
                 	ror k2
                 	ror k1
                 	ror k0
                 	bld k7, 7
                 
                 	eor kt0, kt0
                 	bst k7, 6
                 	bld kt0, 0
                 	eor k0, kt0
                 
                 	rcall ReorderInput
                 	ldi YH, high(SRAM_KTEXTR)
                 	ldi YL, low(SRAM_KTEXTR)
                 	key_rc_01 s200
                 	key_rc_01 s310
                 	key_rc_01 s201
                 	key_rc_01 s311
                 	key_rc_01 s202
                 	key_rc_01 s312
                 	key_rc_01 s203
                 	key_rc_01 s313
                 	rcall storesToX
                 
                 	ldi YH, high(SRAM_KTEXT0)
                 	ldi YL, low(SRAM_KTEXT0)
                 	rcall loadYTok
                 	rcall ReorderInput
                 	ldi YH, high(SRAM_KTEXTR)
                 	ldi YL, low(SRAM_KTEXTR)
                 	key_01 s200
                 	key_01 s310
                 	key_01 s201
                 	key_01 s311
                 	key_01 s202
                 	key_01 s312
                 	key_01 s203
                 	key_01 s313
                 	ldi XH, high(SRAM_KTEXTR)
                 	ldi XL, low(SRAM_KTEXTR)
                 	rcall storesToX
                 .ENDMACRO
                 
                 #ifdef KEYSCHEDULE
                 #endif
                 
                 .MACRO ikey_rc_oneRound
                 	sbiw X, 16
                 	rcall key_rc_oneRound
                 .ENDMACRO
                 
                 .MACRO ikey_rc_01_Post
                 	ldi YH, high(SRAM_KTEXT0)
                 	ldi YL, low(SRAM_KTEXT0)
                 	rcall loadYTok
                 	rcall ReorderInput
                 	ldi YH, high(SRAM_KTEXTR)
                 	ldi YL, low(SRAM_KTEXTR)
                 	key_01 s200
                 	key_01 s310
                 	key_01 s201
                 	key_01 s311
                 	key_01 s202
                 	key_01 s312
                 	key_01 s203
                 	key_01 s313
                 	ldi XH, high(SRAM_KTEXTR+KEYR_NUM_BYTE-8)
                 	ldi XL, low(SRAM_KTEXTR+KEYR_NUM_BYTE-8)
                 	rcall storesToX
                 
                 	ldi YH, high(SRAM_KTEXT0)
                 	ldi YL, low(SRAM_KTEXT0)
                 	rcall loadYTok
                 
                 	bst k0, 0
                 	ror k7
                 	ror k6
                 	ror k5
                 	ror k4
                 	ror k3
                 	ror k2
                 	ror k1
                 	ror k0
                 	bld k7, 7
                 
                 	eor kt0, kt0
                 	bst k7, 6
                 	bld kt0, 0
                 	eor k0, kt0
                 
                 	rcall ReorderInput
                 	ldi YH, high(SRAM_KTEXTR)
                 	ldi YL, low(SRAM_KTEXTR)
                 	key_rc_01 s200
                 	key_rc_01 s310
                 	key_rc_01 s201
                 	key_rc_01 s311
                 	key_rc_01 s202
                 	key_rc_01 s312
                 	key_rc_01 s203
                 	key_rc_01 s313
                 	ldi XH, high(SRAM_KTEXTR)
                 	ldi XL, low(SRAM_KTEXTR)
                 	rcall storesToX
                 .ENDMACRO
                 
                 
                 #ifdef iKEYSCHEDULE
                 #endif
                 
                 
                 .MACRO KeyXor
                 	ld   t0, Z+
                 	ld   t1, Z+
                 	eor  s200, t0
                 	eor  s310, t1
                 	ld   t0, Z+
                 	ld   t1, Z+
                 	eor  s201, t0
                 	eor  s311, t1
                 	ld   t0, Z+
                 	ld   t1, Z+
                 	eor  s202, t0
                 	eor  s312, t1
                 	ld   t0, Z+
                 	ld   t1, Z+
                 	eor  s203, t0
                 	eor  s313, t1
                 .ENDMACRO
                 
                 .MACRO Sbox
                 	; a = s310:s200 = r1:r0
                 	; b = s311:s201 = r3:r2
                 	; c = s312:s202 = r5:r4
                 	; d = s313:s203 = r7:r6
                 	com  s201
                 	com  s311
                 	movw  t0, s201
                 	and  s201, s200
                 	and  s311, s310
                 	movw  t2, s202
                 	or   s202,  t0
                 	or   s312,  t1
                 	movw  t4, s202
                 	and  s202, s203
                 	and  s312, s313
                 	movw  t6, s202
                 	or   s202, s201
                 	or   s312, s311
                 	com   t6
                 	com   t7
                 	eor   t2,  t6
                 	eor   t3,  t7
                 	eor  s203,  t2
                 	eor  s313,  t3
                 	eor  s201,  t0
                 	eor  s311,  t1
                 	or   s201, s203
                 	or   s311, s313
                 	eor  s200, s202
                 	eor  s310, s312
                 	or   s203, s200
                 	or   s313, s310
                 	eor  s200,  t0
                 	eor  s310,  t1
                 	eor  s203,  t4
                 	eor  s313,  t5
                 	and   t6, s203
                 	and   t7, s313
                 	eor  s200,  t6
                 	eor  s310,  t7
                 	eor  s203,  t2
                 	eor  s313,  t3
                 .ENDMACRO
                 
                 .MACRO iSbox
                 	; a = s310:s200 = r1:r0
                 	; b = s311:s201 = r3:r2
                 	; c = s312:s202 = r5:r4
                 	; d = s313:s203 = r7:r6
                 	movw t0, s200
                 	and  s200, s201
                 	and  s310, s311
                 	or   s200, s203
                 	or   s310, s313
                 	eor  s200, s202
                 	eor  s310, s312
                 	movw t2, s200
                 	com  s200
                 	com  s310
                 	or   t2, s201
                 	or   t3, s311
                 	eor  t2, s203
                 	eor  t3, s313
                 	or   s203, s200
                 	or   s313, s310
                 	movw t4, t2
                 	or   t2, t0
                 	or   t3, t1
                 	eor  t0, s203
                 	eor  t1, s313
                 	eor  s201, t2
                 	eor  s311, t3
                 	movw s202, s201
                 	eor  s201, t0
                 	eor  s311, t1
                 	movw s203, s201
                 	or   s203, s200
                 	or   s313, s310
                 	and  t0, s203
                 	and  t1, s313
                 	eor  t0, t4
                 	eor  t1, t5
                 	movw s203, t0
                 	and  t0, s202
                 	and  t1, s312
                 	eor  s200, t0
                 	eor  s310, t1
                 .ENDMACRO
                 
                 ;;;****************************************************************************
                 ;;; M_XOR
                 .MACRO M_Bits0
                 	mov  p0, s200
                 	eor  p0, s310
                 	mov  p1, p0
                 	swap p1
                 	eor  p0, p1
                 	eor  s200, p0
                 	eor  s310, p0
                 
                 	;s200: 320 220 120 020 : 300 200 100 000
                 	;s310: 330 230 130 030 : 310 210 110 010
                 	; |
                 	;s200: 310 200 100 010 : 330 220 120 030
                 	;s310: 300 230 130 000 : 320 210 110 020
                 	swap s200              ; s200 = 300 200 100 000 : 320 220 120 020
                 	movw t0, s200          ;   t1 = 330 230 130 030 : 310 210 110 010; t0 = 300 200 100 000 : 320 220 120 020
                 	and  s200, m66         ; s200 = xxx 200 100 xxx : xxx 220 120 xxx
                 	and  s310, m66         ; s310 = xxx 230 130 xxx : xxx 210 110 xxx
                 	swap t1                ;   t1 = 310 210 110 010 : 330 230 130 030
                 	and  t1, m99           ;   t1 = 310 xxx xxx 010 : 330 xxx xxx 030
                 	and  t0, m99           ;   t0 = 300 xxx xxx 000 : 320 xxx xxx 020
                 	eor  s200, t1          ; s200 = 310 200 100 010 : 330 220 120 030
                 	eor  s310, t0          ; s310 = 300 230 130 000 : 320 210 110 020
                 .ENDMACRO
                 
                 .MACRO M_Bits1
                 	mov  p0, s201
                 	eor  p0, s311
                 	mov  p1, p0
                 	swap p1
                 	eor  p0, p1
                 	eor  s201, p0
                 	eor  s311, p0
                 
                 	;s201: 321 221 121 021 : 301 201 101 001
                 	;s311: 331 231 131 031 : 311 211 111 011
                 	; |
                 	;s201: 301 231 131 001 : 321 211 111 021
                 	;s311: 331 221 121 031 : 311 201 101 011
                 	movw t0, s201          ;   t1 = 331 231 131 031 : 311 211 111 011; t0 = 321 221 121 021 : 301 201 101 001
                 	and  s201, m99         ; s201 = 321 xxx xxx 021 : 301 xxx xxx 001
                 	and  s311, m99         ; s311 = 331 xxx xxx 031 : 311 xxx xxx 011
                 	swap s201              ; s201 = 301 xxx xxx 001 : 321 xxx xxx 021
                 	and  t0, m66           ;   t0 = xxx 221 121 xxx : xxx 201 101 xxx
                 	and  t1, m66           ;   t1 = xxx 231 131 xxx : xxx 211 111 xxx
                 	eor  s201, t1          ; s201 = 301 231 131 001 : 321 211 111 021
                 	eor  s311, t0          ; s311 = 331 221 121 031 : 311 201 101 011
                 .ENDMACRO
                 
                 .MACRO M_Bits2
                 	mov  p0, s202
                 	eor  p0, s312
                 	mov  p1, p0
                 	swap p1
                 	eor  p0, p1
                 	eor  s202, p0
                 	eor  s312, p0
                 
                 	;s202: 322 222 122 022 : 302 202 102 002
                 	;s312: 332 232 132 032 : 312 212 112 012
                 	; |
                 	;s202: 332 222 122 032 : 312 202 102 012
                 	;s312: 322 212 112 022 : 302 232 132 002
                 	movw t0, s202          ;   t1 = 332 232 132 032 : 312 212 112 012; t0 = 322 222 122 022 : 302 202 102 002
                 	and  s202, m66         ; s202 = xxx 222 122 xxx : xxx 202 102 xxx
                 	and  s312, m66         ; s312 = xxx 232 132 xxx : xxx 212 112 xxx
                 	swap s312              ; s312 = xxx 212 112 xxx : xxx 232 132 xxx
                 	and  t0, m99           ;   t0 = 322 xxx xxx 022 : 302 xxx xxx 002
                 	and  t1, m99           ;   t1 = 332 xxx xxx 032 : 312 xxx xxx 012
                 	eor  s202, t1          ; s202 = 332 222 122 032 : 312 202 102 012
                 	eor  s312, t0          ; s312 = 322 212 112 022 : 302 232 132 002
                 .ENDMACRO
                 
                 .MACRO M_Bits3
                 	mov  p0, s203
                 	eor  p0, s313
                 	mov  p1, p0
                 	swap p1
                 	eor  p0, p1
                 	eor  s203, p0
                 	eor  s313, p0
                 
                 	;s203: 323 223 123 023 : 303 203 103 003
                 	;s313: 333 233 133 033 : 313 213 113 013
                 	; |
                 	;s203: 323 213 113 023 : 303 233 133 003
                 	;s313: 313 203 103 013 : 333 223 123 033
                 	swap s313              ; s313 = 313 213 113 013 : 333 233 133 033
                 	movw t0, s203          ;   t1 = 313 213 113 013 : 333 233 133 033; t0 = 323 223 123 023 : 303 203 103 003
                 	and  s203, m99         ; s203 = 323 xxx xxx 023 : 303 xxx xxx 003
                 	and  s313, m99         ; s313 = 313 xxx xxx 013 : 333 xxx xxx 033
                 	swap t0                ;   t0 = 303 203 103 003 : 323 223 123 023
                 	and  t1, m66           ;   t1 = xxx 213 113 xxx : xxx 233 133 xxx
                 	and  t0, m66           ;   t0 = xxx 203 103 xxx : xxx 223 123 xxx
                 	eor  s203, t1          ; s203 = 323 213 113 023 : 303 233 133 003
                 	eor  s313, t0          ; s313 = 313 203 103 013 : 333 223 123 033
                 .ENDMACRO
                 
                 .MACRO M_XOR
                 	M_Bits0
                 	M_Bits1
                 	M_Bits2
                 	M_Bits3
                 .ENDMACRO
                 
                 .MACRO SR_1bits
                 	movw t0, @0 ;320 220 120 020 300 200 100 000
                 
                 	lsl  t0     ;120 020 300 200 100 000 xxx xxx
                 	lsl  t0
                 	bst  @0, 6  ;220
                 	bld  t0, 4  ;120 020 300 220 100 000 xxx xxx
                 	bst  @0, 7  ;320
                 	bld  t0, 5  ;120 020 320 220 100 000 xxx xxx
                 	and  @0, m0f;xxx xxx xxx xxx 300 200 100 000
                 	and  t0, mf0;120 020 320 220 xxx xxx xxx xxx
                 	eor  @0, t0 ;120 020 320 220 300 200 100 000
                 
                 	lsl  @1     ;230 130 030 310 210 110 010 xxx
                 	bst  @1, 4  ;310
                 	bld  @1, 0  ;230 130 030 310 210 110 010 310
                 	lsr  t1     ;xxx 330 230 130 030 310 210 110
                 	bst  t1, 3  ;030
                 	bld  t1, 7  ;030 330 230 130 030 310 210 110
                 	and  @1, m0f;xxx xxx xxx xxx 210 110 010 310
                 	and  t1, mf0;030 330 230 130 xxx xxx xxx xxx
                 	eor  @1, t1 ;030 330 230 130 210 110 010 310
                 .ENDMACRO
                 
                 .MACRO SR
                 	SR_1bits s200, s310
                 	SR_1bits s201, s311
                 	SR_1bits s202, s312
                 	SR_1bits s203, s313
                 .ENDMACRO
                 
                 .MACRO iSR_1bits
                 	movw t0, @0
                 
                 	lsl  t0
                 	lsl  t0
                 	bst  @0, 6
                 	bld  t0, 4
                 	bst  @0, 7
                 	bld  t0, 5
                 	and  @0, m0f
                 	and  t0, mf0
                 	eor  @0, t0
                 
                 	bst  @1, 0
                 	lsr  @1
                 	bld  @1, 3
                 	bst  t1, 7
                 	lsl  t1
                 	bld  t1, 4
                 	and  @1, m0f
                 	and  t1, mf0
                 	eor  @1, t1
                 .ENDMACRO
                 
                 .MACRO iSR
                 	iSR_1bits s200, s310
                 	iSR_1bits s201, s311
                 	iSR_1bits s202, s312
                 	iSR_1bits s203, s313
                 .ENDMACRO
                 
                 .MACRO forward_round
                 	KeyXor
                 	Sbox
                 	M_XOR
                 	SR
                 .ENDMACRO
                 
                 .MACRO middle_round
                 	KeyXor
                 	Sbox
                 	M_XOR
                 	iSbox
                 	KeyXor
                 .ENDMACRO
                 
                 .MACRO invert_round
                 	iSR
                 	M_XOR
                 	iSbox
                 	KeyXor
                 .ENDMACRO
                 
                 #if defined(ENCRYPT) || defined(DECRYPT)
                 crypt:
000089 df7e      	rcall ReorderInput
                 forword_start:
00008a 9081
00008b 9091
00008c 2408
00008d 2419
00008e 9081
00008f 9091
000090 2428
000091 2439
000092 9081
000093 9091
000094 2448
000095 2459
000096 9081
000097 9091
000098 2468
000099 2479
00009a 9420
00009b 9430
00009c 0141
00009d 2020
00009e 2031
00009f 0152
0000a0 2848
0000a1 2859
0000a2 0162
0000a3 2046
0000a4 2057
0000a5 0172
0000a6 2842
0000a7 2853
0000a8 94e0
0000a9 94f0
0000aa 24ae
0000ab 24bf
0000ac 246a
0000ad 247b
0000ae 2428
0000af 2439
0000b0 2826
0000b1 2837
0000b2 2404
0000b3 2415
0000b4 2860
0000b5 2871
0000b6 2408
0000b7 2419
0000b8 246c
0000b9 247d
0000ba 20e6
0000bb 20f7
0000bc 240e
0000bd 241f
0000be 246a
0000bf 247b
0000c0 2d40
0000c1 2541
0000c2 2f54
0000c3 9552
0000c4 2745
0000c5 2604
0000c6 2614
0000c7 9402
0000c8 0140
0000c9 2200
0000ca 2210
0000cb 9492
0000cc 2291
0000cd 2281
0000ce 2409
0000cf 2418
0000d0 2d42
0000d1 2543
0000d2 2f54
0000d3 9552
0000d4 2745
0000d5 2624
0000d6 2634
0000d7 0141
0000d8 2221
0000d9 2231
0000da 9422
0000db 2280
0000dc 2290
0000dd 2429
0000de 2438
0000df 2d44
0000e0 2545
0000e1 2f54
0000e2 9552
0000e3 2745
0000e4 2644
0000e5 2654
0000e6 0142
0000e7 2240
0000e8 2250
0000e9 9452
0000ea 2281
0000eb 2291
0000ec 2449
0000ed 2458
0000ee 2d46
0000ef 2547
0000f0 2f54
0000f1 9552
0000f2 2745
0000f3 2664
0000f4 2674
0000f5 9472
0000f6 0143
0000f7 2261
0000f8 2271
0000f9 9482
0000fa 2290
0000fb 2280
0000fc 2469
0000fd 2478
0000fe 0140
0000ff 0c88
000100 0c88
000101 fa06
000102 f884
000103 fa07
000104 f885
000105 2203
000106 2282
000107 2408
000108 0c11
000109 fa14
00010a f810
00010b 9496
00010c fa93
00010d f897
00010e 2213
00010f 2292
000110 2419
000111 0141
000112 0c88
000113 0c88
000114 fa26
000115 f884
000116 fa27
000117 f885
000118 2223
000119 2282
00011a 2428
00011b 0c33
00011c fa34
00011d f830
00011e 9496
00011f fa93
000120 f897
000121 2233
000122 2292
000123 2439
000124 0142
000125 0c88
000126 0c88
000127 fa46
000128 f884
000129 fa47
00012a f885
00012b 2243
00012c 2282
00012d 2448
00012e 0c55
00012f fa54
000130 f850
000131 9496
000132 fa93
000133 f897
000134 2253
000135 2292
000136 2459
000137 0143
000138 0c88
000139 0c88
00013a fa66
00013b f884
00013c fa67
00013d f885
00013e 2263
00013f 2282
000140 2468
000141 0c77
000142 fa74
000143 f870
000144 9496
000145 fa93
000146 f897
000147 2273
000148 2292
000149 2479      	forward_round
00014a 9593      	inc rcnt
00014b 1398      	cpse rcnt, rrn
00014c cf3d      	rjmp forword_start
                 middle_start:
00014d 9081
00014e 9091
00014f 2408
000150 2419
000151 9081
000152 9091
000153 2428
000154 2439
000155 9081
000156 9091
000157 2448
000158 2459
000159 9081
00015a 9091
00015b 2468
00015c 2479
00015d 9420
00015e 9430
00015f 0141
000160 2020
000161 2031
000162 0152
000163 2848
000164 2859
000165 0162
000166 2046
000167 2057
000168 0172
000169 2842
00016a 2853
00016b 94e0
00016c 94f0
00016d 24ae
00016e 24bf
00016f 246a
000170 247b
000171 2428
000172 2439
000173 2826
000174 2837
000175 2404
000176 2415
000177 2860
000178 2871
000179 2408
00017a 2419
00017b 246c
00017c 247d
00017d 20e6
00017e 20f7
00017f 240e
000180 241f
000181 246a
000182 247b
000183 2d40
000184 2541
000185 2f54
000186 9552
000187 2745
000188 2604
000189 2614
00018a 9402
00018b 0140
00018c 2200
00018d 2210
00018e 9492
00018f 2291
000190 2281
000191 2409
000192 2418
000193 2d42
000194 2543
000195 2f54
000196 9552
000197 2745
000198 2624
000199 2634
00019a 0141
00019b 2221
00019c 2231
00019d 9422
00019e 2280
00019f 2290
0001a0 2429
0001a1 2438
0001a2 2d44
0001a3 2545
0001a4 2f54
0001a5 9552
0001a6 2745
0001a7 2644
0001a8 2654
0001a9 0142
0001aa 2240
0001ab 2250
0001ac 9452
0001ad 2281
0001ae 2291
0001af 2449
0001b0 2458
0001b1 2d46
0001b2 2547
0001b3 2f54
0001b4 9552
0001b5 2745
0001b6 2664
0001b7 2674
0001b8 9472
0001b9 0143
0001ba 2261
0001bb 2271
0001bc 9482
0001bd 2290
0001be 2280
0001bf 2469
0001c0 2478
0001c1 0140
0001c2 2002
0001c3 2013
0001c4 2806
0001c5 2817
0001c6 2404
0001c7 2415
0001c8 0150
0001c9 9400
0001ca 9410
0001cb 28a2
0001cc 28b3
0001cd 24a6
0001ce 24b7
0001cf 2860
0001d0 2871
0001d1 0165
0001d2 28a8
0001d3 28b9
0001d4 2486
0001d5 2497
0001d6 242a
0001d7 243b
0001d8 0121
0001d9 2428
0001da 2439
0001db 0131
0001dc 2860
0001dd 2871
0001de 2086
0001df 2097
0001e0 248c
0001e1 249d
0001e2 0134
0001e3 2084
0001e4 2095
0001e5 2408
0001e6 2419
0001e7 9081
0001e8 9091
0001e9 2408
0001ea 2419
0001eb 9081
0001ec 9091
0001ed 2428
0001ee 2439
0001ef 9081
0001f0 9091
0001f1 2448
0001f2 2459
0001f3 9081
0001f4 9091
0001f5 2468
0001f6 2479      	middle_round
0001f7 e085      	ldi rrn, 5
0001f8 2799      	clr rcnt
                 invert_start:
0001f9 0140
0001fa 0c88
0001fb 0c88
0001fc fa06
0001fd f884
0001fe fa07
0001ff f885
000200 2203
000201 2282
000202 2408
000203 fa10
000204 9416
000205 f813
000206 fa97
000207 0c99
000208 f894
000209 2213
00020a 2292
00020b 2419
00020c 0141
00020d 0c88
00020e 0c88
00020f fa26
000210 f884
000211 fa27
000212 f885
000213 2223
000214 2282
000215 2428
000216 fa30
000217 9436
000218 f833
000219 fa97
00021a 0c99
00021b f894
00021c 2233
00021d 2292
00021e 2439
00021f 0142
000220 0c88
000221 0c88
000222 fa46
000223 f884
000224 fa47
000225 f885
000226 2243
000227 2282
000228 2448
000229 fa50
00022a 9456
00022b f853
00022c fa97
00022d 0c99
00022e f894
00022f 2253
000230 2292
000231 2459
000232 0143
000233 0c88
000234 0c88
000235 fa66
000236 f884
000237 fa67
000238 f885
000239 2263
00023a 2282
00023b 2468
00023c fa70
00023d 9476
00023e f873
00023f fa97
000240 0c99
000241 f894
000242 2273
000243 2292
000244 2479
000245 2d40
000246 2541
000247 2f54
000248 9552
000249 2745
00024a 2604
00024b 2614
00024c 9402
00024d 0140
00024e 2200
00024f 2210
000250 9492
000251 2291
000252 2281
000253 2409
000254 2418
000255 2d42
000256 2543
000257 2f54
000258 9552
000259 2745
00025a 2624
00025b 2634
00025c 0141
00025d 2221
00025e 2231
00025f 9422
000260 2280
000261 2290
000262 2429
000263 2438
000264 2d44
000265 2545
000266 2f54
000267 9552
000268 2745
000269 2644
00026a 2654
00026b 0142
00026c 2240
00026d 2250
00026e 9452
00026f 2281
000270 2291
000271 2449
000272 2458
000273 2d46
000274 2547
000275 2f54
000276 9552
000277 2745
000278 2664
000279 2674
00027a 9472
00027b 0143
00027c 2261
00027d 2271
00027e 9482
00027f 2290
000280 2280
000281 2469
000282 2478
000283 0140
000284 2002
000285 2013
000286 2806
000287 2817
000288 2404
000289 2415
00028a 0150
00028b 9400
00028c 9410
00028d 28a2
00028e 28b3
00028f 24a6
000290 24b7
000291 2860
000292 2871
000293 0165
000294 28a8
000295 28b9
000296 2486
000297 2497
000298 242a
000299 243b
00029a 0121
00029b 2428
00029c 2439
00029d 0131
00029e 2860
00029f 2871
0002a0 2086
0002a1 2097
0002a2 248c
0002a3 249d
0002a4 0134
0002a5 2084
0002a6 2095
0002a7 2408
0002a8 2419
0002a9 9081
0002aa 9091
0002ab 2408
0002ac 2419
0002ad 9081
0002ae 9091
0002af 2428
0002b0 2439
0002b1 9081
0002b2 9091
0002b3 2448
0002b4 2459
0002b5 9081
0002b6 9091
0002b7 2468
0002b8 2479      	invert_round
0002b9 9593      	inc rcnt
0002ba 1398      	cpse rcnt, rrn
0002bb cf3d      	rjmp invert_start
0002bc 9417
0002bd 9497
0002be 9437
0002bf 9497
0002c0 9457
0002c1 9497
0002c2 9477
0002c3 9497
0002c4 9407
0002c5 9497
0002c6 9427
0002c7 9497
0002c8 9447
0002c9 9497
0002ca 9467
0002cb 9497
0002cc 9417
0002cd 94b7
0002ce 9437
0002cf 94b7
0002d0 9457
0002d1 94b7
0002d2 9477
0002d3 94b7
0002d4 9407
0002d5 94b7
0002d6 9427
0002d7 94b7
0002d8 9447
0002d9 94b7
0002da 9467
0002db 94b7
0002dc 9417
0002dd 94d7
0002de 9437
0002df 94d7
0002e0 9457
0002e1 94d7
0002e2 9477
0002e3 94d7
0002e4 9407
0002e5 94d7
0002e6 9427
0002e7 94d7
0002e8 9447
0002e9 94d7
0002ea 9467
0002eb 94d7
0002ec 9417
0002ed 94f7
0002ee 9437
0002ef 94f7
0002f0 9457
0002f1 94f7
0002f2 9477
0002f3 94f7
0002f4 9407
0002f5 94f7
0002f6 9427
0002f7 94f7
0002f8 9447
0002f9 94f7
0002fa 9467
0002fb 94f7
0002fc 9417
0002fd 9487
0002fe 9437
0002ff 9487
000300 9457
000301 9487
000302 9477
000303 9487
000304 9407
000305 9487
000306 9427
000307 9487
000308 9447
000309 9487
00030a 9467
00030b 9487
00030c 9417
00030d 94a7
00030e 9437
00030f 94a7
000310 9457
000311 94a7
000312 9477
000313 94a7
000314 9407
000315 94a7
000316 9427
000317 94a7
000318 9447
000319 94a7
00031a 9467
00031b 94a7
00031c 9417
00031d 94c7
00031e 9437
00031f 94c7
000320 9457
000321 94c7
000322 9477
000323 94c7
000324 9407
000325 94c7
000326 9427
000327 94c7
000328 9447
000329 94c7
00032a 9467
00032b 94c7
00032c 9417
00032d 94e7
00032e 9437
00032f 94e7
000330 9457
000331 94e7
000332 9477
000333 94e7
000334 9407
000335 94e7
000336 9427
000337 94e7
000338 9447
000339 94e7
00033a 9467
00033b 94e7      	ReorderOutput
00033c 9508      ret
                 #endif
                 
                 #ifdef ENCRYPT
                 #endif
                 
                 #ifdef DECRYPT
                 decrypt:
00033d e606      	ldi m66, 0b01100110
00033e e919      	ldi m99, 0b10011001
00033f ef20      	ldi mf0, 0b11110000
000340 e03f      	ldi m0f, 0b00001111
000341 e160      	ldi bn, 16
000342 2777      	clr bcnt
000343 e0b1      	ldi XH, high(SRAM_INITV)
000344 e0a0      	ldi XL, low(SRAM_INITV)
000345 e0d1      	ldi YH, high(SRAM_PTEXT)
000346 e0c8      	ldi YL, low(SRAM_PTEXT)
                 CBC16_decrypt_start:
000347 e085          ldi rrn, 5
000348 e0f1      	ldi ZH, high(SRAM_KTEXTR)
000349 e9e8      	ldi ZL, low(SRAM_KTEXTR)
00034a 2799      	clr rcnt
00034b 9089
00034c 9099
00034d 90a9
00034e 90b9
00034f 90c9
000350 90d9
000351 90e9
000352 90f9      	loadCipher
000353 dd35      	rcall crypt
000354 914c
000355 2684
000356 928d
000357 914c
000358 2694
000359 929d
00035a 914c
00035b 26a4
00035c 92ad
00035d 914c
00035e 26b4
00035f 92bd
000360 914c
000361 26c4
000362 92cd
000363 914c
000364 26d4
000365 92dd
000366 914c
000367 26e4
000368 92ed
000369 914c
00036a 26f4
00036b 92fd      	storePlain
00036c 9573      	inc bcnt
00036d 1376      	cpse bcnt, bn
00036e cfd8      	rjmp CBC16_decrypt_start
                 CBC16_decrypt_end:
00036f 9508      ret
                 #endif
                 
                 #if defined(KEYSCHEDULE) || defined(iKEYSCHEDULE)
                 #endif
                 ; Original arrangement
                 ;.db $44, $73, $70, $03, $2E, $8A, $19, $13
                 ;.db $D0, $31, $9F, $29, $22, $38, $09, $A4
                 ;.db $89, $6C, $4E, $EC, $98, $FA, $2E, $08
                 ;.db $77, $13, $D0, $38, $E6, $21, $28, $45
                 ;.db $6C, $0C, $E9, $34, $CF, $66, $54, $BE
                 ;.db $B1, $5C, $95, $FD, $78, $4F, $F8, $7E
                 ;.db $AA, $43, $AC, $F1, $51, $08, $84, $85
                 ;.db $54, $3C, $32, $25, $2F, $D3, $82, $C8
                 ;.db $0D, $61, $E3, $E0, $95, $11, $A5, $64
                 ;.db $99, $23, $0C, $CA, $99, $A3, $B5, $D3
                 ;.db $DD, $50, $7C, $C9, $B7, $29, $AC, $C0
                 
                 
                 ; ;******** R1
                 ; k1 + k0 + RC0
                 ; |
                 ; S
                 ; |
                 ; M
                 ; |
                 ; SR
                 ; 
                 ; ;******** R2
                 ; k1+RC1
                 ; |
                 ; S
                 ; |
                 ; M
                 ; |
                 ; SR
                 ; .
                 ; .
                 ; .
                 ; ;******** R5
                 ; k1+RC4
                 ; |
                 ; S
                 ; |
                 ; M
                 ; |
                 ; SR
                 ; 
                 ; ;******** Rmiddle
                 ; k1+RC5
                 ; |
                 ; S
                 ; |
                 ; M
                 ; |
                 ; iS
                 ; |
                 ; k1+RC6
                 ; 
                 ; 
                 ; ;******** iR1
                 ; iSR
                 ; |
                 ; M
                 ; |
                 ; iS
                 ; |
                 ; k1+RC7
                 ; 
                 ; 
                 ; ;******** iR2
                 ; iSR
                 ; |
                 ; M
                 ; |
                 ; iS
                 ; |
                 ; k1+RC8
                 ; 
                 ; ;******** iR3
                 ; iSR
                 ; |
                 ; M
                 ; |
                 ; iS
                 ; |
                 ; k1+RC9
                 ; 
                 ; ;******** iR4
                 ; iSR
                 ; |
                 ; M
                 ; |
                 ; iS
                 ; |
                 ; k1+RC10
                 ; 
                 ; ;******** iR5
                 ; iSR
                 ; |
                 ; M
                 ; |
                 ; iS
                 ; |
                 ; k1+RC11+k0'
                 
                 .CSEG
                 
                 ;******************** Q ELEC FUNCTIONS (START) *********************
                 ; wait : ret + 0xFF * (5*nop + 1*dec + 1*brbc)
                 wait:
000370 ef0f      	ldi		r16, 0xFF	;r16=FF
                 w_loop:
000371 0000      	nop
000372 0000      	nop
000373 0000      	nop
000374 0000      	nop
000375 0000      	nop
000376 950a      	dec		r16			; r16=r16-1
000377 f7c9      	brbc	1,w_loop	; branch sur loop si Z=0, cs si r16 != 0
000378 9508      	ret					; return from subroutine
                 
                 
                 ; wait2 : r17 * wait (to be set inside) + some instructions
                 wait2:
000379 ef1f      	ldi		r17, 0xFF	;
                 w_loop2:
00037a dff5      	rcall	wait
00037b 951a      	dec		r17			; r17=r17-1
00037c f7e9      	brbc	1,w_loop2	; branch sur loop2 si Z=0, cs si r17 != 0
00037d 9508      	ret					; return from subroutine
                 ;******************** Q ELEC FUNCTIONS (END) *********************
                 
                 
                 ;******************** MAIN (START) *******************************
                 main:
00037e e0b1      	ldi XH, high(SRAM_INITV)
00037f e0a0      	ldi XL, low(SRAM_INITV)
000380 e028      	ldi r18, INITV_NUM_BYTE
                 INITV_LOOP:
000381 932d      	st X+, r18
000382 952a      	dec r18
000383 f7e9      	brbc 1, INITV_LOOP
                 
000384 e0b1      	ldi 	XH, high(SRAM_PTEXT)
000385 e0a8      	ldi 	XL, low(SRAM_PTEXT)
000386 e820      	ldi		r18, PTEXT_NUM_BYTE
                 PTEXT_LOOP:
000387 932d      	st X+, r18
000388 952a      	dec r18
000389 f7e9      	brbc 1, PTEXT_LOOP
                 
00038a e0b1      	ldi 	XH, high(SRAM_KTEXT0)
00038b e8a8      	ldi 	XL, low(SRAM_KTEXT0)
00038c e028      	ldi		r18, KEY0_NUM_BYTE
                 KEY0_LOOP:
00038d 932d      	st X+, r18
00038e 952a      	dec r18
00038f f7e9      	brbc 1, KEY0_LOOP
                 
000390 e0b1      	ldi 	XH, high(SRAM_KTEXT1)
000391 e9a0      	ldi 	XL, low(SRAM_KTEXT1)
000392 e028      	ldi		r18, KEY1_NUM_BYTE
                 KEY1_LOOP:
000393 932d      	st X+, r18
000394 952a      	dec r18
000395 f7e9      	brbc 1, KEY1_LOOP
                 
000396 9ac1      	sbi		PORTB,1		; portA,0 = high (trigger on port A0)
000397 0000      	nop
000398 0000      	nop
000399 0000      	nop
00039a 0000      	nop
00039b 98c1       	cbi		PORTB,1		; portA,0 = low
00039c 0000      	nop
00039d 0000      	nop
00039e 0000      	nop
                 
                 #ifdef KEYSCHEDULE
                 #endif
00039f 0000      	nop
0003a0 0000      	nop
0003a1 0000      	nop
0003a2 0000      	nop
0003a3 0000      	nop
0003a4 0000      	nop
0003a5 0000      	nop
0003a6 0000      	nop
0003a7 0000      	nop
0003a8 0000      	nop
                 #ifdef ENCRYPT	
                 #endif
0003a9 0000      	nop
0003aa 0000      	nop
0003ab 0000      	nop
0003ac 0000      	nop
0003ad 0000      	nop
0003ae 0000      	nop
0003af 0000      	nop
0003b0 0000      	nop
0003b1 0000      	nop
0003b2 0000      	nop
                 #ifdef iKEYSCHEDULE
                 #endif
0003b3 0000      	nop
0003b4 0000      	nop
0003b5 0000      	nop
0003b6 0000      	nop
0003b7 0000      	nop
0003b8 0000      	nop
0003b9 0000      	nop
0003ba 0000      	nop
0003bb 0000      	nop
0003bc 0000      	nop
                 #ifdef DECRYPT
0003bd df7f      	rcall   decrypt      ; encryption routine
                 #endif
0003be 0000      	nop
0003bf 0000      	nop
0003c0 0000      	nop
0003c1 0000      	nop
0003c2 0000      	nop
0003c3 0000      	nop
0003c4 0000      	nop
0003c5 0000      	nop
0003c6 0000      	nop
0003c7 0000      	nop
                 
0003c8 9ac0      	sbi		PORTB,0		; portA,0 = high (trigger on port A0)
0003c9 0000      	nop
0003ca 0000      	nop
0003cb 0000      	nop
0003cc 0000      	nop
0003cd 98c0       	cbi		PORTB,0		; portA,0 = low
                 	
                 	;make a pause
0003ce dfaa      	rcall	wait2
0003cf dfa9      	rcall	wait2
0003d0 dfa8      	rcall	wait2
0003d1 dfa7      	rcall	wait2
0003d2 dfa6      	rcall	wait2
                 
                 .DSEG
000100             SRAM_INITV: .BYTE INITV_NUM_BYTE
000108             SRAM_PTEXT: .BYTE PTEXT_NUM_BYTE
000188             SRAM_KTEXT0: .BYTE KEY0_NUM_BYTE
000190             SRAM_KTEXT1: .BYTE KEY1_NUM_BYTE
000198             SRAM_KTEXTR: .BYTE KEYR_NUM_BYTE
                 
                 ;******************** MAIN (END) *********************************
                 
                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
r0 :  76 r1 :  66 r2 :  72 r3 :  60 r4 :  65 r5 :  57 r6 :  75 r7 :  71 
r8 : 172 r9 : 138 r10:  39 r11:  33 r12:  27 r13:  23 r14:  29 r15:  27 
r16:  29 r17:  27 r18:  29 r19:  17 r20:  88 r21:  36 r22:   2 r23:   3 
r24:   4 r25:   6 r26:   5 r27:   5 r28:   1 r29:   1 r30:   1 r31:   5 
x  :  20 y  :   8 z  :  32 
Registers used: 35 out of 35 (100.0%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   : 104 
andi  :   0 asr   :   0 bclr  :   0 bld   :  32 brbc  :   6 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   0 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   0 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :  32 call  :   0 cbi   :   2 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   3 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :  12 cp    :   0 cpc   :   0 
cpi   :   0 cpse  :   3 dec   :   6 elpm  :   0 eor   : 188 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   3 
jmp   :   0 ld    :  48 ldd   :   0 ldi   :  30 lds   :   0 lpm   :   0 
lsl   :  24 lsr   :   8 mov   :  24 movw  :  40 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :  56 or    :  36 ori   :   0 out   :   3 
pop   :   0 push  :   0 rcall :   9 ret   :   5 reti  :   0 rjmp  :   4 
rol   :   0 ror   : 256 sbc   :   0 sbci  :   0 sbi   :   2 sbic  :   0 
sbis  :   0 sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  12 std   :   0 
sts   :   0 sub   :   0 subi  :   0 swap  :  30 tst   :   0 wdr   :   0 

Instructions used: 28 out of 114 (24.6%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0007a6   1958      0   1958  131072   1.5%
[.dseg] 0x000100 0x0001f8      0    248    248    4096   6.1%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 22 warnings
