
prj1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4e0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000214c  0800a5f0  0800a5f0  0000b5f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c73c  0800c73c  0000e2d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c73c  0800c73c  0000d73c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c744  0800c744  0000e2d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c744  0800c744  0000d744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c748  0800c748  0000d748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d0  20000000  0800c74c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000940  200002d0  0800ca1c  0000e2d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c10  0800ca1c  0000ec10  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e2d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c4a6  00000000  00000000  0000e2f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038ac  00000000  00000000  0002a79f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000cca8  00000000  00000000  0002e04b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011b8  00000000  00000000  0003acf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f6e  00000000  00000000  0003beb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a358  00000000  00000000  0003ce1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f441  00000000  00000000  00057176  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096cf5  00000000  00000000  000765b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010d2ac  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048a4  00000000  00000000  0010d2f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  00111b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200002d0 	.word	0x200002d0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a5d8 	.word	0x0800a5d8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200002d4 	.word	0x200002d4
 800014c:	0800a5d8 	.word	0x0800a5d8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2uiz>:
 8000bf0:	004a      	lsls	r2, r1, #1
 8000bf2:	d211      	bcs.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bf4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf8:	d211      	bcs.n	8000c1e <__aeabi_d2uiz+0x2e>
 8000bfa:	d50d      	bpl.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bfc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c04:	d40e      	bmi.n	8000c24 <__aeabi_d2uiz+0x34>
 8000c06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c12:	fa23 f002 	lsr.w	r0, r3, r2
 8000c16:	4770      	bx	lr
 8000c18:	f04f 0000 	mov.w	r0, #0
 8000c1c:	4770      	bx	lr
 8000c1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c22:	d102      	bne.n	8000c2a <__aeabi_d2uiz+0x3a>
 8000c24:	f04f 30ff 	mov.w	r0, #4294967295
 8000c28:	4770      	bx	lr
 8000c2a:	f04f 0000 	mov.w	r0, #0
 8000c2e:	4770      	bx	lr

08000c30 <__aeabi_d2f>:
 8000c30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c38:	bf24      	itt	cs
 8000c3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c42:	d90d      	bls.n	8000c60 <__aeabi_d2f+0x30>
 8000c44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c58:	bf08      	it	eq
 8000c5a:	f020 0001 	biceq.w	r0, r0, #1
 8000c5e:	4770      	bx	lr
 8000c60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c64:	d121      	bne.n	8000caa <__aeabi_d2f+0x7a>
 8000c66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c6a:	bfbc      	itt	lt
 8000c6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c70:	4770      	bxlt	lr
 8000c72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c7a:	f1c2 0218 	rsb	r2, r2, #24
 8000c7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c86:	fa20 f002 	lsr.w	r0, r0, r2
 8000c8a:	bf18      	it	ne
 8000c8c:	f040 0001 	orrne.w	r0, r0, #1
 8000c90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ca0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ca4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca8:	e7cc      	b.n	8000c44 <__aeabi_d2f+0x14>
 8000caa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cae:	d107      	bne.n	8000cc0 <__aeabi_d2f+0x90>
 8000cb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cb4:	bf1e      	ittt	ne
 8000cb6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cbe:	4770      	bxne	lr
 8000cc0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop

08000cd0 <__aeabi_frsub>:
 8000cd0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cd4:	e002      	b.n	8000cdc <__addsf3>
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_fsub>:
 8000cd8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cdc <__addsf3>:
 8000cdc:	0042      	lsls	r2, r0, #1
 8000cde:	bf1f      	itttt	ne
 8000ce0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ce4:	ea92 0f03 	teqne	r2, r3
 8000ce8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cec:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf0:	d06a      	beq.n	8000dc8 <__addsf3+0xec>
 8000cf2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cf6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cfa:	bfc1      	itttt	gt
 8000cfc:	18d2      	addgt	r2, r2, r3
 8000cfe:	4041      	eorgt	r1, r0
 8000d00:	4048      	eorgt	r0, r1
 8000d02:	4041      	eorgt	r1, r0
 8000d04:	bfb8      	it	lt
 8000d06:	425b      	neglt	r3, r3
 8000d08:	2b19      	cmp	r3, #25
 8000d0a:	bf88      	it	hi
 8000d0c:	4770      	bxhi	lr
 8000d0e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d12:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d16:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d1a:	bf18      	it	ne
 8000d1c:	4240      	negne	r0, r0
 8000d1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d22:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d26:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d2a:	bf18      	it	ne
 8000d2c:	4249      	negne	r1, r1
 8000d2e:	ea92 0f03 	teq	r2, r3
 8000d32:	d03f      	beq.n	8000db4 <__addsf3+0xd8>
 8000d34:	f1a2 0201 	sub.w	r2, r2, #1
 8000d38:	fa41 fc03 	asr.w	ip, r1, r3
 8000d3c:	eb10 000c 	adds.w	r0, r0, ip
 8000d40:	f1c3 0320 	rsb	r3, r3, #32
 8000d44:	fa01 f103 	lsl.w	r1, r1, r3
 8000d48:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__addsf3+0x78>
 8000d4e:	4249      	negs	r1, r1
 8000d50:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d54:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d58:	d313      	bcc.n	8000d82 <__addsf3+0xa6>
 8000d5a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d5e:	d306      	bcc.n	8000d6e <__addsf3+0x92>
 8000d60:	0840      	lsrs	r0, r0, #1
 8000d62:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d66:	f102 0201 	add.w	r2, r2, #1
 8000d6a:	2afe      	cmp	r2, #254	@ 0xfe
 8000d6c:	d251      	bcs.n	8000e12 <__addsf3+0x136>
 8000d6e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d76:	bf08      	it	eq
 8000d78:	f020 0001 	biceq.w	r0, r0, #1
 8000d7c:	ea40 0003 	orr.w	r0, r0, r3
 8000d80:	4770      	bx	lr
 8000d82:	0049      	lsls	r1, r1, #1
 8000d84:	eb40 0000 	adc.w	r0, r0, r0
 8000d88:	3a01      	subs	r2, #1
 8000d8a:	bf28      	it	cs
 8000d8c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d90:	d2ed      	bcs.n	8000d6e <__addsf3+0x92>
 8000d92:	fab0 fc80 	clz	ip, r0
 8000d96:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d9a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d9e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000da2:	bfaa      	itet	ge
 8000da4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000da8:	4252      	neglt	r2, r2
 8000daa:	4318      	orrge	r0, r3
 8000dac:	bfbc      	itt	lt
 8000dae:	40d0      	lsrlt	r0, r2
 8000db0:	4318      	orrlt	r0, r3
 8000db2:	4770      	bx	lr
 8000db4:	f092 0f00 	teq	r2, #0
 8000db8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dbc:	bf06      	itte	eq
 8000dbe:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dc2:	3201      	addeq	r2, #1
 8000dc4:	3b01      	subne	r3, #1
 8000dc6:	e7b5      	b.n	8000d34 <__addsf3+0x58>
 8000dc8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dcc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd0:	bf18      	it	ne
 8000dd2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dd6:	d021      	beq.n	8000e1c <__addsf3+0x140>
 8000dd8:	ea92 0f03 	teq	r2, r3
 8000ddc:	d004      	beq.n	8000de8 <__addsf3+0x10c>
 8000dde:	f092 0f00 	teq	r2, #0
 8000de2:	bf08      	it	eq
 8000de4:	4608      	moveq	r0, r1
 8000de6:	4770      	bx	lr
 8000de8:	ea90 0f01 	teq	r0, r1
 8000dec:	bf1c      	itt	ne
 8000dee:	2000      	movne	r0, #0
 8000df0:	4770      	bxne	lr
 8000df2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000df6:	d104      	bne.n	8000e02 <__addsf3+0x126>
 8000df8:	0040      	lsls	r0, r0, #1
 8000dfa:	bf28      	it	cs
 8000dfc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e06:	bf3c      	itt	cc
 8000e08:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e0c:	4770      	bxcc	lr
 8000e0e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e12:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e16:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e1a:	4770      	bx	lr
 8000e1c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e20:	bf16      	itet	ne
 8000e22:	4608      	movne	r0, r1
 8000e24:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e28:	4601      	movne	r1, r0
 8000e2a:	0242      	lsls	r2, r0, #9
 8000e2c:	bf06      	itte	eq
 8000e2e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e32:	ea90 0f01 	teqeq	r0, r1
 8000e36:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e3a:	4770      	bx	lr

08000e3c <__aeabi_ui2f>:
 8000e3c:	f04f 0300 	mov.w	r3, #0
 8000e40:	e004      	b.n	8000e4c <__aeabi_i2f+0x8>
 8000e42:	bf00      	nop

08000e44 <__aeabi_i2f>:
 8000e44:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e48:	bf48      	it	mi
 8000e4a:	4240      	negmi	r0, r0
 8000e4c:	ea5f 0c00 	movs.w	ip, r0
 8000e50:	bf08      	it	eq
 8000e52:	4770      	bxeq	lr
 8000e54:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e58:	4601      	mov	r1, r0
 8000e5a:	f04f 0000 	mov.w	r0, #0
 8000e5e:	e01c      	b.n	8000e9a <__aeabi_l2f+0x2a>

08000e60 <__aeabi_ul2f>:
 8000e60:	ea50 0201 	orrs.w	r2, r0, r1
 8000e64:	bf08      	it	eq
 8000e66:	4770      	bxeq	lr
 8000e68:	f04f 0300 	mov.w	r3, #0
 8000e6c:	e00a      	b.n	8000e84 <__aeabi_l2f+0x14>
 8000e6e:	bf00      	nop

08000e70 <__aeabi_l2f>:
 8000e70:	ea50 0201 	orrs.w	r2, r0, r1
 8000e74:	bf08      	it	eq
 8000e76:	4770      	bxeq	lr
 8000e78:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e7c:	d502      	bpl.n	8000e84 <__aeabi_l2f+0x14>
 8000e7e:	4240      	negs	r0, r0
 8000e80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e84:	ea5f 0c01 	movs.w	ip, r1
 8000e88:	bf02      	ittt	eq
 8000e8a:	4684      	moveq	ip, r0
 8000e8c:	4601      	moveq	r1, r0
 8000e8e:	2000      	moveq	r0, #0
 8000e90:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e94:	bf08      	it	eq
 8000e96:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e9a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e9e:	fabc f28c 	clz	r2, ip
 8000ea2:	3a08      	subs	r2, #8
 8000ea4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ea8:	db10      	blt.n	8000ecc <__aeabi_l2f+0x5c>
 8000eaa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eae:	4463      	add	r3, ip
 8000eb0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eb4:	f1c2 0220 	rsb	r2, r2, #32
 8000eb8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ebc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec0:	eb43 0002 	adc.w	r0, r3, r2
 8000ec4:	bf08      	it	eq
 8000ec6:	f020 0001 	biceq.w	r0, r0, #1
 8000eca:	4770      	bx	lr
 8000ecc:	f102 0220 	add.w	r2, r2, #32
 8000ed0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ed4:	f1c2 0220 	rsb	r2, r2, #32
 8000ed8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000edc:	fa21 f202 	lsr.w	r2, r1, r2
 8000ee0:	eb43 0002 	adc.w	r0, r3, r2
 8000ee4:	bf08      	it	eq
 8000ee6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eea:	4770      	bx	lr

08000eec <__aeabi_f2uiz>:
 8000eec:	0042      	lsls	r2, r0, #1
 8000eee:	d20e      	bcs.n	8000f0e <__aeabi_f2uiz+0x22>
 8000ef0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000ef4:	d30b      	bcc.n	8000f0e <__aeabi_f2uiz+0x22>
 8000ef6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000efa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000efe:	d409      	bmi.n	8000f14 <__aeabi_f2uiz+0x28>
 8000f00:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f04:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f08:	fa23 f002 	lsr.w	r0, r3, r2
 8000f0c:	4770      	bx	lr
 8000f0e:	f04f 0000 	mov.w	r0, #0
 8000f12:	4770      	bx	lr
 8000f14:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f18:	d101      	bne.n	8000f1e <__aeabi_f2uiz+0x32>
 8000f1a:	0242      	lsls	r2, r0, #9
 8000f1c:	d102      	bne.n	8000f24 <__aeabi_f2uiz+0x38>
 8000f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8000f22:	4770      	bx	lr
 8000f24:	f04f 0000 	mov.w	r0, #0
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <__aeabi_d2lz>:
 8000f2c:	b538      	push	{r3, r4, r5, lr}
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2300      	movs	r3, #0
 8000f32:	4604      	mov	r4, r0
 8000f34:	460d      	mov	r5, r1
 8000f36:	f7ff fdf5 	bl	8000b24 <__aeabi_dcmplt>
 8000f3a:	b928      	cbnz	r0, 8000f48 <__aeabi_d2lz+0x1c>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	4629      	mov	r1, r5
 8000f40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f44:	f000 b80a 	b.w	8000f5c <__aeabi_d2ulz>
 8000f48:	4620      	mov	r0, r4
 8000f4a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f4e:	f000 f805 	bl	8000f5c <__aeabi_d2ulz>
 8000f52:	4240      	negs	r0, r0
 8000f54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f58:	bd38      	pop	{r3, r4, r5, pc}
 8000f5a:	bf00      	nop

08000f5c <__aeabi_d2ulz>:
 8000f5c:	b5d0      	push	{r4, r6, r7, lr}
 8000f5e:	2200      	movs	r2, #0
 8000f60:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <__aeabi_d2ulz+0x34>)
 8000f62:	4606      	mov	r6, r0
 8000f64:	460f      	mov	r7, r1
 8000f66:	f7ff fb6b 	bl	8000640 <__aeabi_dmul>
 8000f6a:	f7ff fe41 	bl	8000bf0 <__aeabi_d2uiz>
 8000f6e:	4604      	mov	r4, r0
 8000f70:	f7ff faec 	bl	800054c <__aeabi_ui2d>
 8000f74:	2200      	movs	r2, #0
 8000f76:	4b07      	ldr	r3, [pc, #28]	@ (8000f94 <__aeabi_d2ulz+0x38>)
 8000f78:	f7ff fb62 	bl	8000640 <__aeabi_dmul>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	460b      	mov	r3, r1
 8000f80:	4630      	mov	r0, r6
 8000f82:	4639      	mov	r1, r7
 8000f84:	f7ff f9a4 	bl	80002d0 <__aeabi_dsub>
 8000f88:	f7ff fe32 	bl	8000bf0 <__aeabi_d2uiz>
 8000f8c:	4621      	mov	r1, r4
 8000f8e:	bdd0      	pop	{r4, r6, r7, pc}
 8000f90:	3df00000 	.word	0x3df00000
 8000f94:	41f00000 	.word	0x41f00000

08000f98 <ESP_SendCommand>:
    strncpy(esp_config.ap_ssid, ap_ssid, sizeof(esp_config.ap_ssid));
    strncpy(esp_config.ap_pswd, ap_pswd, sizeof(esp_config.ap_pswd));
    strncpy(esp_config.ap_ip, ap_ip, sizeof(esp_config.ap_ip));
}

void ESP_SendCommand(const char *command) {
 8000f98:	b510      	push	{r4, lr}
 8000f9a:	4604      	mov	r4, r0
    // Transmit the command using the default UART
    HAL_UART_Transmit(AT_huart, (uint8_t*)command, strlen(command), 1000);
 8000f9c:	f7ff f8d8 	bl	8000150 <strlen>
 8000fa0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fa4:	b282      	uxth	r2, r0
 8000fa6:	4621      	mov	r1, r4
 8000fa8:	4802      	ldr	r0, [pc, #8]	@ (8000fb4 <ESP_SendCommand+0x1c>)
 8000faa:	6800      	ldr	r0, [r0, #0]
 8000fac:	f004 fc46 	bl	800583c <HAL_UART_Transmit>
}
 8000fb0:	bd10      	pop	{r4, pc}
 8000fb2:	bf00      	nop
 8000fb4:	200002ec 	.word	0x200002ec

08000fb8 <ESP_SendTCP>:

void ESP_SendTCP(uint8_t con_num, char *data) {
 8000fb8:	b530      	push	{r4, r5, lr}
 8000fba:	b08f      	sub	sp, #60	@ 0x3c
 8000fbc:	4605      	mov	r5, r0
 8000fbe:	460c      	mov	r4, r1
    // Calculate the total length
    uint8_t cmd[50];
    sprintf((char*)cmd, "AT+CIPSEND=%d,%d\r\n", con_num, strlen(data));
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	f7ff f8c5 	bl	8000150 <strlen>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	462a      	mov	r2, r5
 8000fca:	490e      	ldr	r1, [pc, #56]	@ (8001004 <ESP_SendTCP+0x4c>)
 8000fcc:	a801      	add	r0, sp, #4
 8000fce:	f005 feb3 	bl	8006d38 <siprintf>
    HAL_UART_Transmit(AT_huart, cmd, strlen((char*)cmd), 100);
 8000fd2:	a801      	add	r0, sp, #4
 8000fd4:	f7ff f8bc 	bl	8000150 <strlen>
 8000fd8:	4d0b      	ldr	r5, [pc, #44]	@ (8001008 <ESP_SendTCP+0x50>)
 8000fda:	2364      	movs	r3, #100	@ 0x64
 8000fdc:	b282      	uxth	r2, r0
 8000fde:	a901      	add	r1, sp, #4
 8000fe0:	6828      	ldr	r0, [r5, #0]
 8000fe2:	f004 fc2b 	bl	800583c <HAL_UART_Transmit>
    HAL_Delay(1); // Adjust this delay as needed
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	f002 f8f0 	bl	80031cc <HAL_Delay>
    HAL_UART_Transmit(AT_huart, (uint8_t *)data, strlen(data), 1000);
 8000fec:	4620      	mov	r0, r4
 8000fee:	f7ff f8af 	bl	8000150 <strlen>
 8000ff2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ff6:	b282      	uxth	r2, r0
 8000ff8:	4621      	mov	r1, r4
 8000ffa:	6828      	ldr	r0, [r5, #0]
 8000ffc:	f004 fc1e 	bl	800583c <HAL_UART_Transmit>
}
 8001000:	b00f      	add	sp, #60	@ 0x3c
 8001002:	bd30      	pop	{r4, r5, pc}
 8001004:	0800a5f8 	.word	0x0800a5f8
 8001008:	200002ec 	.word	0x200002ec

0800100c <ESP_UART_Init>:

void ESP_UART_Init(UART_HandleTypeDef *huart){
    AT_huart = huart;
 800100c:	4b01      	ldr	r3, [pc, #4]	@ (8001014 <ESP_UART_Init+0x8>)
 800100e:	6018      	str	r0, [r3, #0]
}
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	200002ec 	.word	0x200002ec

08001018 <ESP_CheckWiFi>:
    char cmd[100];
    sprintf(cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, password);
    ESP_SendCommand(cmd);
}

WiFiInfoTypeDef ESP_CheckWiFi(void) {
 8001018:	b570      	push	{r4, r5, r6, lr}
 800101a:	b0a8      	sub	sp, #160	@ 0xa0
 800101c:	4605      	mov	r5, r0
    WiFiInfoTypeDef info = {0};
 800101e:	2232      	movs	r2, #50	@ 0x32
 8001020:	2100      	movs	r1, #0
 8001022:	a81a      	add	r0, sp, #104	@ 0x68
 8001024:	f005 feeb 	bl	8006dfe <memset>
    char response[100] = {0};
 8001028:	2400      	movs	r4, #0
 800102a:	9401      	str	r4, [sp, #4]
 800102c:	2260      	movs	r2, #96	@ 0x60
 800102e:	4621      	mov	r1, r4
 8001030:	a802      	add	r0, sp, #8
 8001032:	f005 fee4 	bl	8006dfe <memset>
    char *token;
    huart3.RxXferCount = 0;
 8001036:	4b2b      	ldr	r3, [pc, #172]	@ (80010e4 <ESP_CheckWiFi+0xcc>)
 8001038:	85dc      	strh	r4, [r3, #46]	@ 0x2e
    ESP_SendCommand("AT+CWJAP?\r\n");
 800103a:	482b      	ldr	r0, [pc, #172]	@ (80010e8 <ESP_CheckWiFi+0xd0>)
 800103c:	f7ff ffac 	bl	8000f98 <ESP_SendCommand>
    HAL_UART_Receive(AT_huart, (uint8_t *)response, sizeof(response), 1000);
 8001040:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001044:	2264      	movs	r2, #100	@ 0x64
 8001046:	a901      	add	r1, sp, #4
 8001048:	4828      	ldr	r0, [pc, #160]	@ (80010ec <ESP_CheckWiFi+0xd4>)
 800104a:	6800      	ldr	r0, [r0, #0]
 800104c:	f004 fc5b 	bl	8005906 <HAL_UART_Receive>
    // Parse the response and populate the WiFiInfo struct

    // I don know why it can't be     token = strtok(response, "+CWJAP:,\"");
    // sscanf scanf ALSO can't used  so strange

    token = strtok(response, ":,\"");
 8001050:	4927      	ldr	r1, [pc, #156]	@ (80010f0 <ESP_CheckWiFi+0xd8>)
 8001052:	a801      	add	r0, sp, #4
 8001054:	f005 ff00 	bl	8006e58 <strtok>

    token = strtok(NULL, "\",\""); // Get SSID
 8001058:	4926      	ldr	r1, [pc, #152]	@ (80010f4 <ESP_CheckWiFi+0xdc>)
 800105a:	4620      	mov	r0, r4
 800105c:	f005 fefc 	bl	8006e58 <strtok>
 8001060:	4601      	mov	r1, r0
    strcpy(info.ssid, token);
 8001062:	a81a      	add	r0, sp, #104	@ 0x68
 8001064:	f005 ffe1 	bl	800702a <strcpy>

    token = strtok(NULL, "\","); // Get MAC address
 8001068:	4923      	ldr	r1, [pc, #140]	@ (80010f8 <ESP_CheckWiFi+0xe0>)
 800106a:	4620      	mov	r0, r4
 800106c:	f005 fef4 	bl	8006e58 <strtok>
 8001070:	4601      	mov	r1, r0
    strcpy(info.bssid, token);
 8001072:	a822      	add	r0, sp, #136	@ 0x88
 8001074:	f005 ffd9 	bl	800702a <strcpy>

    token = strtok(NULL, ","); // Get security mode
 8001078:	4e20      	ldr	r6, [pc, #128]	@ (80010fc <ESP_CheckWiFi+0xe4>)
 800107a:	4631      	mov	r1, r6
 800107c:	4620      	mov	r0, r4
 800107e:	f005 feeb 	bl	8006e58 <strtok>
    info.channel = atoi(token);
 8001082:	f004 fea1 	bl	8005dc8 <atoi>
 8001086:	f88d 009a 	strb.w	r0, [sp, #154]	@ 0x9a

    token = strtok(NULL, ","); // Get RSSI
 800108a:	4631      	mov	r1, r6
 800108c:	4620      	mov	r0, r4
 800108e:	f005 fee3 	bl	8006e58 <strtok>
    info.rssi = atoi(token);
 8001092:	f004 fe99 	bl	8005dc8 <atoi>
 8001096:	f88d 009b 	strb.w	r0, [sp, #155]	@ 0x9b

    token = strtok(NULL, "\r\n"); // Get connected status
 800109a:	4919      	ldr	r1, [pc, #100]	@ (8001100 <ESP_CheckWiFi+0xe8>)
 800109c:	4620      	mov	r0, r4
 800109e:	f005 fedb 	bl	8006e58 <strtok>
    info.encryption = atoi(token);
 80010a2:	f004 fe91 	bl	8005dc8 <atoi>
 80010a6:	f88d 009c 	strb.w	r0, [sp, #156]	@ 0x9c

    return info;
 80010aa:	f10d 0c68 	add.w	ip, sp, #104	@ 0x68
 80010ae:	46ae      	mov	lr, r5
 80010b0:	ae26      	add	r6, sp, #152	@ 0x98
 80010b2:	4664      	mov	r4, ip
 80010b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010b6:	f8ce 0000 	str.w	r0, [lr]
 80010ba:	f8ce 1004 	str.w	r1, [lr, #4]
 80010be:	f8ce 2008 	str.w	r2, [lr, #8]
 80010c2:	f8ce 300c 	str.w	r3, [lr, #12]
 80010c6:	46a4      	mov	ip, r4
 80010c8:	f10e 0e10 	add.w	lr, lr, #16
 80010cc:	42b4      	cmp	r4, r6
 80010ce:	d1f0      	bne.n	80010b2 <ESP_CheckWiFi+0x9a>
 80010d0:	6820      	ldr	r0, [r4, #0]
 80010d2:	f8ce 0000 	str.w	r0, [lr]
 80010d6:	7923      	ldrb	r3, [r4, #4]
 80010d8:	f88e 3004 	strb.w	r3, [lr, #4]
}
 80010dc:	4628      	mov	r0, r5
 80010de:	b028      	add	sp, #160	@ 0xa0
 80010e0:	bd70      	pop	{r4, r5, r6, pc}
 80010e2:	bf00      	nop
 80010e4:	2000040c 	.word	0x2000040c
 80010e8:	0800a60c 	.word	0x0800a60c
 80010ec:	200002ec 	.word	0x200002ec
 80010f0:	0800a618 	.word	0x0800a618
 80010f4:	0800a61c 	.word	0x0800a61c
 80010f8:	0800a620 	.word	0x0800a620
 80010fc:	0800a624 	.word	0x0800a624
 8001100:	0800a630 	.word	0x0800a630

08001104 <ESP_GetIPInfo>:

IPInfoTypeDef ESP_GetIPInfo(void) {
 8001104:	b530      	push	{r4, r5, lr}
 8001106:	b0c5      	sub	sp, #276	@ 0x114
 8001108:	4604      	mov	r4, r0
    IPInfoTypeDef ipInfo = {0};
 800110a:	2244      	movs	r2, #68	@ 0x44
 800110c:	2100      	movs	r1, #0
 800110e:	a833      	add	r0, sp, #204	@ 0xcc
 8001110:	f005 fe75 	bl	8006dfe <memset>
    char response[200] = {0};
 8001114:	2100      	movs	r1, #0
 8001116:	9101      	str	r1, [sp, #4]
 8001118:	22c4      	movs	r2, #196	@ 0xc4
 800111a:	a802      	add	r0, sp, #8
 800111c:	f005 fe6f 	bl	8006dfe <memset>
    char *token;

    ESP_SendCommand("AT+CIFSR\r\n");
 8001120:	482a      	ldr	r0, [pc, #168]	@ (80011cc <ESP_GetIPInfo+0xc8>)
 8001122:	f7ff ff39 	bl	8000f98 <ESP_SendCommand>
    HAL_UART_Receive(AT_huart, (uint8_t *)response, sizeof(response), 1000);
 8001126:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800112a:	22c8      	movs	r2, #200	@ 0xc8
 800112c:	a901      	add	r1, sp, #4
 800112e:	4828      	ldr	r0, [pc, #160]	@ (80011d0 <ESP_GetIPInfo+0xcc>)
 8001130:	6800      	ldr	r0, [r0, #0]
 8001132:	f004 fbe8 	bl	8005906 <HAL_UART_Receive>

    // Parse AP IP
    token = strstr(response, "+CIFSR:APIP,\"");
 8001136:	4927      	ldr	r1, [pc, #156]	@ (80011d4 <ESP_GetIPInfo+0xd0>)
 8001138:	a801      	add	r0, sp, #4
 800113a:	f005 fee9 	bl	8006f10 <strstr>
    if (token) {
 800113e:	b150      	cbz	r0, 8001156 <ESP_GetIPInfo+0x52>
 8001140:	4605      	mov	r5, r0
        token += strlen("+CIFSR:APIP,\"");
 8001142:	350d      	adds	r5, #13
        strncpy(ipInfo.AP_IP, token, strcspn(token, "\""));
 8001144:	4924      	ldr	r1, [pc, #144]	@ (80011d8 <ESP_GetIPInfo+0xd4>)
 8001146:	4628      	mov	r0, r5
 8001148:	f005 fe61 	bl	8006e0e <strcspn>
 800114c:	4602      	mov	r2, r0
 800114e:	4629      	mov	r1, r5
 8001150:	a833      	add	r0, sp, #204	@ 0xcc
 8001152:	f005 fe6d 	bl	8006e30 <strncpy>
    }

    // Parse AP MAC
    token = strstr(response, "+CIFSR:APMAC,\"");
 8001156:	4921      	ldr	r1, [pc, #132]	@ (80011dc <ESP_GetIPInfo+0xd8>)
 8001158:	a801      	add	r0, sp, #4
 800115a:	f005 fed9 	bl	8006f10 <strstr>
    if (token) {
 800115e:	4605      	mov	r5, r0
 8001160:	b148      	cbz	r0, 8001176 <ESP_GetIPInfo+0x72>
        token += strlen("+CIFSR:APMAC,\"");
 8001162:	350e      	adds	r5, #14
        strncpy(ipInfo.AP_MAC, token, strcspn(token, "\""));
 8001164:	491c      	ldr	r1, [pc, #112]	@ (80011d8 <ESP_GetIPInfo+0xd4>)
 8001166:	4628      	mov	r0, r5
 8001168:	f005 fe51 	bl	8006e0e <strcspn>
 800116c:	4602      	mov	r2, r0
 800116e:	4629      	mov	r1, r5
 8001170:	a837      	add	r0, sp, #220	@ 0xdc
 8001172:	f005 fe5d 	bl	8006e30 <strncpy>
    }

    // Parse STA IP
    token = strstr(response, "+CIFSR:STAIP,\"");
 8001176:	491a      	ldr	r1, [pc, #104]	@ (80011e0 <ESP_GetIPInfo+0xdc>)
 8001178:	a801      	add	r0, sp, #4
 800117a:	f005 fec9 	bl	8006f10 <strstr>
    if (token) {
 800117e:	4605      	mov	r5, r0
 8001180:	b150      	cbz	r0, 8001198 <ESP_GetIPInfo+0x94>
        token += strlen("+CIFSR:STAIP,\"");
 8001182:	350e      	adds	r5, #14
        strncpy(ipInfo.STA_IP, token, strcspn(token, "\""));
 8001184:	4914      	ldr	r1, [pc, #80]	@ (80011d8 <ESP_GetIPInfo+0xd4>)
 8001186:	4628      	mov	r0, r5
 8001188:	f005 fe41 	bl	8006e0e <strcspn>
 800118c:	4602      	mov	r2, r0
 800118e:	4629      	mov	r1, r5
 8001190:	f10d 00ee 	add.w	r0, sp, #238	@ 0xee
 8001194:	f005 fe4c 	bl	8006e30 <strncpy>
    }

    // Parse STA MAC
    token = strstr(response, "+CIFSR:STAMAC,\"");
 8001198:	4912      	ldr	r1, [pc, #72]	@ (80011e4 <ESP_GetIPInfo+0xe0>)
 800119a:	a801      	add	r0, sp, #4
 800119c:	f005 feb8 	bl	8006f10 <strstr>
    if (token) {
 80011a0:	4605      	mov	r5, r0
 80011a2:	b150      	cbz	r0, 80011ba <ESP_GetIPInfo+0xb6>
        token += strlen("+CIFSR:STAMAC,\"");
 80011a4:	350f      	adds	r5, #15
        strncpy(ipInfo.STA_MAC, token, strcspn(token, "\""));
 80011a6:	490c      	ldr	r1, [pc, #48]	@ (80011d8 <ESP_GetIPInfo+0xd4>)
 80011a8:	4628      	mov	r0, r5
 80011aa:	f005 fe30 	bl	8006e0e <strcspn>
 80011ae:	4602      	mov	r2, r0
 80011b0:	4629      	mov	r1, r5
 80011b2:	f10d 00fe 	add.w	r0, sp, #254	@ 0xfe
 80011b6:	f005 fe3b 	bl	8006e30 <strncpy>
    }
    return ipInfo;
 80011ba:	2244      	movs	r2, #68	@ 0x44
 80011bc:	a933      	add	r1, sp, #204	@ 0xcc
 80011be:	4620      	mov	r0, r4
 80011c0:	f005 ff49 	bl	8007056 <memcpy>
}
 80011c4:	4620      	mov	r0, r4
 80011c6:	b045      	add	sp, #276	@ 0x114
 80011c8:	bd30      	pop	{r4, r5, pc}
 80011ca:	bf00      	nop
 80011cc:	0800a628 	.word	0x0800a628
 80011d0:	200002ec 	.word	0x200002ec
 80011d4:	0800a634 	.word	0x0800a634
 80011d8:	0800a640 	.word	0x0800a640
 80011dc:	0800a644 	.word	0x0800a644
 80011e0:	0800a654 	.word	0x0800a654
 80011e4:	0800a664 	.word	0x0800a664

080011e8 <ESP_EnableMUX>:

void ESP_EnableMUX() {
 80011e8:	b508      	push	{r3, lr}
    ESP_SendCommand("AT+CIPMUX=1\r\n");
 80011ea:	4802      	ldr	r0, [pc, #8]	@ (80011f4 <ESP_EnableMUX+0xc>)
 80011ec:	f7ff fed4 	bl	8000f98 <ESP_SendCommand>
}
 80011f0:	bd08      	pop	{r3, pc}
 80011f2:	bf00      	nop
 80011f4:	0800a674 	.word	0x0800a674

080011f8 <ESP_StartServer>:

void ESP_StartServer(uint16_t port) {
 80011f8:	b500      	push	{lr}
 80011fa:	b08f      	sub	sp, #60	@ 0x3c
 80011fc:	4602      	mov	r2, r0
    char cmd[50];
    sprintf(cmd, "AT+CIPSERVER=1,%d\r\n", port);
 80011fe:	4905      	ldr	r1, [pc, #20]	@ (8001214 <ESP_StartServer+0x1c>)
 8001200:	a801      	add	r0, sp, #4
 8001202:	f005 fd99 	bl	8006d38 <siprintf>
    ESP_SendCommand(cmd);
 8001206:	a801      	add	r0, sp, #4
 8001208:	f7ff fec6 	bl	8000f98 <ESP_SendCommand>
}
 800120c:	b00f      	add	sp, #60	@ 0x3c
 800120e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001212:	bf00      	nop
 8001214:	0800a684 	.word	0x0800a684

08001218 <ESP_Reset_GPIO>:

#ifdef ENABLE_GPIO_RESET_CONTROL
static GPIO_TypeDef *ESP_Reset_GPIO_Port = ESP_RESET_GPIO_Port;
static uint16_t ESP_Reset_Pin = ESP_RESET_Pin;

void ESP_Reset_GPIO() {
 8001218:	b510      	push	{r4, lr}
    // Set the reset pin low to reset the ESP module
    HAL_GPIO_WritePin(ESP_Reset_GPIO_Port, ESP_Reset_Pin, GPIO_PIN_RESET);
 800121a:	4c09      	ldr	r4, [pc, #36]	@ (8001240 <ESP_Reset_GPIO+0x28>)
 800121c:	2200      	movs	r2, #0
 800121e:	2102      	movs	r1, #2
 8001220:	4620      	mov	r0, r4
 8001222:	f002 fe97 	bl	8003f54 <HAL_GPIO_WritePin>
    HAL_Delay(100); // Hold low for 1000 ms
 8001226:	2064      	movs	r0, #100	@ 0x64
 8001228:	f001 ffd0 	bl	80031cc <HAL_Delay>
    // Set the reset pin high to bring the ESP module out of reset
    HAL_GPIO_WritePin(ESP_Reset_GPIO_Port, ESP_Reset_Pin, GPIO_PIN_SET);
 800122c:	2201      	movs	r2, #1
 800122e:	2102      	movs	r1, #2
 8001230:	4620      	mov	r0, r4
 8001232:	f002 fe8f 	bl	8003f54 <HAL_GPIO_WritePin>
    HAL_Delay(1000); // Wait for the ESP module to initialize
 8001236:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800123a:	f001 ffc7 	bl	80031cc <HAL_Delay>
}
 800123e:	bd10      	pop	{r4, pc}
 8001240:	40010c00 	.word	0x40010c00

08001244 <ESP_INIT_BASE>:
void ESP_INIT_BASE() {
 8001244:	b508      	push	{r3, lr}
	ESP_Reset_GPIO();
 8001246:	f7ff ffe7 	bl	8001218 <ESP_Reset_GPIO>
    HAL_Delay(1000);
 800124a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800124e:	f001 ffbd 	bl	80031cc <HAL_Delay>
    ESP_EnableMUX();
 8001252:	f7ff ffc9 	bl	80011e8 <ESP_EnableMUX>
    HAL_Delay(1000);
 8001256:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800125a:	f001 ffb7 	bl	80031cc <HAL_Delay>
    ESP_StartServer(9999);
 800125e:	f242 700f 	movw	r0, #9999	@ 0x270f
 8001262:	f7ff ffc9 	bl	80011f8 <ESP_StartServer>
    HAL_Delay(1000);
 8001266:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800126a:	f001 ffaf 	bl	80031cc <HAL_Delay>
}
 800126e:	bd08      	pop	{r3, pc}

08001270 <DHT_getData>:
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = sensor->pullUp;		//  
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
}

DHT_data DHT_getData(DHT_sensor *sensor) {
 8001270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001274:	b089      	sub	sp, #36	@ 0x24
 8001276:	9001      	str	r0, [sp, #4]
 8001278:	460c      	mov	r4, r1
	
	#if DHT_POLLING_CONTROL == 1
	/*      */
	//      
	uint16_t pollingInterval;
	if (sensor->type == DHT11) {
 800127a:	798b      	ldrb	r3, [r1, #6]
		pollingInterval = DHT_POLLING_INTERVAL_DHT11;
 800127c:	2b00      	cmp	r3, #0
 800127e:	bf14      	ite	ne
 8001280:	f44f 757a 	movne.w	r5, #1000	@ 0x3e8
 8001284:	f44f 65fa 	moveq.w	r5, #2000	@ 0x7d0
	} else {
		pollingInterval = DHT_POLLING_INTERVAL_DHT22;
	}

	//  ,     
	if ((HAL_GetTick() - sensor->lastPollingTime < pollingInterval) && sensor->lastPollingTime != 0) {
 8001288:	f001 ff9a 	bl	80031c0 <HAL_GetTick>
 800128c:	68a2      	ldr	r2, [r4, #8]
 800128e:	1a83      	subs	r3, r0, r2
 8001290:	42ab      	cmp	r3, r5
 8001292:	d201      	bcs.n	8001298 <DHT_getData+0x28>
 8001294:	2a00      	cmp	r2, #0
 8001296:	d144      	bne.n	8001322 <DHT_getData+0xb2>
		data.hum = sensor->lastHum;
		data.temp = sensor->lastTemp;
		return data;
	}
	sensor->lastPollingTime = HAL_GetTick()+1;
 8001298:	f001 ff92 	bl	80031c0 <HAL_GetTick>
 800129c:	3001      	adds	r0, #1
 800129e:	60a0      	str	r0, [r4, #8]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	2500      	movs	r5, #0
 80012a2:	9502      	str	r5, [sp, #8]
 80012a4:	9503      	str	r5, [sp, #12]
 80012a6:	9504      	str	r5, [sp, #16]
 80012a8:	9505      	str	r5, [sp, #20]
  lineUp();
 80012aa:	2201      	movs	r2, #1
 80012ac:	88a1      	ldrh	r1, [r4, #4]
 80012ae:	6820      	ldr	r0, [r4, #0]
 80012b0:	f002 fe50 	bl	8003f54 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = sensor->DHT_Pin;
 80012b4:	88a3      	ldrh	r3, [r4, #4]
 80012b6:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; 	// 
 80012b8:	2311      	movs	r3, #17
 80012ba:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Pull = sensor->pullUp;		//  
 80012bc:	79e3      	ldrb	r3, [r4, #7]
 80012be:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; //   
 80012c0:	2303      	movs	r3, #3
 80012c2:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
 80012c4:	a902      	add	r1, sp, #8
 80012c6:	6820      	ldr	r0, [r4, #0]
 80012c8:	f002 fcfe 	bl	8003cc8 <HAL_GPIO_Init>

	/*     */
	//  " "
	goToOutput(sensor);
	//    18 
	lineDown();
 80012cc:	462a      	mov	r2, r5
 80012ce:	88a1      	ldrh	r1, [r4, #4]
 80012d0:	6820      	ldr	r0, [r4, #0]
 80012d2:	f002 fe3f 	bl	8003f54 <HAL_GPIO_WritePin>
	Delay(18);
 80012d6:	2012      	movs	r0, #18
 80012d8:	f001 ff78 	bl	80031cc <HAL_Delay>
	// ,   " "
	lineUp();
 80012dc:	2201      	movs	r2, #1
 80012de:	88a1      	ldrh	r1, [r4, #4]
 80012e0:	6820      	ldr	r0, [r4, #0]
 80012e2:	f002 fe37 	bl	8003f54 <HAL_GPIO_WritePin>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e6:	9503      	str	r5, [sp, #12]
 80012e8:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pin = sensor->DHT_Pin;
 80012ea:	88a3      	ldrh	r3, [r4, #4]
 80012ec:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = sensor->pullUp;		//  
 80012ee:	79e3      	ldrb	r3, [r4, #7]
 80012f0:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
 80012f2:	a902      	add	r1, sp, #8
 80012f4:	6820      	ldr	r0, [r4, #0]
 80012f6:	f002 fce7 	bl	8003cc8 <HAL_GPIO_Init>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012fa:	b672      	cpsid	i
	__disable_irq();
	#endif
	/*     */
	uint16_t timeout = 0;
	// 
	while(getLine()) {
 80012fc:	f242 7511 	movw	r5, #10001	@ 0x2711
 8001300:	88a1      	ldrh	r1, [r4, #4]
 8001302:	6820      	ldr	r0, [r4, #0]
 8001304:	f002 fe20 	bl	8003f48 <HAL_GPIO_ReadPin>
 8001308:	2801      	cmp	r0, #1
 800130a:	d10d      	bne.n	8001328 <DHT_getData+0xb8>
		timeout++;
		if (timeout > DHT_TIMEOUT) {
 800130c:	3d01      	subs	r5, #1
 800130e:	b2ad      	uxth	r5, r5
 8001310:	2d00      	cmp	r5, #0
 8001312:	d1f5      	bne.n	8001300 <DHT_getData+0x90>
  __ASM volatile ("cpsie i" : : : "memory");
 8001314:	b662      	cpsie	i
			__enable_irq();
			#endif
			//   ,    
			//   , 
			//   
			sensor->lastHum = -128.0f;
 8001316:	f04f 4343 	mov.w	r3, #3271557120	@ 0xc3000000
 800131a:	6123      	str	r3, [r4, #16]
			sensor->lastTemp = -128.0f;
 800131c:	60e3      	str	r3, [r4, #12]

			return data;
 800131e:	461d      	mov	r5, r3
 8001320:	e07c      	b.n	800141c <DHT_getData+0x1ac>
		data.hum = sensor->lastHum;
 8001322:	6925      	ldr	r5, [r4, #16]
		data.temp = sensor->lastTemp;
 8001324:	68e3      	ldr	r3, [r4, #12]
		return data;
 8001326:	e079      	b.n	800141c <DHT_getData+0x1ac>
 8001328:	f242 7511 	movw	r5, #10001	@ 0x2711
		}
	}
	timeout = 0;
	// 
	while(!getLine()) {
 800132c:	88a1      	ldrh	r1, [r4, #4]
 800132e:	6820      	ldr	r0, [r4, #0]
 8001330:	f002 fe0a 	bl	8003f48 <HAL_GPIO_ReadPin>
 8001334:	2801      	cmp	r0, #1
 8001336:	d00a      	beq.n	800134e <DHT_getData+0xde>
		timeout++;
		if (timeout > DHT_TIMEOUT) {
 8001338:	3d01      	subs	r5, #1
 800133a:	b2ad      	uxth	r5, r5
 800133c:	2d00      	cmp	r5, #0
 800133e:	d1f5      	bne.n	800132c <DHT_getData+0xbc>
 8001340:	b662      	cpsie	i
			__enable_irq();
			#endif
			//   ,    
			//   , 
			//   
			sensor->lastHum = -128.0f;
 8001342:	f04f 4343 	mov.w	r3, #3271557120	@ 0xc3000000
 8001346:	6123      	str	r3, [r4, #16]
			sensor->lastTemp = -128.0f;
 8001348:	60e3      	str	r3, [r4, #12]

			return data;
 800134a:	461d      	mov	r5, r3
 800134c:	e066      	b.n	800141c <DHT_getData+0x1ac>
 800134e:	f242 7511 	movw	r5, #10001	@ 0x2711
		}
	}
	timeout = 0;
	// 
	while(getLine()) {
 8001352:	88a1      	ldrh	r1, [r4, #4]
 8001354:	6820      	ldr	r0, [r4, #0]
 8001356:	f002 fdf7 	bl	8003f48 <HAL_GPIO_ReadPin>
 800135a:	2801      	cmp	r0, #1
 800135c:	d108      	bne.n	8001370 <DHT_getData+0x100>
		timeout++;
		if (timeout > DHT_TIMEOUT) {
 800135e:	3d01      	subs	r5, #1
 8001360:	b2ad      	uxth	r5, r5
 8001362:	2d00      	cmp	r5, #0
 8001364:	d1f5      	bne.n	8001352 <DHT_getData+0xe2>
 8001366:	b662      	cpsie	i
			#ifdef DHT_IRQ_CONTROL
			__enable_irq();
			#endif
			return data;
 8001368:	f04f 4543 	mov.w	r5, #3271557120	@ 0xc3000000
 800136c:	462b      	mov	r3, r5
 800136e:	e055      	b.n	800141c <DHT_getData+0x1ac>
		}
	}
	
	/*     */
	uint8_t rawData[5] = {0,0,0,0,0};
 8001370:	4b45      	ldr	r3, [pc, #276]	@ (8001488 <DHT_getData+0x218>)
 8001372:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001376:	9006      	str	r0, [sp, #24]
 8001378:	f88d 101c 	strb.w	r1, [sp, #28]
 800137c:	f04f 0900 	mov.w	r9, #0
 8001380:	46c8      	mov	r8, r9
			while(!getLine() && lT != 65535) lT++;
			//    ,   hT
			timeout = 0;
			while(getLine()&& hT != 65535) hT++;
			// hT  lT,   
			if(hT > lT) rawData[a] |= (1<<b);
 8001382:	f10d 0a18 	add.w	sl, sp, #24
 8001386:	e02f      	b.n	80013e8 <DHT_getData+0x178>
 8001388:	461d      	mov	r5, r3
			while(!getLine() && lT != 65535) lT++;
 800138a:	88a1      	ldrh	r1, [r4, #4]
 800138c:	6820      	ldr	r0, [r4, #0]
 800138e:	f002 fddb 	bl	8003f48 <HAL_GPIO_ReadPin>
 8001392:	2801      	cmp	r0, #1
 8001394:	d005      	beq.n	80013a2 <DHT_getData+0x132>
 8001396:	1c6b      	adds	r3, r5, #1
 8001398:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800139c:	d1f4      	bne.n	8001388 <DHT_getData+0x118>
 800139e:	4646      	mov	r6, r8
 80013a0:	e002      	b.n	80013a8 <DHT_getData+0x138>
 80013a2:	4646      	mov	r6, r8
 80013a4:	e000      	b.n	80013a8 <DHT_getData+0x138>
 80013a6:	461e      	mov	r6, r3
			while(getLine()&& hT != 65535) hT++;
 80013a8:	88a1      	ldrh	r1, [r4, #4]
 80013aa:	6820      	ldr	r0, [r4, #0]
 80013ac:	f002 fdcc 	bl	8003f48 <HAL_GPIO_ReadPin>
 80013b0:	2801      	cmp	r0, #1
 80013b2:	d103      	bne.n	80013bc <DHT_getData+0x14c>
 80013b4:	1c73      	adds	r3, r6, #1
 80013b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013ba:	d1f4      	bne.n	80013a6 <DHT_getData+0x136>
			if(hT > lT) rawData[a] |= (1<<b);
 80013bc:	b2b6      	uxth	r6, r6
 80013be:	b2ad      	uxth	r5, r5
 80013c0:	42ae      	cmp	r6, r5
 80013c2:	d906      	bls.n	80013d2 <DHT_getData+0x162>
 80013c4:	fa0b f207 	lsl.w	r2, fp, r7
 80013c8:	f819 300a 	ldrb.w	r3, [r9, sl]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	f809 300a 	strb.w	r3, [r9, sl]
		for(uint8_t b = 7; b != 255; b--) {
 80013d2:	3f01      	subs	r7, #1
 80013d4:	f1b7 3fff 	cmp.w	r7, #4294967295
 80013d8:	d001      	beq.n	80013de <DHT_getData+0x16e>
 80013da:	4645      	mov	r5, r8
 80013dc:	e7d5      	b.n	800138a <DHT_getData+0x11a>
	for(uint8_t a = 0; a < 5; a++) {
 80013de:	f109 0901 	add.w	r9, r9, #1
 80013e2:	f1b9 0f05 	cmp.w	r9, #5
 80013e6:	d003      	beq.n	80013f0 <DHT_getData+0x180>
		for(uint8_t b = 7; b != 255; b--) {
 80013e8:	2707      	movs	r7, #7
			if(hT > lT) rawData[a] |= (1<<b);
 80013ea:	f04f 0b01 	mov.w	fp, #1
 80013ee:	e7f4      	b.n	80013da <DHT_getData+0x16a>
 80013f0:	b662      	cpsie	i
	//    
	__enable_irq();
    #endif

	/*    */
	if((uint8_t)(rawData[0] + rawData[1] + rawData[2] + rawData[3]) == rawData[4]) {
 80013f2:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80013f6:	f89d 2019 	ldrb.w	r2, [sp, #25]
 80013fa:	f89d 601a 	ldrb.w	r6, [sp, #26]
 80013fe:	f89d 701b 	ldrb.w	r7, [sp, #27]
 8001402:	1883      	adds	r3, r0, r2
 8001404:	4433      	add	r3, r6
 8001406:	443b      	add	r3, r7
 8001408:	f89d 101c 	ldrb.w	r1, [sp, #28]
 800140c:	b2db      	uxtb	r3, r3
 800140e:	4299      	cmp	r1, r3
 8001410:	d00b      	beq.n	800142a <DHT_getData+0x1ba>
	DHT_data data = {-128.0f, -128.0f};
 8001412:	f04f 4343 	mov.w	r3, #3271557120	@ 0xc3000000
 8001416:	461d      	mov	r5, r3
			data.temp = (float)rawData[2];
		}
	}
	
	#if DHT_POLLING_CONTROL == 1
	sensor->lastHum = data.hum;
 8001418:	6125      	str	r5, [r4, #16]
	sensor->lastTemp = data.temp;
 800141a:	60e3      	str	r3, [r4, #12]
		return data;
 800141c:	9a01      	ldr	r2, [sp, #4]
 800141e:	6015      	str	r5, [r2, #0]
 8001420:	6053      	str	r3, [r2, #4]
	#endif

	return data;	
}
 8001422:	4610      	mov	r0, r2
 8001424:	b009      	add	sp, #36	@ 0x24
 8001426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sensor->type == DHT22) {
 800142a:	79a3      	ldrb	r3, [r4, #6]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d008      	beq.n	8001442 <DHT_getData+0x1d2>
		if (sensor->type == DHT11) {
 8001430:	bb33      	cbnz	r3, 8001480 <DHT_getData+0x210>
			data.hum = (float)rawData[0];
 8001432:	f7ff fd03 	bl	8000e3c <__aeabi_ui2f>
 8001436:	4605      	mov	r5, r0
			data.temp = (float)rawData[2];
 8001438:	4630      	mov	r0, r6
 800143a:	f7ff fcff 	bl	8000e3c <__aeabi_ui2f>
 800143e:	4603      	mov	r3, r0
 8001440:	e7ea      	b.n	8001418 <DHT_getData+0x1a8>
			data.hum = (float)(((uint16_t)rawData[0]<<8) | rawData[1])*0.1f;
 8001442:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8001446:	f7ff fcfd 	bl	8000e44 <__aeabi_i2f>
 800144a:	4910      	ldr	r1, [pc, #64]	@ (800148c <DHT_getData+0x21c>)
 800144c:	f7fe fe88 	bl	8000160 <__aeabi_fmul>
 8001450:	4605      	mov	r5, r0
			if(!(rawData[2] & (1<<7))) {
 8001452:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8001456:	d108      	bne.n	800146a <DHT_getData+0x1fa>
				data.temp = (float)(((uint16_t)rawData[2]<<8) | rawData[3])*0.1f;
 8001458:	ea47 2006 	orr.w	r0, r7, r6, lsl #8
 800145c:	f7ff fcf2 	bl	8000e44 <__aeabi_i2f>
 8001460:	490a      	ldr	r1, [pc, #40]	@ (800148c <DHT_getData+0x21c>)
 8001462:	f7fe fe7d 	bl	8000160 <__aeabi_fmul>
 8001466:	4603      	mov	r3, r0
 8001468:	e7d6      	b.n	8001418 <DHT_getData+0x1a8>
				data.temp = (float)(((uint16_t)rawData[2]<<8) | rawData[3])*-0.1f;
 800146a:	f006 007f 	and.w	r0, r6, #127	@ 0x7f
 800146e:	ea47 2000 	orr.w	r0, r7, r0, lsl #8
 8001472:	f7ff fce7 	bl	8000e44 <__aeabi_i2f>
 8001476:	4906      	ldr	r1, [pc, #24]	@ (8001490 <DHT_getData+0x220>)
 8001478:	f7fe fe72 	bl	8000160 <__aeabi_fmul>
 800147c:	4603      	mov	r3, r0
 800147e:	e7cb      	b.n	8001418 <DHT_getData+0x1a8>
	DHT_data data = {-128.0f, -128.0f};
 8001480:	f04f 4343 	mov.w	r3, #3271557120	@ 0xc3000000
 8001484:	461d      	mov	r5, r3
 8001486:	e7c7      	b.n	8001418 <DHT_getData+0x1a8>
 8001488:	0800a5f0 	.word	0x0800a5f0
 800148c:	3dcccccd 	.word	0x3dcccccd
 8001490:	bdcccccd 	.word	0xbdcccccd

08001494 <Buzzer_SetFrequency>:
}



void Buzzer_SetFrequency(BuzzerTypeDef *buzzer, uint32_t frequency) {
    buzzer->frequency = frequency;
 8001494:	6081      	str	r1, [r0, #8]

    uint32_t prescaler = 1000000/frequency  - 1;
 8001496:	4b04      	ldr	r3, [pc, #16]	@ (80014a8 <Buzzer_SetFrequency+0x14>)
 8001498:	fbb3 f1f1 	udiv	r1, r3, r1
 800149c:	3901      	subs	r1, #1
    __HAL_TIM_SET_PRESCALER(buzzer->htim, prescaler);
 800149e:	6803      	ldr	r3, [r0, #0]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	6299      	str	r1, [r3, #40]	@ 0x28
}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	000f4240 	.word	0x000f4240

080014ac <Buzzer_SetVolume>:

void Buzzer_SetVolume(BuzzerTypeDef *buzzer, uint8_t volume) {
    buzzer->volume = volume;
 80014ac:	7301      	strb	r1, [r0, #12]
    uint32_t compare_value = volume;

    __HAL_TIM_SET_COMPARE(buzzer->htim, buzzer->channel, compare_value);
 80014ae:	6843      	ldr	r3, [r0, #4]
 80014b0:	b91b      	cbnz	r3, 80014ba <Buzzer_SetVolume+0xe>
 80014b2:	6803      	ldr	r3, [r0, #0]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	6359      	str	r1, [r3, #52]	@ 0x34
 80014b8:	4770      	bx	lr
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	d006      	beq.n	80014cc <Buzzer_SetVolume+0x20>
 80014be:	2b08      	cmp	r3, #8
 80014c0:	6803      	ldr	r3, [r0, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	bf0c      	ite	eq
 80014c6:	63d9      	streq	r1, [r3, #60]	@ 0x3c
 80014c8:	6419      	strne	r1, [r3, #64]	@ 0x40
}
 80014ca:	4770      	bx	lr
    __HAL_TIM_SET_COMPARE(buzzer->htim, buzzer->channel, compare_value);
 80014cc:	6803      	ldr	r3, [r0, #0]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	6399      	str	r1, [r3, #56]	@ 0x38
 80014d2:	4770      	bx	lr

080014d4 <Buzzer_Init>:
void Buzzer_Init(BuzzerTypeDef *buzzer) {
 80014d4:	b510      	push	{r4, lr}
 80014d6:	4604      	mov	r4, r0
    Buzzer_SetFrequency(buzzer, buzzer->frequency);
 80014d8:	6881      	ldr	r1, [r0, #8]
 80014da:	f7ff ffdb 	bl	8001494 <Buzzer_SetFrequency>
    Buzzer_SetVolume(buzzer, buzzer->volume);
 80014de:	7b21      	ldrb	r1, [r4, #12]
 80014e0:	4620      	mov	r0, r4
 80014e2:	f7ff ffe3 	bl	80014ac <Buzzer_SetVolume>
		if (buzzer->htim->Instance == TIM1){
 80014e6:	6823      	ldr	r3, [r4, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <Buzzer_Init+0x50>)
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d010      	beq.n	8001512 <Buzzer_Init+0x3e>
    	 period = HAL_RCC_GetPCLK1Freq()/1000000-1;
 80014f0:	f003 fb3e 	bl	8004b70 <HAL_RCC_GetPCLK1Freq>
 80014f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <Buzzer_Init+0x54>)
 80014f6:	fba3 2300 	umull	r2, r3, r3, r0
 80014fa:	0c9b      	lsrs	r3, r3, #18
 80014fc:	3b01      	subs	r3, #1
    __HAL_TIM_SET_AUTORELOAD(buzzer->htim, period);
 80014fe:	6822      	ldr	r2, [r4, #0]
 8001500:	6812      	ldr	r2, [r2, #0]
 8001502:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001504:	6822      	ldr	r2, [r4, #0]
 8001506:	60d3      	str	r3, [r2, #12]
    HAL_TIM_PWM_Start(buzzer->htim, buzzer->channel);
 8001508:	6861      	ldr	r1, [r4, #4]
 800150a:	6820      	ldr	r0, [r4, #0]
 800150c:	f003 ffec 	bl	80054e8 <HAL_TIM_PWM_Start>
}
 8001510:	bd10      	pop	{r4, pc}
    	 period = HAL_RCC_GetPCLK2Freq()/1000000-1;
 8001512:	f003 fb3d 	bl	8004b90 <HAL_RCC_GetPCLK2Freq>
 8001516:	4b04      	ldr	r3, [pc, #16]	@ (8001528 <Buzzer_Init+0x54>)
 8001518:	fba3 2300 	umull	r2, r3, r3, r0
 800151c:	0c9b      	lsrs	r3, r3, #18
 800151e:	3b01      	subs	r3, #1
 8001520:	e7ed      	b.n	80014fe <Buzzer_Init+0x2a>
 8001522:	bf00      	nop
 8001524:	40012c00 	.word	0x40012c00
 8001528:	431bde83 	.word	0x431bde83

0800152c <ssd1306_WelcomeView>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void ssd1306_WelcomeView(){
 800152c:	b530      	push	{r4, r5, lr}
 800152e:	b09b      	sub	sp, #108	@ 0x6c
	uint8_t msg[100];
	ssd1306_Fill(Black);
 8001530:	2000      	movs	r0, #0
 8001532:	f001 f98d 	bl	8002850 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 8001536:	2100      	movs	r1, #0
 8001538:	4608      	mov	r0, r1
 800153a:	f001 fac1 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "BOOTING");
 800153e:	ac01      	add	r4, sp, #4
 8001540:	4b17      	ldr	r3, [pc, #92]	@ (80015a0 <ssd1306_WelcomeView+0x74>)
 8001542:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001546:	e884 0003 	stmia.w	r4, {r0, r1}
	ssd1306_WriteString(msg, Font_11x18, White);
 800154a:	4d16      	ldr	r5, [pc, #88]	@ (80015a4 <ssd1306_WelcomeView+0x78>)
 800154c:	2301      	movs	r3, #1
 800154e:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001552:	4620      	mov	r0, r4
 8001554:	f001 fa9a 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 25);
 8001558:	2119      	movs	r1, #25
 800155a:	2000      	movs	r0, #0
 800155c:	f001 fab0 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "Course PrjC");
 8001560:	4b11      	ldr	r3, [pc, #68]	@ (80015a8 <ssd1306_WelcomeView+0x7c>)
 8001562:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001566:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	ssd1306_WriteString(msg, Font_11x18, White);
 800156a:	2301      	movs	r3, #1
 800156c:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001570:	4620      	mov	r0, r4
 8001572:	f001 fa8b 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 50);
 8001576:	2132      	movs	r1, #50	@ 0x32
 8001578:	2000      	movs	r0, #0
 800157a:	f001 faa1 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "Initialing...");
 800157e:	4b0b      	ldr	r3, [pc, #44]	@ (80015ac <ssd1306_WelcomeView+0x80>)
 8001580:	46a4      	mov	ip, r4
 8001582:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001584:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 8001588:	f8ac 3000 	strh.w	r3, [ip]
	ssd1306_WriteString(msg, Font_7x10, White);
 800158c:	4a08      	ldr	r2, [pc, #32]	@ (80015b0 <ssd1306_WelcomeView+0x84>)
 800158e:	2301      	movs	r3, #1
 8001590:	ca06      	ldmia	r2, {r1, r2}
 8001592:	4620      	mov	r0, r4
 8001594:	f001 fa7a 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001598:	f001 f968 	bl	800286c <ssd1306_UpdateScreen>
}
 800159c:	b01b      	add	sp, #108	@ 0x6c
 800159e:	bd30      	pop	{r4, r5, pc}
 80015a0:	0800a698 	.word	0x0800a698
 80015a4:	200000e4 	.word	0x200000e4
 80015a8:	0800a6a0 	.word	0x0800a6a0
 80015ac:	0800a6ac 	.word	0x0800a6ac
 80015b0:	200000ec 	.word	0x200000ec

080015b4 <ssd1306_IndexView>:

void ssd1306_IndexView(){
 80015b4:	b510      	push	{r4, lr}
 80015b6:	b09a      	sub	sp, #104	@ 0x68
	uint8_t msg[100];
	ssd1306_Fill(Black);
 80015b8:	2000      	movs	r0, #0
 80015ba:	f001 f949 	bl	8002850 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 80015be:	2100      	movs	r1, #0
 80015c0:	4608      	mov	r0, r1
 80015c2:	f001 fa7d 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "Index");
 80015c6:	4b24      	ldr	r3, [pc, #144]	@ (8001658 <ssd1306_IndexView+0xa4>)
 80015c8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015cc:	9001      	str	r0, [sp, #4]
 80015ce:	f8ad 1008 	strh.w	r1, [sp, #8]
	ssd1306_WriteString(msg, Font_11x18, White);
 80015d2:	4a22      	ldr	r2, [pc, #136]	@ (800165c <ssd1306_IndexView+0xa8>)
 80015d4:	2301      	movs	r3, #1
 80015d6:	ca06      	ldmia	r2, {r1, r2}
 80015d8:	a801      	add	r0, sp, #4
 80015da:	f001 fa57 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0 , 56);
 80015de:	2138      	movs	r1, #56	@ 0x38
 80015e0:	2000      	movs	r0, #0
 80015e2:	f001 fa6d 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "DHT");
 80015e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001660 <ssd1306_IndexView+0xac>)
 80015e8:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 80015ea:	4c1e      	ldr	r4, [pc, #120]	@ (8001664 <ssd1306_IndexView+0xb0>)
 80015ec:	2301      	movs	r3, #1
 80015ee:	e894 0006 	ldmia.w	r4, {r1, r2}
 80015f2:	a801      	add	r0, sp, #4
 80015f4:	f001 fa4a 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(32, 56);
 80015f8:	2138      	movs	r1, #56	@ 0x38
 80015fa:	2020      	movs	r0, #32
 80015fc:	f001 fa60 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "PUMP");
 8001600:	4b19      	ldr	r3, [pc, #100]	@ (8001668 <ssd1306_IndexView+0xb4>)
 8001602:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001606:	9001      	str	r0, [sp, #4]
 8001608:	f88d 1008 	strb.w	r1, [sp, #8]
	ssd1306_WriteString(msg, Font_6x8, White);
 800160c:	2301      	movs	r3, #1
 800160e:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001612:	a801      	add	r0, sp, #4
 8001614:	f001 fa3a 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(64, 56);
 8001618:	2138      	movs	r1, #56	@ 0x38
 800161a:	2040      	movs	r0, #64	@ 0x40
 800161c:	f001 fa50 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "BEEP");
 8001620:	4b12      	ldr	r3, [pc, #72]	@ (800166c <ssd1306_IndexView+0xb8>)
 8001622:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001626:	9001      	str	r0, [sp, #4]
 8001628:	f88d 1008 	strb.w	r1, [sp, #8]
	ssd1306_WriteString(msg, Font_6x8, White);
 800162c:	2301      	movs	r3, #1
 800162e:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001632:	a801      	add	r0, sp, #4
 8001634:	f001 fa2a 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(96, 56);
 8001638:	2138      	movs	r1, #56	@ 0x38
 800163a:	2060      	movs	r0, #96	@ 0x60
 800163c:	f001 fa40 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "NET");
 8001640:	4b0b      	ldr	r3, [pc, #44]	@ (8001670 <ssd1306_IndexView+0xbc>)
 8001642:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001644:	2301      	movs	r3, #1
 8001646:	e894 0006 	ldmia.w	r4, {r1, r2}
 800164a:	a801      	add	r0, sp, #4
 800164c:	f001 fa1e 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001650:	f001 f90c 	bl	800286c <ssd1306_UpdateScreen>
}
 8001654:	b01a      	add	sp, #104	@ 0x68
 8001656:	bd10      	pop	{r4, pc}
 8001658:	0800a6bc 	.word	0x0800a6bc
 800165c:	200000e4 	.word	0x200000e4
 8001660:	00544844 	.word	0x00544844
 8001664:	200000f4 	.word	0x200000f4
 8001668:	0800a6c4 	.word	0x0800a6c4
 800166c:	0800a6cc 	.word	0x0800a6cc
 8001670:	0054454e 	.word	0x0054454e

08001674 <ssd1306_NetWorkView>:

void ssd1306_NetWorkView(){
 8001674:	b570      	push	{r4, r5, r6, lr}
 8001676:	b09a      	sub	sp, #104	@ 0x68
	uint8_t msg[100];
	ssd1306_Fill(Black);
 8001678:	2000      	movs	r0, #0
 800167a:	f001 f8e9 	bl	8002850 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 800167e:	2100      	movs	r1, #0
 8001680:	4608      	mov	r0, r1
 8001682:	f001 fa1d 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "NETWORK %d",WiFiInfo.rssi);
 8001686:	4e27      	ldr	r6, [pc, #156]	@ (8001724 <ssd1306_NetWorkView+0xb0>)
 8001688:	f996 2033 	ldrsb.w	r2, [r6, #51]	@ 0x33
 800168c:	4926      	ldr	r1, [pc, #152]	@ (8001728 <ssd1306_NetWorkView+0xb4>)
 800168e:	a801      	add	r0, sp, #4
 8001690:	f005 fb52 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 8001694:	4a25      	ldr	r2, [pc, #148]	@ (800172c <ssd1306_NetWorkView+0xb8>)
 8001696:	2301      	movs	r3, #1
 8001698:	ca06      	ldmia	r2, {r1, r2}
 800169a:	a801      	add	r0, sp, #4
 800169c:	f001 f9f6 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 80016a0:	2112      	movs	r1, #18
 80016a2:	2000      	movs	r0, #0
 80016a4:	f001 fa0c 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "%s",esp_config.ap_ssid);
 80016a8:	4921      	ldr	r1, [pc, #132]	@ (8001730 <ssd1306_NetWorkView+0xbc>)
 80016aa:	a801      	add	r0, sp, #4
 80016ac:	f005 fcbd 	bl	800702a <strcpy>
	ssd1306_WriteString(msg, Font_7x10, White);
 80016b0:	4c20      	ldr	r4, [pc, #128]	@ (8001734 <ssd1306_NetWorkView+0xc0>)
 80016b2:	2301      	movs	r3, #1
 80016b4:	e894 0006 	ldmia.w	r4, {r1, r2}
 80016b8:	a801      	add	r0, sp, #4
 80016ba:	f001 f9e7 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 31);
 80016be:	211f      	movs	r1, #31
 80016c0:	2000      	movs	r0, #0
 80016c2:	f001 f9fd 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "AP :%s",IPInfo.AP_IP);
 80016c6:	4d1c      	ldr	r5, [pc, #112]	@ (8001738 <ssd1306_NetWorkView+0xc4>)
 80016c8:	462a      	mov	r2, r5
 80016ca:	491c      	ldr	r1, [pc, #112]	@ (800173c <ssd1306_NetWorkView+0xc8>)
 80016cc:	a801      	add	r0, sp, #4
 80016ce:	f005 fb33 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 80016d2:	2301      	movs	r3, #1
 80016d4:	e894 0006 	ldmia.w	r4, {r1, r2}
 80016d8:	a801      	add	r0, sp, #4
 80016da:	f001 f9d7 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 43);
 80016de:	212b      	movs	r1, #43	@ 0x2b
 80016e0:	2000      	movs	r0, #0
 80016e2:	f001 f9ed 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "%s",WiFiInfo.ssid);
 80016e6:	4631      	mov	r1, r6
 80016e8:	a801      	add	r0, sp, #4
 80016ea:	f005 fc9e 	bl	800702a <strcpy>
	ssd1306_WriteString(msg, Font_7x10, White);
 80016ee:	2301      	movs	r3, #1
 80016f0:	e894 0006 	ldmia.w	r4, {r1, r2}
 80016f4:	a801      	add	r0, sp, #4
 80016f6:	f001 f9c9 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 54);
 80016fa:	2136      	movs	r1, #54	@ 0x36
 80016fc:	2000      	movs	r0, #0
 80016fe:	f001 f9df 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "STA:%s",IPInfo.STA_IP);
 8001702:	f105 0222 	add.w	r2, r5, #34	@ 0x22
 8001706:	490e      	ldr	r1, [pc, #56]	@ (8001740 <ssd1306_NetWorkView+0xcc>)
 8001708:	a801      	add	r0, sp, #4
 800170a:	f005 fb15 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 800170e:	2301      	movs	r3, #1
 8001710:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001714:	a801      	add	r0, sp, #4
 8001716:	f001 f9b9 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800171a:	f001 f8a7 	bl	800286c <ssd1306_UpdateScreen>
}
 800171e:	b01a      	add	sp, #104	@ 0x68
 8001720:	bd70      	pop	{r4, r5, r6, pc}
 8001722:	bf00      	nop
 8001724:	20000344 	.word	0x20000344
 8001728:	0800a6d4 	.word	0x0800a6d4
 800172c:	200000e4 	.word	0x200000e4
 8001730:	20000042 	.word	0x20000042
 8001734:	200000ec 	.word	0x200000ec
 8001738:	20000300 	.word	0x20000300
 800173c:	0800a6e0 	.word	0x0800a6e0
 8001740:	0800a6e8 	.word	0x0800a6e8

08001744 <ssd1306_SensorView>:

void ssd1306_SensorView(){
 8001744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001748:	b09a      	sub	sp, #104	@ 0x68
	uint8_t msg[100];
	ssd1306_Fill(Black);
 800174a:	2000      	movs	r0, #0
 800174c:	f001 f880 	bl	8002850 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 8001750:	2100      	movs	r1, #0
 8001752:	4608      	mov	r0, r1
 8001754:	f001 f9b4 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "SENSOR");
 8001758:	4b83      	ldr	r3, [pc, #524]	@ (8001968 <ssd1306_SensorView+0x224>)
 800175a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800175e:	9001      	str	r0, [sp, #4]
 8001760:	f8ad 1008 	strh.w	r1, [sp, #8]
 8001764:	0c09      	lsrs	r1, r1, #16
 8001766:	f88d 100a 	strb.w	r1, [sp, #10]
	ssd1306_WriteString(msg, Font_11x18, White);
 800176a:	4c80      	ldr	r4, [pc, #512]	@ (800196c <ssd1306_SensorView+0x228>)
 800176c:	2301      	movs	r3, #1
 800176e:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001772:	a801      	add	r0, sp, #4
 8001774:	f001 f98a 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 8001778:	2112      	movs	r1, #18
 800177a:	2000      	movs	r0, #0
 800177c:	f001 f9a0 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "T:%dC",(uint8_t)DHT11_Info.temp);
 8001780:	4d7b      	ldr	r5, [pc, #492]	@ (8001970 <ssd1306_SensorView+0x22c>)
 8001782:	6868      	ldr	r0, [r5, #4]
 8001784:	f7ff fbb2 	bl	8000eec <__aeabi_f2uiz>
 8001788:	b2c2      	uxtb	r2, r0
 800178a:	497a      	ldr	r1, [pc, #488]	@ (8001974 <ssd1306_SensorView+0x230>)
 800178c:	a801      	add	r0, sp, #4
 800178e:	f005 fad3 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 8001792:	2301      	movs	r3, #1
 8001794:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001798:	a801      	add	r0, sp, #4
 800179a:	f001 f977 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(64, 18);
 800179e:	2112      	movs	r1, #18
 80017a0:	2040      	movs	r0, #64	@ 0x40
 80017a2:	f001 f98d 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "H:%d%%",(uint8_t)DHT11_Info.hum);
 80017a6:	6828      	ldr	r0, [r5, #0]
 80017a8:	f7ff fba0 	bl	8000eec <__aeabi_f2uiz>
 80017ac:	b2c2      	uxtb	r2, r0
 80017ae:	4972      	ldr	r1, [pc, #456]	@ (8001978 <ssd1306_SensorView+0x234>)
 80017b0:	a801      	add	r0, sp, #4
 80017b2:	f005 fac1 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 80017b6:	2301      	movs	r3, #1
 80017b8:	e894 0006 	ldmia.w	r4, {r1, r2}
 80017bc:	a801      	add	r0, sp, #4
 80017be:	f001 f965 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 36);
 80017c2:	2124      	movs	r1, #36	@ 0x24
 80017c4:	2000      	movs	r0, #0
 80017c6:	f001 f97b 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "L:%d",(uint8_t)DHT11_Alarm_L.temp);
 80017ca:	f8df 81b0 	ldr.w	r8, [pc, #432]	@ 800197c <ssd1306_SensorView+0x238>
 80017ce:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80017d2:	f7ff fb8b 	bl	8000eec <__aeabi_f2uiz>
 80017d6:	4f6a      	ldr	r7, [pc, #424]	@ (8001980 <ssd1306_SensorView+0x23c>)
 80017d8:	b2c2      	uxtb	r2, r0
 80017da:	4639      	mov	r1, r7
 80017dc:	a801      	add	r0, sp, #4
 80017de:	f005 faab 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 80017e2:	4c68      	ldr	r4, [pc, #416]	@ (8001984 <ssd1306_SensorView+0x240>)
 80017e4:	2301      	movs	r3, #1
 80017e6:	e894 0006 	ldmia.w	r4, {r1, r2}
 80017ea:	a801      	add	r0, sp, #4
 80017ec:	f001 f94e 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(32, 36);
 80017f0:	2124      	movs	r1, #36	@ 0x24
 80017f2:	2020      	movs	r0, #32
 80017f4:	f001 f964 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "H:%d",(uint8_t)DHT11_Alarm_H.temp);
 80017f8:	4d63      	ldr	r5, [pc, #396]	@ (8001988 <ssd1306_SensorView+0x244>)
 80017fa:	6868      	ldr	r0, [r5, #4]
 80017fc:	f7ff fb76 	bl	8000eec <__aeabi_f2uiz>
 8001800:	4e62      	ldr	r6, [pc, #392]	@ (800198c <ssd1306_SensorView+0x248>)
 8001802:	b2c2      	uxtb	r2, r0
 8001804:	4631      	mov	r1, r6
 8001806:	a801      	add	r0, sp, #4
 8001808:	f005 fa96 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 800180c:	2301      	movs	r3, #1
 800180e:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001812:	a801      	add	r0, sp, #4
 8001814:	f001 f93a 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(64, 36);
 8001818:	2124      	movs	r1, #36	@ 0x24
 800181a:	2040      	movs	r0, #64	@ 0x40
 800181c:	f001 f950 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "L:%d",(uint8_t)DHT11_Alarm_L.hum);
 8001820:	f8d8 0000 	ldr.w	r0, [r8]
 8001824:	f7ff fb62 	bl	8000eec <__aeabi_f2uiz>
 8001828:	b2c2      	uxtb	r2, r0
 800182a:	4639      	mov	r1, r7
 800182c:	a801      	add	r0, sp, #4
 800182e:	f005 fa83 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001832:	2301      	movs	r3, #1
 8001834:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001838:	a801      	add	r0, sp, #4
 800183a:	f001 f927 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(96, 36);
 800183e:	2124      	movs	r1, #36	@ 0x24
 8001840:	2060      	movs	r0, #96	@ 0x60
 8001842:	f001 f93d 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "H:%d",(uint8_t)DHT11_Alarm_H.hum);
 8001846:	6828      	ldr	r0, [r5, #0]
 8001848:	f7ff fb50 	bl	8000eec <__aeabi_f2uiz>
 800184c:	b2c2      	uxtb	r2, r0
 800184e:	4631      	mov	r1, r6
 8001850:	a801      	add	r0, sp, #4
 8001852:	f005 fa71 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001856:	2301      	movs	r3, #1
 8001858:	e894 0006 	ldmia.w	r4, {r1, r2}
 800185c:	a801      	add	r0, sp, #4
 800185e:	f001 f915 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 46);
 8001862:	212e      	movs	r1, #46	@ 0x2e
 8001864:	2000      	movs	r0, #0
 8001866:	f001 f92b 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "SOIL");
 800186a:	4b49      	ldr	r3, [pc, #292]	@ (8001990 <ssd1306_SensorView+0x24c>)
 800186c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001870:	9001      	str	r0, [sp, #4]
 8001872:	f88d 1008 	strb.w	r1, [sp, #8]
	ssd1306_WriteString(msg, Font_7x10, White);
 8001876:	2301      	movs	r3, #1
 8001878:	e894 0006 	ldmia.w	r4, {r1, r2}
 800187c:	a801      	add	r0, sp, #4
 800187e:	f001 f905 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(32, 46);
 8001882:	212e      	movs	r1, #46	@ 0x2e
 8001884:	2020      	movs	r0, #32
 8001886:	f001 f91b 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "1:%d",(uint8_t)DHT11_Alarm_H.temp);
 800188a:	6868      	ldr	r0, [r5, #4]
 800188c:	f7ff fb2e 	bl	8000eec <__aeabi_f2uiz>
 8001890:	b2c2      	uxtb	r2, r0
 8001892:	4940      	ldr	r1, [pc, #256]	@ (8001994 <ssd1306_SensorView+0x250>)
 8001894:	a801      	add	r0, sp, #4
 8001896:	f005 fa4f 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 800189a:	2301      	movs	r3, #1
 800189c:	e894 0006 	ldmia.w	r4, {r1, r2}
 80018a0:	a801      	add	r0, sp, #4
 80018a2:	f001 f8f3 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(96, 46);
 80018a6:	212e      	movs	r1, #46	@ 0x2e
 80018a8:	2060      	movs	r0, #96	@ 0x60
 80018aa:	f001 f909 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "2:%d",(uint8_t)DHT11_Alarm_H.temp);
 80018ae:	6868      	ldr	r0, [r5, #4]
 80018b0:	f7ff fb1c 	bl	8000eec <__aeabi_f2uiz>
 80018b4:	b2c2      	uxtb	r2, r0
 80018b6:	4938      	ldr	r1, [pc, #224]	@ (8001998 <ssd1306_SensorView+0x254>)
 80018b8:	a801      	add	r0, sp, #4
 80018ba:	f005 fa3d 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 80018be:	2301      	movs	r3, #1
 80018c0:	e894 0006 	ldmia.w	r4, {r1, r2}
 80018c4:	a801      	add	r0, sp, #4
 80018c6:	f001 f8e1 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(64, 46);
 80018ca:	212e      	movs	r1, #46	@ 0x2e
 80018cc:	2040      	movs	r0, #64	@ 0x40
 80018ce:	f001 f8f7 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "3:%d",(uint8_t)DHT11_Alarm_H.temp);
 80018d2:	6868      	ldr	r0, [r5, #4]
 80018d4:	f7ff fb0a 	bl	8000eec <__aeabi_f2uiz>
 80018d8:	b2c2      	uxtb	r2, r0
 80018da:	4930      	ldr	r1, [pc, #192]	@ (800199c <ssd1306_SensorView+0x258>)
 80018dc:	a801      	add	r0, sp, #4
 80018de:	f005 fa2b 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 80018e2:	2301      	movs	r3, #1
 80018e4:	e894 0006 	ldmia.w	r4, {r1, r2}
 80018e8:	a801      	add	r0, sp, #4
 80018ea:	f001 f8cf 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0 , 56);
 80018ee:	2138      	movs	r1, #56	@ 0x38
 80018f0:	2000      	movs	r0, #0
 80018f2:	f001 f8e5 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "<");
 80018f6:	233c      	movs	r3, #60	@ 0x3c
 80018f8:	f8ad 3004 	strh.w	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 80018fc:	4c28      	ldr	r4, [pc, #160]	@ (80019a0 <ssd1306_SensorView+0x25c>)
 80018fe:	2301      	movs	r3, #1
 8001900:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001904:	a801      	add	r0, sp, #4
 8001906:	f001 f8c1 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(16, 56);
 800190a:	2138      	movs	r1, #56	@ 0x38
 800190c:	2010      	movs	r0, #16
 800190e:	f001 f8d7 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "%s", settings[FLAG_NowSettingVal]);
 8001912:	4b24      	ldr	r3, [pc, #144]	@ (80019a4 <ssd1306_SensorView+0x260>)
 8001914:	781a      	ldrb	r2, [r3, #0]
 8001916:	4b24      	ldr	r3, [pc, #144]	@ (80019a8 <ssd1306_SensorView+0x264>)
 8001918:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800191c:	a801      	add	r0, sp, #4
 800191e:	f005 fb84 	bl	800702a <strcpy>
	ssd1306_WriteString(msg, Font_6x8, White);
 8001922:	2301      	movs	r3, #1
 8001924:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001928:	a801      	add	r0, sp, #4
 800192a:	f001 f8af 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(64, 56);
 800192e:	2138      	movs	r1, #56	@ 0x38
 8001930:	2040      	movs	r0, #64	@ 0x40
 8001932:	f001 f8c5 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, " \\/");
 8001936:	4b1d      	ldr	r3, [pc, #116]	@ (80019ac <ssd1306_SensorView+0x268>)
 8001938:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 800193a:	2301      	movs	r3, #1
 800193c:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001940:	a801      	add	r0, sp, #4
 8001942:	f001 f8a3 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(96, 56);
 8001946:	2138      	movs	r1, #56	@ 0x38
 8001948:	2060      	movs	r0, #96	@ 0x60
 800194a:	f001 f8b9 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, " /\\");
 800194e:	4b18      	ldr	r3, [pc, #96]	@ (80019b0 <ssd1306_SensorView+0x26c>)
 8001950:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001952:	2301      	movs	r3, #1
 8001954:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001958:	a801      	add	r0, sp, #4
 800195a:	f001 f897 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800195e:	f000 ff85 	bl	800286c <ssd1306_UpdateScreen>
}
 8001962:	b01a      	add	sp, #104	@ 0x68
 8001964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001968:	0800a6f0 	.word	0x0800a6f0
 800196c:	200000e4 	.word	0x200000e4
 8001970:	200002f8 	.word	0x200002f8
 8001974:	0800a6f8 	.word	0x0800a6f8
 8001978:	0800a700 	.word	0x0800a700
 800197c:	200000d0 	.word	0x200000d0
 8001980:	0800a708 	.word	0x0800a708
 8001984:	200000ec 	.word	0x200000ec
 8001988:	200000d8 	.word	0x200000d8
 800198c:	0800a710 	.word	0x0800a710
 8001990:	0800a718 	.word	0x0800a718
 8001994:	0800a720 	.word	0x0800a720
 8001998:	0800a728 	.word	0x0800a728
 800199c:	0800a730 	.word	0x0800a730
 80019a0:	200000f4 	.word	0x200000f4
 80019a4:	20000095 	.word	0x20000095
 80019a8:	20000098 	.word	0x20000098
 80019ac:	002f5c20 	.word	0x002f5c20
 80019b0:	005c2f20 	.word	0x005c2f20

080019b4 <ssd1306_PumpView>:

void ssd1306_PumpView(){
 80019b4:	b570      	push	{r4, r5, r6, lr}
 80019b6:	b09a      	sub	sp, #104	@ 0x68
	uint8_t msg[100];
	ssd1306_Fill(Black);
 80019b8:	2000      	movs	r0, #0
 80019ba:	f000 ff49 	bl	8002850 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 80019be:	2100      	movs	r1, #0
 80019c0:	4608      	mov	r0, r1
 80019c2:	f001 f87d 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "PUMP");
 80019c6:	ac01      	add	r4, sp, #4
 80019c8:	4b46      	ldr	r3, [pc, #280]	@ (8001ae4 <ssd1306_PumpView+0x130>)
 80019ca:	e893 0003 	ldmia.w	r3, {r0, r1}
 80019ce:	9001      	str	r0, [sp, #4]
 80019d0:	f88d 1008 	strb.w	r1, [sp, #8]
	ssd1306_WriteString(msg, Font_11x18, White);
 80019d4:	4d44      	ldr	r5, [pc, #272]	@ (8001ae8 <ssd1306_PumpView+0x134>)
 80019d6:	2301      	movs	r3, #1
 80019d8:	e895 0006 	ldmia.w	r5, {r1, r2}
 80019dc:	4620      	mov	r0, r4
 80019de:	f001 f855 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 80019e2:	2112      	movs	r1, #18
 80019e4:	2000      	movs	r0, #0
 80019e6:	f001 f86b 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "U:%d\r\n", PUMP[0]);
 80019ea:	4e40      	ldr	r6, [pc, #256]	@ (8001aec <ssd1306_PumpView+0x138>)
 80019ec:	8832      	ldrh	r2, [r6, #0]
 80019ee:	4940      	ldr	r1, [pc, #256]	@ (8001af0 <ssd1306_PumpView+0x13c>)
 80019f0:	4620      	mov	r0, r4
 80019f2:	f005 f9a1 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 80019f6:	2301      	movs	r3, #1
 80019f8:	e895 0006 	ldmia.w	r5, {r1, r2}
 80019fc:	4620      	mov	r0, r4
 80019fe:	f001 f845 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(64, 18);
 8001a02:	2112      	movs	r1, #18
 8001a04:	2040      	movs	r0, #64	@ 0x40
 8001a06:	f001 f85b 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "I:%d\r\n", PUMP[1]);
 8001a0a:	8872      	ldrh	r2, [r6, #2]
 8001a0c:	4939      	ldr	r1, [pc, #228]	@ (8001af4 <ssd1306_PumpView+0x140>)
 8001a0e:	4620      	mov	r0, r4
 8001a10:	f005 f992 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 8001a14:	2301      	movs	r3, #1
 8001a16:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001a1a:	4620      	mov	r0, r4
 8001a1c:	f001 f836 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 36);
 8001a20:	2124      	movs	r1, #36	@ 0x24
 8001a22:	2000      	movs	r0, #0
 8001a24:	f001 f84c 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "Duty:%d", Period_);
 8001a28:	4b33      	ldr	r3, [pc, #204]	@ (8001af8 <ssd1306_PumpView+0x144>)
 8001a2a:	881a      	ldrh	r2, [r3, #0]
 8001a2c:	4933      	ldr	r1, [pc, #204]	@ (8001afc <ssd1306_PumpView+0x148>)
 8001a2e:	4620      	mov	r0, r4
 8001a30:	f005 f982 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 8001a34:	2301      	movs	r3, #1
 8001a36:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001a3a:	4620      	mov	r0, r4
 8001a3c:	f001 f826 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(110, 36);
 8001a40:	2124      	movs	r1, #36	@ 0x24
 8001a42:	206e      	movs	r0, #110	@ 0x6e
 8001a44:	f001 f83c 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "MAX");
 8001a48:	4b2d      	ldr	r3, [pc, #180]	@ (8001b00 <ssd1306_PumpView+0x14c>)
 8001a4a:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001a4c:	4d2d      	ldr	r5, [pc, #180]	@ (8001b04 <ssd1306_PumpView+0x150>)
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001a54:	4620      	mov	r0, r4
 8001a56:	f001 f819 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(110, 45);
 8001a5a:	212d      	movs	r1, #45	@ 0x2d
 8001a5c:	206e      	movs	r0, #110	@ 0x6e
 8001a5e:	f001 f82f 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "720");
 8001a62:	4b29      	ldr	r3, [pc, #164]	@ (8001b08 <ssd1306_PumpView+0x154>)
 8001a64:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001a66:	2301      	movs	r3, #1
 8001a68:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001a6c:	4620      	mov	r0, r4
 8001a6e:	f001 f80d 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0 , 56);
 8001a72:	2138      	movs	r1, #56	@ 0x38
 8001a74:	2000      	movs	r0, #0
 8001a76:	f001 f823 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "<");
 8001a7a:	233c      	movs	r3, #60	@ 0x3c
 8001a7c:	f8ad 3004 	strh.w	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001a80:	2301      	movs	r3, #1
 8001a82:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001a86:	4620      	mov	r0, r4
 8001a88:	f001 f800 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(16, 56);
 8001a8c:	2138      	movs	r1, #56	@ 0x38
 8001a8e:	2010      	movs	r0, #16
 8001a90:	f001 f816 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "TimeSet");
 8001a94:	4b1d      	ldr	r3, [pc, #116]	@ (8001b0c <ssd1306_PumpView+0x158>)
 8001a96:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001a9a:	e884 0003 	stmia.w	r4, {r0, r1}
	ssd1306_WriteString(msg, Font_6x8, White);
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001aa4:	4620      	mov	r0, r4
 8001aa6:	f000 fff1 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(64, 56);
 8001aaa:	2138      	movs	r1, #56	@ 0x38
 8001aac:	2040      	movs	r0, #64	@ 0x40
 8001aae:	f001 f807 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, " \\/");
 8001ab2:	4b17      	ldr	r3, [pc, #92]	@ (8001b10 <ssd1306_PumpView+0x15c>)
 8001ab4:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001abc:	4620      	mov	r0, r4
 8001abe:	f000 ffe5 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(96, 56);
 8001ac2:	2138      	movs	r1, #56	@ 0x38
 8001ac4:	2060      	movs	r0, #96	@ 0x60
 8001ac6:	f000 fffb 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, " /\\");
 8001aca:	4b12      	ldr	r3, [pc, #72]	@ (8001b14 <ssd1306_PumpView+0x160>)
 8001acc:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001ad4:	4620      	mov	r0, r4
 8001ad6:	f000 ffd9 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001ada:	f000 fec7 	bl	800286c <ssd1306_UpdateScreen>
}
 8001ade:	b01a      	add	sp, #104	@ 0x68
 8001ae0:	bd70      	pop	{r4, r5, r6, pc}
 8001ae2:	bf00      	nop
 8001ae4:	0800a6c4 	.word	0x0800a6c4
 8001ae8:	200000e4 	.word	0x200000e4
 8001aec:	2000037c 	.word	0x2000037c
 8001af0:	0800a738 	.word	0x0800a738
 8001af4:	0800a740 	.word	0x0800a740
 8001af8:	200000e0 	.word	0x200000e0
 8001afc:	0800a748 	.word	0x0800a748
 8001b00:	0058414d 	.word	0x0058414d
 8001b04:	200000f4 	.word	0x200000f4
 8001b08:	00303237 	.word	0x00303237
 8001b0c:	0800a750 	.word	0x0800a750
 8001b10:	002f5c20 	.word	0x002f5c20
 8001b14:	005c2f20 	.word	0x005c2f20

08001b18 <ssd1306_BuzzerView>:

void ssd1306_BuzzerView(){
 8001b18:	b510      	push	{r4, lr}
 8001b1a:	b09a      	sub	sp, #104	@ 0x68
	uint8_t msg[100];
	ssd1306_Fill(Black);
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f000 fe97 	bl	8002850 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 8001b22:	2100      	movs	r1, #0
 8001b24:	4608      	mov	r0, r1
 8001b26:	f000 ffcb 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "BUZZER");
 8001b2a:	4b37      	ldr	r3, [pc, #220]	@ (8001c08 <ssd1306_BuzzerView+0xf0>)
 8001b2c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001b30:	9001      	str	r0, [sp, #4]
 8001b32:	f8ad 1008 	strh.w	r1, [sp, #8]
 8001b36:	0c09      	lsrs	r1, r1, #16
 8001b38:	f88d 100a 	strb.w	r1, [sp, #10]
	ssd1306_WriteString(msg, Font_11x18, White);
 8001b3c:	4c33      	ldr	r4, [pc, #204]	@ (8001c0c <ssd1306_BuzzerView+0xf4>)
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001b44:	a801      	add	r0, sp, #4
 8001b46:	f000 ffa1 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 8001b4a:	2112      	movs	r1, #18
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	f000 ffb7 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "FREQ:%d\r\n",buzzer.frequency );
 8001b52:	4b2f      	ldr	r3, [pc, #188]	@ (8001c10 <ssd1306_BuzzerView+0xf8>)
 8001b54:	689a      	ldr	r2, [r3, #8]
 8001b56:	492f      	ldr	r1, [pc, #188]	@ (8001c14 <ssd1306_BuzzerView+0xfc>)
 8001b58:	a801      	add	r0, sp, #4
 8001b5a:	f005 f8ed 	bl	8006d38 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001b64:	a801      	add	r0, sp, #4
 8001b66:	f000 ff91 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 36);
 8001b6a:	2124      	movs	r1, #36	@ 0x24
 8001b6c:	2000      	movs	r0, #0
 8001b6e:	f000 ffa7 	bl	8002ac0 <ssd1306_SetCursor>
    sprintf(msg, "MUTE: %s\r\n", FLAG_MUTE ? "ON" : "OFF");
 8001b72:	4b29      	ldr	r3, [pc, #164]	@ (8001c18 <ssd1306_BuzzerView+0x100>)
 8001b74:	7819      	ldrb	r1, [r3, #0]
 8001b76:	4a29      	ldr	r2, [pc, #164]	@ (8001c1c <ssd1306_BuzzerView+0x104>)
 8001b78:	4b29      	ldr	r3, [pc, #164]	@ (8001c20 <ssd1306_BuzzerView+0x108>)
 8001b7a:	2900      	cmp	r1, #0
 8001b7c:	bf18      	it	ne
 8001b7e:	461a      	movne	r2, r3
 8001b80:	4928      	ldr	r1, [pc, #160]	@ (8001c24 <ssd1306_BuzzerView+0x10c>)
 8001b82:	a801      	add	r0, sp, #4
 8001b84:	f005 f8d8 	bl	8006d38 <siprintf>
    ssd1306_WriteString(msg, Font_11x18, White);
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e9d4 1200 	ldrd	r1, r2, [r4]
 8001b8e:	a801      	add	r0, sp, #4
 8001b90:	f000 ff7c 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(0 , 56);
 8001b94:	2138      	movs	r1, #56	@ 0x38
 8001b96:	2000      	movs	r0, #0
 8001b98:	f000 ff92 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "<");
 8001b9c:	233c      	movs	r3, #60	@ 0x3c
 8001b9e:	f8ad 3004 	strh.w	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001ba2:	4c21      	ldr	r4, [pc, #132]	@ (8001c28 <ssd1306_BuzzerView+0x110>)
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001baa:	a801      	add	r0, sp, #4
 8001bac:	f000 ff6e 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(24, 56);
 8001bb0:	2138      	movs	r1, #56	@ 0x38
 8001bb2:	2018      	movs	r0, #24
 8001bb4:	f000 ff84 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, "MUTE");
 8001bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c2c <ssd1306_BuzzerView+0x114>)
 8001bba:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001bbe:	9001      	str	r0, [sp, #4]
 8001bc0:	f88d 1008 	strb.w	r1, [sp, #8]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001bca:	a801      	add	r0, sp, #4
 8001bcc:	f000 ff5e 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(64, 56);
 8001bd0:	2138      	movs	r1, #56	@ 0x38
 8001bd2:	2040      	movs	r0, #64	@ 0x40
 8001bd4:	f000 ff74 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, " \\/");
 8001bd8:	4b15      	ldr	r3, [pc, #84]	@ (8001c30 <ssd1306_BuzzerView+0x118>)
 8001bda:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001be2:	a801      	add	r0, sp, #4
 8001be4:	f000 ff52 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_SetCursor(96, 56);
 8001be8:	2138      	movs	r1, #56	@ 0x38
 8001bea:	2060      	movs	r0, #96	@ 0x60
 8001bec:	f000 ff68 	bl	8002ac0 <ssd1306_SetCursor>
	sprintf(msg, " /\\");
 8001bf0:	4b10      	ldr	r3, [pc, #64]	@ (8001c34 <ssd1306_BuzzerView+0x11c>)
 8001bf2:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001bfa:	a801      	add	r0, sp, #4
 8001bfc:	f000 ff46 	bl	8002a8c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001c00:	f000 fe34 	bl	800286c <ssd1306_UpdateScreen>
}
 8001c04:	b01a      	add	sp, #104	@ 0x68
 8001c06:	bd10      	pop	{r4, pc}
 8001c08:	0800a760 	.word	0x0800a760
 8001c0c:	200000e4 	.word	0x200000e4
 8001c10:	200000ac 	.word	0x200000ac
 8001c14:	0800a768 	.word	0x0800a768
 8001c18:	20000380 	.word	0x20000380
 8001c1c:	0800a75c 	.word	0x0800a75c
 8001c20:	0800a758 	.word	0x0800a758
 8001c24:	0800a774 	.word	0x0800a774
 8001c28:	200000f4 	.word	0x200000f4
 8001c2c:	0800a780 	.word	0x0800a780
 8001c30:	002f5c20 	.word	0x002f5c20
 8001c34:	005c2f20 	.word	0x005c2f20

08001c38 <KeyHandeler_IndexView>:

void KeyHandeler_WelcomeView(){

}
void KeyHandeler_IndexView(){
 8001c38:	b508      	push	{r3, lr}
	if (FLAG_SentKEY0) {
 8001c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ca4 <KeyHandeler_IndexView+0x6c>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	b993      	cbnz	r3, 8001c66 <KeyHandeler_IndexView+0x2e>
		CurrentView=V_NETWORK;
		HAL_Delay(200);
		FLAG_SentKEY0=0;
	}else
	if (FLAG_SentKEY1) {
 8001c40:	4b19      	ldr	r3, [pc, #100]	@ (8001ca8 <KeyHandeler_IndexView+0x70>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	b9cb      	cbnz	r3, 8001c7a <KeyHandeler_IndexView+0x42>
		CurrentView=V_BUZZER;
		HAL_Delay(200);
		FLAG_SentKEY1=0;
	}else
	if (FLAG_SentKEY2) {
 8001c46:	4b19      	ldr	r3, [pc, #100]	@ (8001cac <KeyHandeler_IndexView+0x74>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	bb03      	cbnz	r3, 8001c8e <KeyHandeler_IndexView+0x56>
		CurrentView=V_PUMP;
		HAL_Delay(200);
		FLAG_SentKEY2=0;
	}else
	if (FLAG_SentKEY3) {
 8001c4c:	4b18      	ldr	r3, [pc, #96]	@ (8001cb0 <KeyHandeler_IndexView+0x78>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	b193      	cbz	r3, 8001c78 <KeyHandeler_IndexView+0x40>
		CurrentView=V_SENSOR;
 8001c52:	4b18      	ldr	r3, [pc, #96]	@ (8001cb4 <KeyHandeler_IndexView+0x7c>)
 8001c54:	2203      	movs	r2, #3
 8001c56:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001c58:	20c8      	movs	r0, #200	@ 0xc8
 8001c5a:	f001 fab7 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY3=0;
 8001c5e:	4b14      	ldr	r3, [pc, #80]	@ (8001cb0 <KeyHandeler_IndexView+0x78>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	701a      	strb	r2, [r3, #0]
	}
}
 8001c64:	e008      	b.n	8001c78 <KeyHandeler_IndexView+0x40>
		CurrentView=V_NETWORK;
 8001c66:	4b13      	ldr	r3, [pc, #76]	@ (8001cb4 <KeyHandeler_IndexView+0x7c>)
 8001c68:	2202      	movs	r2, #2
 8001c6a:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001c6c:	20c8      	movs	r0, #200	@ 0xc8
 8001c6e:	f001 faad 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY0=0;
 8001c72:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca4 <KeyHandeler_IndexView+0x6c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	701a      	strb	r2, [r3, #0]
}
 8001c78:	bd08      	pop	{r3, pc}
		CurrentView=V_BUZZER;
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb4 <KeyHandeler_IndexView+0x7c>)
 8001c7c:	2205      	movs	r2, #5
 8001c7e:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001c80:	20c8      	movs	r0, #200	@ 0xc8
 8001c82:	f001 faa3 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY1=0;
 8001c86:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <KeyHandeler_IndexView+0x70>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
 8001c8c:	e7f4      	b.n	8001c78 <KeyHandeler_IndexView+0x40>
		CurrentView=V_PUMP;
 8001c8e:	4b09      	ldr	r3, [pc, #36]	@ (8001cb4 <KeyHandeler_IndexView+0x7c>)
 8001c90:	2204      	movs	r2, #4
 8001c92:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001c94:	20c8      	movs	r0, #200	@ 0xc8
 8001c96:	f001 fa99 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY2=0;
 8001c9a:	4b04      	ldr	r3, [pc, #16]	@ (8001cac <KeyHandeler_IndexView+0x74>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	701a      	strb	r2, [r3, #0]
 8001ca0:	e7ea      	b.n	8001c78 <KeyHandeler_IndexView+0x40>
 8001ca2:	bf00      	nop
 8001ca4:	200002f3 	.word	0x200002f3
 8001ca8:	200002f2 	.word	0x200002f2
 8001cac:	200002f1 	.word	0x200002f1
 8001cb0:	200002f0 	.word	0x200002f0
 8001cb4:	200000a8 	.word	0x200000a8

08001cb8 <KeyHandeler_NetWorkView>:

void KeyHandeler_NetWorkView(){
 8001cb8:	b508      	push	{r3, lr}
	if (FLAG_SentKEY0) {
 8001cba:	4b1a      	ldr	r3, [pc, #104]	@ (8001d24 <KeyHandeler_NetWorkView+0x6c>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	b993      	cbnz	r3, 8001ce6 <KeyHandeler_NetWorkView+0x2e>
		CurrentView=V_NETWORK;
		HAL_Delay(200);
		FLAG_SentKEY0=0;
	}else
	if (FLAG_SentKEY1) {
 8001cc0:	4b19      	ldr	r3, [pc, #100]	@ (8001d28 <KeyHandeler_NetWorkView+0x70>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	b9cb      	cbnz	r3, 8001cfa <KeyHandeler_NetWorkView+0x42>
		CurrentView=V_NETWORK;
		HAL_Delay(200);
		FLAG_SentKEY1=0;
	}else
	if (FLAG_SentKEY2) {
 8001cc6:	4b19      	ldr	r3, [pc, #100]	@ (8001d2c <KeyHandeler_NetWorkView+0x74>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	bb03      	cbnz	r3, 8001d0e <KeyHandeler_NetWorkView+0x56>
		CurrentView=V_NETWORK;
		HAL_Delay(200);
		FLAG_SentKEY2=0;
	}else
	if (FLAG_SentKEY3) {
 8001ccc:	4b18      	ldr	r3, [pc, #96]	@ (8001d30 <KeyHandeler_NetWorkView+0x78>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	b193      	cbz	r3, 8001cf8 <KeyHandeler_NetWorkView+0x40>
		CurrentView=V_INDEX;
 8001cd2:	4b18      	ldr	r3, [pc, #96]	@ (8001d34 <KeyHandeler_NetWorkView+0x7c>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001cd8:	20c8      	movs	r0, #200	@ 0xc8
 8001cda:	f001 fa77 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY3=0;
 8001cde:	4b14      	ldr	r3, [pc, #80]	@ (8001d30 <KeyHandeler_NetWorkView+0x78>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	701a      	strb	r2, [r3, #0]
	}
}
 8001ce4:	e008      	b.n	8001cf8 <KeyHandeler_NetWorkView+0x40>
		CurrentView=V_NETWORK;
 8001ce6:	4b13      	ldr	r3, [pc, #76]	@ (8001d34 <KeyHandeler_NetWorkView+0x7c>)
 8001ce8:	2202      	movs	r2, #2
 8001cea:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001cec:	20c8      	movs	r0, #200	@ 0xc8
 8001cee:	f001 fa6d 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY0=0;
 8001cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8001d24 <KeyHandeler_NetWorkView+0x6c>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	701a      	strb	r2, [r3, #0]
}
 8001cf8:	bd08      	pop	{r3, pc}
		CurrentView=V_NETWORK;
 8001cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001d34 <KeyHandeler_NetWorkView+0x7c>)
 8001cfc:	2202      	movs	r2, #2
 8001cfe:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001d00:	20c8      	movs	r0, #200	@ 0xc8
 8001d02:	f001 fa63 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY1=0;
 8001d06:	4b08      	ldr	r3, [pc, #32]	@ (8001d28 <KeyHandeler_NetWorkView+0x70>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	701a      	strb	r2, [r3, #0]
 8001d0c:	e7f4      	b.n	8001cf8 <KeyHandeler_NetWorkView+0x40>
		CurrentView=V_NETWORK;
 8001d0e:	4b09      	ldr	r3, [pc, #36]	@ (8001d34 <KeyHandeler_NetWorkView+0x7c>)
 8001d10:	2202      	movs	r2, #2
 8001d12:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001d14:	20c8      	movs	r0, #200	@ 0xc8
 8001d16:	f001 fa59 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY2=0;
 8001d1a:	4b04      	ldr	r3, [pc, #16]	@ (8001d2c <KeyHandeler_NetWorkView+0x74>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	701a      	strb	r2, [r3, #0]
 8001d20:	e7ea      	b.n	8001cf8 <KeyHandeler_NetWorkView+0x40>
 8001d22:	bf00      	nop
 8001d24:	200002f3 	.word	0x200002f3
 8001d28:	200002f2 	.word	0x200002f2
 8001d2c:	200002f1 	.word	0x200002f1
 8001d30:	200002f0 	.word	0x200002f0
 8001d34:	200000a8 	.word	0x200000a8

08001d38 <KeyHandeler_SensorView>:
void KeyHandeler_SensorView(){
 8001d38:	b510      	push	{r4, lr}
	if (FLAG_SentKEY0) {
 8001d3a:	4b43      	ldr	r3, [pc, #268]	@ (8001e48 <KeyHandeler_SensorView+0x110>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d02d      	beq.n	8001d9e <KeyHandeler_SensorView+0x66>
		switch (FLAG_NowSettingVal) {
 8001d42:	4b42      	ldr	r3, [pc, #264]	@ (8001e4c <KeyHandeler_SensorView+0x114>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	2b03      	cmp	r3, #3
 8001d48:	d80a      	bhi.n	8001d60 <KeyHandeler_SensorView+0x28>
 8001d4a:	e8df f003 	tbb	[pc, r3]
 8001d4e:	1002      	.short	0x1002
 8001d50:	2018      	.short	0x2018
			case 0:
				DHT11_Alarm_H.temp++;
 8001d52:	4c3f      	ldr	r4, [pc, #252]	@ (8001e50 <KeyHandeler_SensorView+0x118>)
 8001d54:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001d58:	6860      	ldr	r0, [r4, #4]
 8001d5a:	f7fe ffbf 	bl	8000cdc <__addsf3>
 8001d5e:	6060      	str	r0, [r4, #4]
				DHT11_Alarm_L.hum++;
				break;
			default:
				break;
		}
		HAL_Delay(200);
 8001d60:	20c8      	movs	r0, #200	@ 0xc8
 8001d62:	f001 fa33 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY0=0;
 8001d66:	4b38      	ldr	r3, [pc, #224]	@ (8001e48 <KeyHandeler_SensorView+0x110>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	701a      	strb	r2, [r3, #0]
	if (FLAG_SentKEY3) {
		CurrentView=V_INDEX;
		HAL_Delay(200);
		FLAG_SentKEY3=0;
	}
}
 8001d6c:	bd10      	pop	{r4, pc}
				DHT11_Alarm_L.temp++;
 8001d6e:	4c39      	ldr	r4, [pc, #228]	@ (8001e54 <KeyHandeler_SensorView+0x11c>)
 8001d70:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001d74:	6860      	ldr	r0, [r4, #4]
 8001d76:	f7fe ffb1 	bl	8000cdc <__addsf3>
 8001d7a:	6060      	str	r0, [r4, #4]
				break;
 8001d7c:	e7f0      	b.n	8001d60 <KeyHandeler_SensorView+0x28>
				DHT11_Alarm_H.hum++;
 8001d7e:	4c34      	ldr	r4, [pc, #208]	@ (8001e50 <KeyHandeler_SensorView+0x118>)
 8001d80:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001d84:	6820      	ldr	r0, [r4, #0]
 8001d86:	f7fe ffa9 	bl	8000cdc <__addsf3>
 8001d8a:	6020      	str	r0, [r4, #0]
				break;
 8001d8c:	e7e8      	b.n	8001d60 <KeyHandeler_SensorView+0x28>
				DHT11_Alarm_L.hum++;
 8001d8e:	4c31      	ldr	r4, [pc, #196]	@ (8001e54 <KeyHandeler_SensorView+0x11c>)
 8001d90:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001d94:	6820      	ldr	r0, [r4, #0]
 8001d96:	f7fe ffa1 	bl	8000cdc <__addsf3>
 8001d9a:	6020      	str	r0, [r4, #0]
				break;
 8001d9c:	e7e0      	b.n	8001d60 <KeyHandeler_SensorView+0x28>
	if (FLAG_SentKEY1) {
 8001d9e:	4b2e      	ldr	r3, [pc, #184]	@ (8001e58 <KeyHandeler_SensorView+0x120>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d02d      	beq.n	8001e06 <KeyHandeler_SensorView+0xce>
		switch (FLAG_NowSettingVal) {
 8001daa:	4b28      	ldr	r3, [pc, #160]	@ (8001e4c <KeyHandeler_SensorView+0x114>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	2b03      	cmp	r3, #3
 8001db0:	d80a      	bhi.n	8001dc8 <KeyHandeler_SensorView+0x90>
 8001db2:	e8df f003 	tbb	[pc, r3]
 8001db6:	1002      	.short	0x1002
 8001db8:	2018      	.short	0x2018
				DHT11_Alarm_H.temp--;
 8001dba:	4c25      	ldr	r4, [pc, #148]	@ (8001e50 <KeyHandeler_SensorView+0x118>)
 8001dbc:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001dc0:	6860      	ldr	r0, [r4, #4]
 8001dc2:	f7fe ff89 	bl	8000cd8 <__aeabi_fsub>
 8001dc6:	6060      	str	r0, [r4, #4]
		HAL_Delay(200);
 8001dc8:	20c8      	movs	r0, #200	@ 0xc8
 8001dca:	f001 f9ff 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY1=0;
 8001dce:	4b22      	ldr	r3, [pc, #136]	@ (8001e58 <KeyHandeler_SensorView+0x120>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	701a      	strb	r2, [r3, #0]
 8001dd4:	e7ca      	b.n	8001d6c <KeyHandeler_SensorView+0x34>
				DHT11_Alarm_L.temp--;
 8001dd6:	4c1f      	ldr	r4, [pc, #124]	@ (8001e54 <KeyHandeler_SensorView+0x11c>)
 8001dd8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001ddc:	6860      	ldr	r0, [r4, #4]
 8001dde:	f7fe ff7b 	bl	8000cd8 <__aeabi_fsub>
 8001de2:	6060      	str	r0, [r4, #4]
				break;
 8001de4:	e7f0      	b.n	8001dc8 <KeyHandeler_SensorView+0x90>
				DHT11_Alarm_H.hum--;
 8001de6:	4c1a      	ldr	r4, [pc, #104]	@ (8001e50 <KeyHandeler_SensorView+0x118>)
 8001de8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001dec:	6820      	ldr	r0, [r4, #0]
 8001dee:	f7fe ff73 	bl	8000cd8 <__aeabi_fsub>
 8001df2:	6020      	str	r0, [r4, #0]
				break;
 8001df4:	e7e8      	b.n	8001dc8 <KeyHandeler_SensorView+0x90>
				DHT11_Alarm_L.hum--;
 8001df6:	4c17      	ldr	r4, [pc, #92]	@ (8001e54 <KeyHandeler_SensorView+0x11c>)
 8001df8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001dfc:	6820      	ldr	r0, [r4, #0]
 8001dfe:	f7fe ff6b 	bl	8000cd8 <__aeabi_fsub>
 8001e02:	6020      	str	r0, [r4, #0]
				break;
 8001e04:	e7e0      	b.n	8001dc8 <KeyHandeler_SensorView+0x90>
	if (FLAG_SentKEY2) {
 8001e06:	4b15      	ldr	r3, [pc, #84]	@ (8001e5c <KeyHandeler_SensorView+0x124>)
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	b173      	cbz	r3, 8001e2a <KeyHandeler_SensorView+0xf2>
		if (FLAG_NowSettingVal++>2) {
 8001e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e4c <KeyHandeler_SensorView+0x114>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	bf9c      	itt	ls
 8001e14:	3301      	addls	r3, #1
 8001e16:	b2da      	uxtbls	r2, r3
 8001e18:	4b0c      	ldr	r3, [pc, #48]	@ (8001e4c <KeyHandeler_SensorView+0x114>)
 8001e1a:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001e1c:	20c8      	movs	r0, #200	@ 0xc8
 8001e1e:	f001 f9d5 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY2=0;
 8001e22:	4b0e      	ldr	r3, [pc, #56]	@ (8001e5c <KeyHandeler_SensorView+0x124>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	701a      	strb	r2, [r3, #0]
 8001e28:	e7a0      	b.n	8001d6c <KeyHandeler_SensorView+0x34>
	if (FLAG_SentKEY3) {
 8001e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e60 <KeyHandeler_SensorView+0x128>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d09c      	beq.n	8001d6c <KeyHandeler_SensorView+0x34>
		CurrentView=V_INDEX;
 8001e32:	4b0c      	ldr	r3, [pc, #48]	@ (8001e64 <KeyHandeler_SensorView+0x12c>)
 8001e34:	2201      	movs	r2, #1
 8001e36:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001e38:	20c8      	movs	r0, #200	@ 0xc8
 8001e3a:	f001 f9c7 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY3=0;
 8001e3e:	4b08      	ldr	r3, [pc, #32]	@ (8001e60 <KeyHandeler_SensorView+0x128>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	701a      	strb	r2, [r3, #0]
}
 8001e44:	e792      	b.n	8001d6c <KeyHandeler_SensorView+0x34>
 8001e46:	bf00      	nop
 8001e48:	200002f3 	.word	0x200002f3
 8001e4c:	20000095 	.word	0x20000095
 8001e50:	200000d8 	.word	0x200000d8
 8001e54:	200000d0 	.word	0x200000d0
 8001e58:	200002f2 	.word	0x200002f2
 8001e5c:	200002f1 	.word	0x200002f1
 8001e60:	200002f0 	.word	0x200002f0
 8001e64:	200000a8 	.word	0x200000a8

08001e68 <KeyHandeler_PumpView>:
void KeyHandeler_PumpView(){
 8001e68:	b508      	push	{r3, lr}
	if (FLAG_SentKEY0) {
 8001e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed4 <KeyHandeler_PumpView+0x6c>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	b993      	cbnz	r3, 8001e96 <KeyHandeler_PumpView+0x2e>
		CurrentView=V_NETWORK;
		HAL_Delay(200);
		FLAG_SentKEY0=0;
	}else
	if (FLAG_SentKEY1) {
 8001e70:	4b19      	ldr	r3, [pc, #100]	@ (8001ed8 <KeyHandeler_PumpView+0x70>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	b9cb      	cbnz	r3, 8001eaa <KeyHandeler_PumpView+0x42>
		CurrentView=V_NETWORK;
		HAL_Delay(200);
		FLAG_SentKEY1=0;
	}else
	if (FLAG_SentKEY2) {
 8001e76:	4b19      	ldr	r3, [pc, #100]	@ (8001edc <KeyHandeler_PumpView+0x74>)
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	bb03      	cbnz	r3, 8001ebe <KeyHandeler_PumpView+0x56>
		CurrentView=V_NETWORK;
		HAL_Delay(200);
		FLAG_SentKEY2=0;
	}else
	if (FLAG_SentKEY3) {
 8001e7c:	4b18      	ldr	r3, [pc, #96]	@ (8001ee0 <KeyHandeler_PumpView+0x78>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	b193      	cbz	r3, 8001ea8 <KeyHandeler_PumpView+0x40>
		CurrentView=V_INDEX;
 8001e82:	4b18      	ldr	r3, [pc, #96]	@ (8001ee4 <KeyHandeler_PumpView+0x7c>)
 8001e84:	2201      	movs	r2, #1
 8001e86:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001e88:	20c8      	movs	r0, #200	@ 0xc8
 8001e8a:	f001 f99f 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY3=0;
 8001e8e:	4b14      	ldr	r3, [pc, #80]	@ (8001ee0 <KeyHandeler_PumpView+0x78>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	701a      	strb	r2, [r3, #0]
	}
}
 8001e94:	e008      	b.n	8001ea8 <KeyHandeler_PumpView+0x40>
		CurrentView=V_NETWORK;
 8001e96:	4b13      	ldr	r3, [pc, #76]	@ (8001ee4 <KeyHandeler_PumpView+0x7c>)
 8001e98:	2202      	movs	r2, #2
 8001e9a:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001e9c:	20c8      	movs	r0, #200	@ 0xc8
 8001e9e:	f001 f995 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY0=0;
 8001ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed4 <KeyHandeler_PumpView+0x6c>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	701a      	strb	r2, [r3, #0]
}
 8001ea8:	bd08      	pop	{r3, pc}
		CurrentView=V_NETWORK;
 8001eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee4 <KeyHandeler_PumpView+0x7c>)
 8001eac:	2202      	movs	r2, #2
 8001eae:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001eb0:	20c8      	movs	r0, #200	@ 0xc8
 8001eb2:	f001 f98b 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY1=0;
 8001eb6:	4b08      	ldr	r3, [pc, #32]	@ (8001ed8 <KeyHandeler_PumpView+0x70>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	701a      	strb	r2, [r3, #0]
 8001ebc:	e7f4      	b.n	8001ea8 <KeyHandeler_PumpView+0x40>
		CurrentView=V_NETWORK;
 8001ebe:	4b09      	ldr	r3, [pc, #36]	@ (8001ee4 <KeyHandeler_PumpView+0x7c>)
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001ec4:	20c8      	movs	r0, #200	@ 0xc8
 8001ec6:	f001 f981 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY2=0;
 8001eca:	4b04      	ldr	r3, [pc, #16]	@ (8001edc <KeyHandeler_PumpView+0x74>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	701a      	strb	r2, [r3, #0]
 8001ed0:	e7ea      	b.n	8001ea8 <KeyHandeler_PumpView+0x40>
 8001ed2:	bf00      	nop
 8001ed4:	200002f3 	.word	0x200002f3
 8001ed8:	200002f2 	.word	0x200002f2
 8001edc:	200002f1 	.word	0x200002f1
 8001ee0:	200002f0 	.word	0x200002f0
 8001ee4:	200000a8 	.word	0x200000a8

08001ee8 <KeyHandeler_BuzzerView>:
void KeyHandeler_BuzzerView(){
 8001ee8:	b508      	push	{r3, lr}
	if (FLAG_SentKEY0) {
 8001eea:	4b1a      	ldr	r3, [pc, #104]	@ (8001f54 <KeyHandeler_BuzzerView+0x6c>)
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	b993      	cbnz	r3, 8001f16 <KeyHandeler_BuzzerView+0x2e>
		CurrentView=V_NETWORK;
		HAL_Delay(200);
		FLAG_SentKEY0=0;
	}else
	if (FLAG_SentKEY1) {
 8001ef0:	4b19      	ldr	r3, [pc, #100]	@ (8001f58 <KeyHandeler_BuzzerView+0x70>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	b9cb      	cbnz	r3, 8001f2a <KeyHandeler_BuzzerView+0x42>
		CurrentView=V_NETWORK;
		HAL_Delay(200);
		FLAG_SentKEY1=0;
	}else
	if (FLAG_SentKEY2) {
 8001ef6:	4b19      	ldr	r3, [pc, #100]	@ (8001f5c <KeyHandeler_BuzzerView+0x74>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	bb03      	cbnz	r3, 8001f3e <KeyHandeler_BuzzerView+0x56>
		CurrentView=V_NETWORK;
		HAL_Delay(200);
		FLAG_SentKEY2=0;
	}else
	if (FLAG_SentKEY3) {
 8001efc:	4b18      	ldr	r3, [pc, #96]	@ (8001f60 <KeyHandeler_BuzzerView+0x78>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	b193      	cbz	r3, 8001f28 <KeyHandeler_BuzzerView+0x40>
		CurrentView=V_INDEX;
 8001f02:	4b18      	ldr	r3, [pc, #96]	@ (8001f64 <KeyHandeler_BuzzerView+0x7c>)
 8001f04:	2201      	movs	r2, #1
 8001f06:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001f08:	20c8      	movs	r0, #200	@ 0xc8
 8001f0a:	f001 f95f 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY3=0;
 8001f0e:	4b14      	ldr	r3, [pc, #80]	@ (8001f60 <KeyHandeler_BuzzerView+0x78>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	701a      	strb	r2, [r3, #0]
	}
}
 8001f14:	e008      	b.n	8001f28 <KeyHandeler_BuzzerView+0x40>
		CurrentView=V_NETWORK;
 8001f16:	4b13      	ldr	r3, [pc, #76]	@ (8001f64 <KeyHandeler_BuzzerView+0x7c>)
 8001f18:	2202      	movs	r2, #2
 8001f1a:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001f1c:	20c8      	movs	r0, #200	@ 0xc8
 8001f1e:	f001 f955 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY0=0;
 8001f22:	4b0c      	ldr	r3, [pc, #48]	@ (8001f54 <KeyHandeler_BuzzerView+0x6c>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	701a      	strb	r2, [r3, #0]
}
 8001f28:	bd08      	pop	{r3, pc}
		CurrentView=V_NETWORK;
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f64 <KeyHandeler_BuzzerView+0x7c>)
 8001f2c:	2202      	movs	r2, #2
 8001f2e:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001f30:	20c8      	movs	r0, #200	@ 0xc8
 8001f32:	f001 f94b 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY1=0;
 8001f36:	4b08      	ldr	r3, [pc, #32]	@ (8001f58 <KeyHandeler_BuzzerView+0x70>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	701a      	strb	r2, [r3, #0]
 8001f3c:	e7f4      	b.n	8001f28 <KeyHandeler_BuzzerView+0x40>
		CurrentView=V_NETWORK;
 8001f3e:	4b09      	ldr	r3, [pc, #36]	@ (8001f64 <KeyHandeler_BuzzerView+0x7c>)
 8001f40:	2202      	movs	r2, #2
 8001f42:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8001f44:	20c8      	movs	r0, #200	@ 0xc8
 8001f46:	f001 f941 	bl	80031cc <HAL_Delay>
		FLAG_SentKEY2=0;
 8001f4a:	4b04      	ldr	r3, [pc, #16]	@ (8001f5c <KeyHandeler_BuzzerView+0x74>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	701a      	strb	r2, [r3, #0]
 8001f50:	e7ea      	b.n	8001f28 <KeyHandeler_BuzzerView+0x40>
 8001f52:	bf00      	nop
 8001f54:	200002f3 	.word	0x200002f3
 8001f58:	200002f2 	.word	0x200002f2
 8001f5c:	200002f1 	.word	0x200002f1
 8001f60:	200002f0 	.word	0x200002f0
 8001f64:	200000a8 	.word	0x200000a8

08001f68 <KeyHandeler>:


void KeyHandeler(uint8_t SWView) {
 8001f68:	b508      	push	{r3, lr}
	if (SWView == V_WELCOME) {
 8001f6a:	3801      	subs	r0, #1
 8001f6c:	2804      	cmp	r0, #4
 8001f6e:	d806      	bhi.n	8001f7e <KeyHandeler+0x16>
 8001f70:	e8df f000 	tbb	[pc, r0]
 8001f74:	0c090603 	.word	0x0c090603
 8001f78:	0f          	.byte	0x0f
 8001f79:	00          	.byte	0x00
	    KeyHandeler_WelcomeView();
	} else if (SWView == V_INDEX) {
	    KeyHandeler_IndexView();
 8001f7a:	f7ff fe5d 	bl	8001c38 <KeyHandeler_IndexView>
//			}else
//			if (FLAG_SentKEY3) {
//				CurrentView=V_SENSOR;
//				FLAG_SentKEY3=0;
//			}
}
 8001f7e:	bd08      	pop	{r3, pc}
	    KeyHandeler_NetWorkView();
 8001f80:	f7ff fe9a 	bl	8001cb8 <KeyHandeler_NetWorkView>
 8001f84:	e7fb      	b.n	8001f7e <KeyHandeler+0x16>
	    KeyHandeler_SensorView();
 8001f86:	f7ff fed7 	bl	8001d38 <KeyHandeler_SensorView>
 8001f8a:	e7f8      	b.n	8001f7e <KeyHandeler+0x16>
	    KeyHandeler_PumpView();
 8001f8c:	f7ff ff6c 	bl	8001e68 <KeyHandeler_PumpView>
 8001f90:	e7f5      	b.n	8001f7e <KeyHandeler+0x16>
	    KeyHandeler_BuzzerView();
 8001f92:	f7ff ffa9 	bl	8001ee8 <KeyHandeler_BuzzerView>
}
 8001f96:	e7f2      	b.n	8001f7e <KeyHandeler+0x16>

08001f98 <ShowView>:

void ShowView(uint8_t SWView) {
 8001f98:	b508      	push	{r3, lr}
    switch (SWView) {
 8001f9a:	2805      	cmp	r0, #5
 8001f9c:	d806      	bhi.n	8001fac <ShowView+0x14>
 8001f9e:	e8df f000 	tbb	[pc, r0]
 8001fa2:	0603      	.short	0x0603
 8001fa4:	120f0c09 	.word	0x120f0c09
        case V_WELCOME:
            ssd1306_WelcomeView();
 8001fa8:	f7ff fac0 	bl	800152c <ssd1306_WelcomeView>
            break;
        default:
            // Handle invalid view case
            break;
    }
}
 8001fac:	bd08      	pop	{r3, pc}
            ssd1306_IndexView();
 8001fae:	f7ff fb01 	bl	80015b4 <ssd1306_IndexView>
            break;
 8001fb2:	e7fb      	b.n	8001fac <ShowView+0x14>
            ssd1306_NetWorkView();
 8001fb4:	f7ff fb5e 	bl	8001674 <ssd1306_NetWorkView>
            break;
 8001fb8:	e7f8      	b.n	8001fac <ShowView+0x14>
            ssd1306_SensorView();
 8001fba:	f7ff fbc3 	bl	8001744 <ssd1306_SensorView>
            break;
 8001fbe:	e7f5      	b.n	8001fac <ShowView+0x14>
            ssd1306_PumpView();
 8001fc0:	f7ff fcf8 	bl	80019b4 <ssd1306_PumpView>
            break;
 8001fc4:	e7f2      	b.n	8001fac <ShowView+0x14>
            ssd1306_BuzzerView();
 8001fc6:	f7ff fda7 	bl	8001b18 <ssd1306_BuzzerView>
}
 8001fca:	e7ef      	b.n	8001fac <ShowView+0x14>

08001fcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fcc:	b500      	push	{lr}
 8001fce:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	930c      	str	r3, [sp, #48]	@ 0x30
 8001fd4:	930d      	str	r3, [sp, #52]	@ 0x34
 8001fd6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8001fd8:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fda:	9305      	str	r3, [sp, #20]
 8001fdc:	9306      	str	r3, [sp, #24]
 8001fde:	9307      	str	r3, [sp, #28]
 8001fe0:	9308      	str	r3, [sp, #32]
 8001fe2:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fe4:	9301      	str	r3, [sp, #4]
 8001fe6:	9302      	str	r3, [sp, #8]
 8001fe8:	9303      	str	r3, [sp, #12]
 8001fea:	9304      	str	r3, [sp, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fec:	2201      	movs	r2, #1
 8001fee:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ff0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ff4:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ff6:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ffc:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ffe:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002002:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002004:	a80a      	add	r0, sp, #40	@ 0x28
 8002006:	f002 fabb 	bl	8004580 <HAL_RCC_OscConfig>
 800200a:	b9c8      	cbnz	r0, 8002040 <SystemClock_Config+0x74>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800200c:	230f      	movs	r3, #15
 800200e:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002010:	2102      	movs	r1, #2
 8002012:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002014:	2300      	movs	r3, #0
 8002016:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002018:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800201c:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800201e:	9309      	str	r3, [sp, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002020:	a805      	add	r0, sp, #20
 8002022:	f002 fced 	bl	8004a00 <HAL_RCC_ClockConfig>
 8002026:	b968      	cbnz	r0, 8002044 <SystemClock_Config+0x78>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002028:	2302      	movs	r3, #2
 800202a:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800202c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002030:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002032:	a801      	add	r0, sp, #4
 8002034:	f002 fdbc 	bl	8004bb0 <HAL_RCCEx_PeriphCLKConfig>
 8002038:	b930      	cbnz	r0, 8002048 <SystemClock_Config+0x7c>
  {
    Error_Handler();
  }
}
 800203a:	b015      	add	sp, #84	@ 0x54
 800203c:	f85d fb04 	ldr.w	pc, [sp], #4
  __ASM volatile ("cpsid i" : : : "memory");
 8002040:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002042:	e7fe      	b.n	8002042 <SystemClock_Config+0x76>
 8002044:	b672      	cpsid	i
 8002046:	e7fe      	b.n	8002046 <SystemClock_Config+0x7a>
 8002048:	b672      	cpsid	i
 800204a:	e7fe      	b.n	800204a <SystemClock_Config+0x7e>

0800204c <main>:
{
 800204c:	b580      	push	{r7, lr}
 800204e:	f5ad 6d99 	sub.w	sp, sp, #1224	@ 0x4c8
  HAL_Init();
 8002052:	f001 f897 	bl	8003184 <HAL_Init>
  SystemClock_Config();
 8002056:	f7ff ffb9 	bl	8001fcc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205a:	2400      	movs	r4, #0
 800205c:	9438      	str	r4, [sp, #224]	@ 0xe0
 800205e:	9439      	str	r4, [sp, #228]	@ 0xe4
 8002060:	943a      	str	r4, [sp, #232]	@ 0xe8
 8002062:	943b      	str	r4, [sp, #236]	@ 0xec
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002064:	4daa      	ldr	r5, [pc, #680]	@ (8002310 <main+0x2c4>)
 8002066:	69ab      	ldr	r3, [r5, #24]
 8002068:	f043 0310 	orr.w	r3, r3, #16
 800206c:	61ab      	str	r3, [r5, #24]
 800206e:	69ab      	ldr	r3, [r5, #24]
 8002070:	f003 0310 	and.w	r3, r3, #16
 8002074:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002076:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002078:	69ab      	ldr	r3, [r5, #24]
 800207a:	f043 0320 	orr.w	r3, r3, #32
 800207e:	61ab      	str	r3, [r5, #24]
 8002080:	69ab      	ldr	r3, [r5, #24]
 8002082:	f003 0320 	and.w	r3, r3, #32
 8002086:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002088:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800208a:	69ab      	ldr	r3, [r5, #24]
 800208c:	f043 0304 	orr.w	r3, r3, #4
 8002090:	61ab      	str	r3, [r5, #24]
 8002092:	69ab      	ldr	r3, [r5, #24]
 8002094:	f003 0304 	and.w	r3, r3, #4
 8002098:	9329      	str	r3, [sp, #164]	@ 0xa4
 800209a:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800209c:	69ab      	ldr	r3, [r5, #24]
 800209e:	f043 0308 	orr.w	r3, r3, #8
 80020a2:	61ab      	str	r3, [r5, #24]
 80020a4:	69ab      	ldr	r3, [r5, #24]
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	932a      	str	r3, [sp, #168]	@ 0xa8
 80020ac:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80020ae:	f8df 8264 	ldr.w	r8, [pc, #612]	@ 8002314 <main+0x2c8>
 80020b2:	4622      	mov	r2, r4
 80020b4:	2102      	movs	r1, #2
 80020b6:	4640      	mov	r0, r8
 80020b8:	f001 ff4c 	bl	8003f54 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = DHT11_Pin;
 80020bc:	2601      	movs	r6, #1
 80020be:	9638      	str	r6, [sp, #224]	@ 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020c0:	9439      	str	r4, [sp, #228]	@ 0xe4
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020c2:	963a      	str	r6, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80020c4:	a938      	add	r1, sp, #224	@ 0xe0
 80020c6:	4640      	mov	r0, r8
 80020c8:	f001 fdfe 	bl	8003cc8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80020cc:	2702      	movs	r7, #2
 80020ce:	9738      	str	r7, [sp, #224]	@ 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020d0:	9639      	str	r6, [sp, #228]	@ 0xe4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	943a      	str	r4, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d4:	973b      	str	r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d6:	a938      	add	r1, sp, #224	@ 0xe0
 80020d8:	4640      	mov	r0, r8
 80020da:	f001 fdf5 	bl	8003cc8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80020de:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80020e2:	9338      	str	r3, [sp, #224]	@ 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020e4:	4b8c      	ldr	r3, [pc, #560]	@ (8002318 <main+0x2cc>)
 80020e6:	9339      	str	r3, [sp, #228]	@ 0xe4
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020e8:	973a      	str	r7, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ea:	a938      	add	r1, sp, #224	@ 0xe0
 80020ec:	4640      	mov	r0, r8
 80020ee:	f001 fdeb 	bl	8003cc8 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80020f2:	4622      	mov	r2, r4
 80020f4:	4631      	mov	r1, r6
 80020f6:	2028      	movs	r0, #40	@ 0x28
 80020f8:	f001 fbfc 	bl	80038f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020fc:	2028      	movs	r0, #40	@ 0x28
 80020fe:	f001 fc2f 	bl	8003960 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002102:	696b      	ldr	r3, [r5, #20]
 8002104:	4333      	orrs	r3, r6
 8002106:	616b      	str	r3, [r5, #20]
 8002108:	696b      	ldr	r3, [r5, #20]
 800210a:	4033      	ands	r3, r6
 800210c:	9326      	str	r3, [sp, #152]	@ 0x98
 800210e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002110:	4622      	mov	r2, r4
 8002112:	4621      	mov	r1, r4
 8002114:	200b      	movs	r0, #11
 8002116:	f001 fbed 	bl	80038f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800211a:	200b      	movs	r0, #11
 800211c:	f001 fc20 	bl	8003960 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002120:	4622      	mov	r2, r4
 8002122:	4621      	mov	r1, r4
 8002124:	200c      	movs	r0, #12
 8002126:	f001 fbe5 	bl	80038f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800212a:	200c      	movs	r0, #12
 800212c:	f001 fc18 	bl	8003960 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002130:	4622      	mov	r2, r4
 8002132:	4621      	mov	r1, r4
 8002134:	200d      	movs	r0, #13
 8002136:	f001 fbdd 	bl	80038f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800213a:	200d      	movs	r0, #13
 800213c:	f001 fc10 	bl	8003960 <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 8002140:	9438      	str	r4, [sp, #224]	@ 0xe0
 8002142:	9439      	str	r4, [sp, #228]	@ 0xe4
 8002144:	943a      	str	r4, [sp, #232]	@ 0xe8
  hadc1.Instance = ADC1;
 8002146:	4875      	ldr	r0, [pc, #468]	@ (800231c <main+0x2d0>)
 8002148:	4b75      	ldr	r3, [pc, #468]	@ (8002320 <main+0x2d4>)
 800214a:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800214c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002150:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002152:	7306      	strb	r6, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002154:	7504      	strb	r4, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 8002156:	f44f 2320 	mov.w	r3, #655360	@ 0xa0000
 800215a:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800215c:	6044      	str	r4, [r0, #4]
  hadc1.Init.NbrOfConversion = 2;
 800215e:	6107      	str	r7, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002160:	f001 fb30 	bl	80037c4 <HAL_ADC_Init>
 8002164:	2800      	cmp	r0, #0
 8002166:	f040 8283 	bne.w	8002670 <main+0x624>
  sConfig.Channel = ADC_CHANNEL_4;
 800216a:	2304      	movs	r3, #4
 800216c:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800216e:	2301      	movs	r3, #1
 8002170:	9339      	str	r3, [sp, #228]	@ 0xe4
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002172:	2307      	movs	r3, #7
 8002174:	933a      	str	r3, [sp, #232]	@ 0xe8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002176:	a938      	add	r1, sp, #224	@ 0xe0
 8002178:	4868      	ldr	r0, [pc, #416]	@ (800231c <main+0x2d0>)
 800217a:	f001 f8fb 	bl	8003374 <HAL_ADC_ConfigChannel>
 800217e:	2800      	cmp	r0, #0
 8002180:	f040 8278 	bne.w	8002674 <main+0x628>
  sConfig.Channel = ADC_CHANNEL_5;
 8002184:	2305      	movs	r3, #5
 8002186:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002188:	2302      	movs	r3, #2
 800218a:	9339      	str	r3, [sp, #228]	@ 0xe4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800218c:	a938      	add	r1, sp, #224	@ 0xe0
 800218e:	4863      	ldr	r0, [pc, #396]	@ (800231c <main+0x2d0>)
 8002190:	f001 f8f0 	bl	8003374 <HAL_ADC_ConfigChannel>
 8002194:	2800      	cmp	r0, #0
 8002196:	f040 826f 	bne.w	8002678 <main+0x62c>
  hi2c1.Instance = I2C1;
 800219a:	4862      	ldr	r0, [pc, #392]	@ (8002324 <main+0x2d8>)
 800219c:	4b62      	ldr	r3, [pc, #392]	@ (8002328 <main+0x2dc>)
 800219e:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80021a0:	4b62      	ldr	r3, [pc, #392]	@ (800232c <main+0x2e0>)
 80021a2:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80021a4:	2300      	movs	r3, #0
 80021a6:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80021a8:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80021ae:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021b0:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80021b2:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021b4:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021b6:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021b8:	f002 f86a 	bl	8004290 <HAL_I2C_Init>
 80021bc:	2800      	cmp	r0, #0
 80021be:	f040 825d 	bne.w	800267c <main+0x630>
  huart1.Instance = USART1;
 80021c2:	485b      	ldr	r0, [pc, #364]	@ (8002330 <main+0x2e4>)
 80021c4:	4b5b      	ldr	r3, [pc, #364]	@ (8002334 <main+0x2e8>)
 80021c6:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80021c8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80021cc:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021ce:	2300      	movs	r3, #0
 80021d0:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021d2:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021d4:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021d6:	220c      	movs	r2, #12
 80021d8:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021da:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021dc:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021de:	f003 fafd 	bl	80057dc <HAL_UART_Init>
 80021e2:	2800      	cmp	r0, #0
 80021e4:	f040 824c 	bne.w	8002680 <main+0x634>
  huart3.Instance = USART3;
 80021e8:	4853      	ldr	r0, [pc, #332]	@ (8002338 <main+0x2ec>)
 80021ea:	4b54      	ldr	r3, [pc, #336]	@ (800233c <main+0x2f0>)
 80021ec:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 80021ee:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80021f2:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80021f4:	2300      	movs	r3, #0
 80021f6:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80021f8:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80021fa:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80021fc:	220c      	movs	r2, #12
 80021fe:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002200:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002202:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002204:	f003 faea 	bl	80057dc <HAL_UART_Init>
 8002208:	2800      	cmp	r0, #0
 800220a:	f040 823b 	bne.w	8002684 <main+0x638>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800220e:	2400      	movs	r4, #0
 8002210:	942d      	str	r4, [sp, #180]	@ 0xb4
 8002212:	942e      	str	r4, [sp, #184]	@ 0xb8
 8002214:	942f      	str	r4, [sp, #188]	@ 0xbc
 8002216:	9430      	str	r4, [sp, #192]	@ 0xc0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002218:	942b      	str	r4, [sp, #172]	@ 0xac
 800221a:	942c      	str	r4, [sp, #176]	@ 0xb0
  TIM_OC_InitTypeDef sConfigOC = {0};
 800221c:	9431      	str	r4, [sp, #196]	@ 0xc4
 800221e:	9432      	str	r4, [sp, #200]	@ 0xc8
 8002220:	9433      	str	r4, [sp, #204]	@ 0xcc
 8002222:	9434      	str	r4, [sp, #208]	@ 0xd0
 8002224:	9435      	str	r4, [sp, #212]	@ 0xd4
 8002226:	9436      	str	r4, [sp, #216]	@ 0xd8
 8002228:	9437      	str	r4, [sp, #220]	@ 0xdc
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800222a:	2220      	movs	r2, #32
 800222c:	4621      	mov	r1, r4
 800222e:	a838      	add	r0, sp, #224	@ 0xe0
 8002230:	f004 fde5 	bl	8006dfe <memset>
  htim1.Instance = TIM1;
 8002234:	4842      	ldr	r0, [pc, #264]	@ (8002340 <main+0x2f4>)
 8002236:	4b43      	ldr	r3, [pc, #268]	@ (8002344 <main+0x2f8>)
 8002238:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 800223a:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800223c:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 0;
 800223e:	60c4      	str	r4, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002240:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8002242:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002244:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002246:	f002 ff2f 	bl	80050a8 <HAL_TIM_Base_Init>
 800224a:	2800      	cmp	r0, #0
 800224c:	f040 821c 	bne.w	8002688 <main+0x63c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002250:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002254:	932d      	str	r3, [sp, #180]	@ 0xb4
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002256:	a92d      	add	r1, sp, #180	@ 0xb4
 8002258:	4839      	ldr	r0, [pc, #228]	@ (8002340 <main+0x2f4>)
 800225a:	f003 f880 	bl	800535e <HAL_TIM_ConfigClockSource>
 800225e:	2800      	cmp	r0, #0
 8002260:	f040 8214 	bne.w	800268c <main+0x640>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002264:	4836      	ldr	r0, [pc, #216]	@ (8002340 <main+0x2f4>)
 8002266:	f002 ff77 	bl	8005158 <HAL_TIM_PWM_Init>
 800226a:	2800      	cmp	r0, #0
 800226c:	f040 8210 	bne.w	8002690 <main+0x644>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002270:	2300      	movs	r3, #0
 8002272:	932b      	str	r3, [sp, #172]	@ 0xac
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002274:	932c      	str	r3, [sp, #176]	@ 0xb0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002276:	a92b      	add	r1, sp, #172	@ 0xac
 8002278:	4831      	ldr	r0, [pc, #196]	@ (8002340 <main+0x2f4>)
 800227a:	f003 f999 	bl	80055b0 <HAL_TIMEx_MasterConfigSynchronization>
 800227e:	2800      	cmp	r0, #0
 8002280:	f040 8208 	bne.w	8002694 <main+0x648>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002284:	2370      	movs	r3, #112	@ 0x70
 8002286:	9331      	str	r3, [sp, #196]	@ 0xc4
  sConfigOC.Pulse = 2;
 8002288:	2302      	movs	r3, #2
 800228a:	9332      	str	r3, [sp, #200]	@ 0xc8
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800228c:	2200      	movs	r2, #0
 800228e:	9233      	str	r2, [sp, #204]	@ 0xcc
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002290:	9234      	str	r2, [sp, #208]	@ 0xd0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002292:	9235      	str	r2, [sp, #212]	@ 0xd4
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002294:	9236      	str	r2, [sp, #216]	@ 0xd8
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002296:	9237      	str	r2, [sp, #220]	@ 0xdc
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002298:	a931      	add	r1, sp, #196	@ 0xc4
 800229a:	4829      	ldr	r0, [pc, #164]	@ (8002340 <main+0x2f4>)
 800229c:	f002 ffe5 	bl	800526a <HAL_TIM_PWM_ConfigChannel>
 80022a0:	2800      	cmp	r0, #0
 80022a2:	f040 81f9 	bne.w	8002698 <main+0x64c>
  sConfigOC.Pulse = 36;
 80022a6:	2324      	movs	r3, #36	@ 0x24
 80022a8:	9332      	str	r3, [sp, #200]	@ 0xc8
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 80022aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022ae:	9336      	str	r3, [sp, #216]	@ 0xd8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022b0:	2204      	movs	r2, #4
 80022b2:	a931      	add	r1, sp, #196	@ 0xc4
 80022b4:	4822      	ldr	r0, [pc, #136]	@ (8002340 <main+0x2f4>)
 80022b6:	f002 ffd8 	bl	800526a <HAL_TIM_PWM_ConfigChannel>
 80022ba:	2800      	cmp	r0, #0
 80022bc:	f040 81ee 	bne.w	800269c <main+0x650>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022c0:	2360      	movs	r3, #96	@ 0x60
 80022c2:	9331      	str	r3, [sp, #196]	@ 0xc4
  sConfigOC.Pulse = 1;
 80022c4:	2301      	movs	r3, #1
 80022c6:	9332      	str	r3, [sp, #200]	@ 0xc8
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80022c8:	2300      	movs	r3, #0
 80022ca:	9336      	str	r3, [sp, #216]	@ 0xd8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022cc:	2208      	movs	r2, #8
 80022ce:	a931      	add	r1, sp, #196	@ 0xc4
 80022d0:	481b      	ldr	r0, [pc, #108]	@ (8002340 <main+0x2f4>)
 80022d2:	f002 ffca 	bl	800526a <HAL_TIM_PWM_ConfigChannel>
 80022d6:	2800      	cmp	r0, #0
 80022d8:	f040 81e2 	bne.w	80026a0 <main+0x654>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80022dc:	2300      	movs	r3, #0
 80022de:	9338      	str	r3, [sp, #224]	@ 0xe0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80022e0:	9339      	str	r3, [sp, #228]	@ 0xe4
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80022e2:	933a      	str	r3, [sp, #232]	@ 0xe8
  sBreakDeadTimeConfig.DeadTime = 0;
 80022e4:	933b      	str	r3, [sp, #236]	@ 0xec
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80022e6:	933c      	str	r3, [sp, #240]	@ 0xf0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80022e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022ec:	923d      	str	r2, [sp, #244]	@ 0xf4
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80022ee:	933f      	str	r3, [sp, #252]	@ 0xfc
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80022f0:	a938      	add	r1, sp, #224	@ 0xe0
 80022f2:	4813      	ldr	r0, [pc, #76]	@ (8002340 <main+0x2f4>)
 80022f4:	f003 f990 	bl	8005618 <HAL_TIMEx_ConfigBreakDeadTime>
 80022f8:	2800      	cmp	r0, #0
 80022fa:	f040 81d3 	bne.w	80026a4 <main+0x658>
  HAL_TIM_MspPostInit(&htim1);
 80022fe:	4810      	ldr	r0, [pc, #64]	@ (8002340 <main+0x2f4>)
 8002300:	f000 fd10 	bl	8002d24 <HAL_TIM_MspPostInit>
  ADC_ChannelConfTypeDef sConfig = {0};
 8002304:	2300      	movs	r3, #0
 8002306:	9338      	str	r3, [sp, #224]	@ 0xe0
 8002308:	9339      	str	r3, [sp, #228]	@ 0xe4
 800230a:	933a      	str	r3, [sp, #232]	@ 0xe8
 800230c:	e01c      	b.n	8002348 <main+0x2fc>
 800230e:	bf00      	nop
 8002310:	40021000 	.word	0x40021000
 8002314:	40010c00 	.word	0x40010c00
 8002318:	10110000 	.word	0x10110000
 800231c:	20000684 	.word	0x20000684
 8002320:	40012400 	.word	0x40012400
 8002324:	200005bc 	.word	0x200005bc
 8002328:	40005400 	.word	0x40005400
 800232c:	00061a80 	.word	0x00061a80
 8002330:	20000454 	.word	0x20000454
 8002334:	40013800 	.word	0x40013800
 8002338:	2000040c 	.word	0x2000040c
 800233c:	40004800 	.word	0x40004800
 8002340:	20000574 	.word	0x20000574
 8002344:	40012c00 	.word	0x40012c00
  hadc2.Instance = ADC2;
 8002348:	48b4      	ldr	r0, [pc, #720]	@ (800261c <main+0x5d0>)
 800234a:	4ab5      	ldr	r2, [pc, #724]	@ (8002620 <main+0x5d4>)
 800234c:	6002      	str	r2, [r0, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800234e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002352:	6082      	str	r2, [r0, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8002354:	2201      	movs	r2, #1
 8002356:	7302      	strb	r2, [r0, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002358:	7503      	strb	r3, [r0, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800235a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800235e:	61c2      	str	r2, [r0, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002360:	6043      	str	r3, [r0, #4]
  hadc2.Init.NbrOfConversion = 3;
 8002362:	2303      	movs	r3, #3
 8002364:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002366:	f001 fa2d 	bl	80037c4 <HAL_ADC_Init>
 800236a:	2800      	cmp	r0, #0
 800236c:	f040 819c 	bne.w	80026a8 <main+0x65c>
  sConfig.Channel = ADC_CHANNEL_1;
 8002370:	2301      	movs	r3, #1
 8002372:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002374:	9339      	str	r3, [sp, #228]	@ 0xe4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002376:	2300      	movs	r3, #0
 8002378:	933a      	str	r3, [sp, #232]	@ 0xe8
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800237a:	a938      	add	r1, sp, #224	@ 0xe0
 800237c:	48a7      	ldr	r0, [pc, #668]	@ (800261c <main+0x5d0>)
 800237e:	f000 fff9 	bl	8003374 <HAL_ADC_ConfigChannel>
 8002382:	2800      	cmp	r0, #0
 8002384:	f040 8192 	bne.w	80026ac <main+0x660>
  sConfig.Channel = ADC_CHANNEL_2;
 8002388:	2302      	movs	r3, #2
 800238a:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800238c:	9339      	str	r3, [sp, #228]	@ 0xe4
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800238e:	a938      	add	r1, sp, #224	@ 0xe0
 8002390:	48a2      	ldr	r0, [pc, #648]	@ (800261c <main+0x5d0>)
 8002392:	f000 ffef 	bl	8003374 <HAL_ADC_ConfigChannel>
 8002396:	2800      	cmp	r0, #0
 8002398:	f040 818a 	bne.w	80026b0 <main+0x664>
  sConfig.Channel = ADC_CHANNEL_3;
 800239c:	2303      	movs	r3, #3
 800239e:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80023a0:	9339      	str	r3, [sp, #228]	@ 0xe4
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80023a2:	a938      	add	r1, sp, #224	@ 0xe0
 80023a4:	489d      	ldr	r0, [pc, #628]	@ (800261c <main+0x5d0>)
 80023a6:	f000 ffe5 	bl	8003374 <HAL_ADC_ConfigChannel>
 80023aa:	2800      	cmp	r0, #0
 80023ac:	f040 8182 	bne.w	80026b4 <main+0x668>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023b0:	2300      	movs	r3, #0
 80023b2:	9331      	str	r3, [sp, #196]	@ 0xc4
 80023b4:	9332      	str	r3, [sp, #200]	@ 0xc8
 80023b6:	9333      	str	r3, [sp, #204]	@ 0xcc
 80023b8:	9334      	str	r3, [sp, #208]	@ 0xd0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023ba:	932d      	str	r3, [sp, #180]	@ 0xb4
 80023bc:	932e      	str	r3, [sp, #184]	@ 0xb8
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023be:	9338      	str	r3, [sp, #224]	@ 0xe0
 80023c0:	9339      	str	r3, [sp, #228]	@ 0xe4
 80023c2:	933a      	str	r3, [sp, #232]	@ 0xe8
 80023c4:	933b      	str	r3, [sp, #236]	@ 0xec
 80023c6:	933c      	str	r3, [sp, #240]	@ 0xf0
 80023c8:	933d      	str	r3, [sp, #244]	@ 0xf4
 80023ca:	933e      	str	r3, [sp, #248]	@ 0xf8
  htim3.Instance = TIM3;
 80023cc:	4895      	ldr	r0, [pc, #596]	@ (8002624 <main+0x5d8>)
 80023ce:	4a96      	ldr	r2, [pc, #600]	@ (8002628 <main+0x5dc>)
 80023d0:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 0;
 80023d2:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023d4:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 720;
 80023d6:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 80023da:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023dc:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023de:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023e0:	f002 fe62 	bl	80050a8 <HAL_TIM_Base_Init>
 80023e4:	2800      	cmp	r0, #0
 80023e6:	f040 8167 	bne.w	80026b8 <main+0x66c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023ee:	9331      	str	r3, [sp, #196]	@ 0xc4
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023f0:	a931      	add	r1, sp, #196	@ 0xc4
 80023f2:	488c      	ldr	r0, [pc, #560]	@ (8002624 <main+0x5d8>)
 80023f4:	f002 ffb3 	bl	800535e <HAL_TIM_ConfigClockSource>
 80023f8:	2800      	cmp	r0, #0
 80023fa:	f040 815f 	bne.w	80026bc <main+0x670>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80023fe:	4889      	ldr	r0, [pc, #548]	@ (8002624 <main+0x5d8>)
 8002400:	f002 feaa 	bl	8005158 <HAL_TIM_PWM_Init>
 8002404:	2800      	cmp	r0, #0
 8002406:	f040 815b 	bne.w	80026c0 <main+0x674>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800240a:	2300      	movs	r3, #0
 800240c:	932d      	str	r3, [sp, #180]	@ 0xb4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800240e:	932e      	str	r3, [sp, #184]	@ 0xb8
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002410:	a92d      	add	r1, sp, #180	@ 0xb4
 8002412:	4884      	ldr	r0, [pc, #528]	@ (8002624 <main+0x5d8>)
 8002414:	f003 f8cc 	bl	80055b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002418:	2800      	cmp	r0, #0
 800241a:	f040 8153 	bne.w	80026c4 <main+0x678>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800241e:	2360      	movs	r3, #96	@ 0x60
 8002420:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfigOC.Pulse = 0;
 8002422:	2200      	movs	r2, #0
 8002424:	9239      	str	r2, [sp, #228]	@ 0xe4
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002426:	923a      	str	r2, [sp, #232]	@ 0xe8
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002428:	923c      	str	r2, [sp, #240]	@ 0xf0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800242a:	a938      	add	r1, sp, #224	@ 0xe0
 800242c:	487d      	ldr	r0, [pc, #500]	@ (8002624 <main+0x5d8>)
 800242e:	f002 ff1c 	bl	800526a <HAL_TIM_PWM_ConfigChannel>
 8002432:	2800      	cmp	r0, #0
 8002434:	f040 8148 	bne.w	80026c8 <main+0x67c>
  HAL_TIM_MspPostInit(&htim3);
 8002438:	487a      	ldr	r0, [pc, #488]	@ (8002624 <main+0x5d8>)
 800243a:	f000 fc73 	bl	8002d24 <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800243e:	2300      	movs	r3, #0
 8002440:	9331      	str	r3, [sp, #196]	@ 0xc4
 8002442:	9332      	str	r3, [sp, #200]	@ 0xc8
 8002444:	9333      	str	r3, [sp, #204]	@ 0xcc
 8002446:	9334      	str	r3, [sp, #208]	@ 0xd0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002448:	932d      	str	r3, [sp, #180]	@ 0xb4
 800244a:	932e      	str	r3, [sp, #184]	@ 0xb8
  TIM_OC_InitTypeDef sConfigOC = {0};
 800244c:	9338      	str	r3, [sp, #224]	@ 0xe0
 800244e:	9339      	str	r3, [sp, #228]	@ 0xe4
 8002450:	933a      	str	r3, [sp, #232]	@ 0xe8
 8002452:	933b      	str	r3, [sp, #236]	@ 0xec
 8002454:	933c      	str	r3, [sp, #240]	@ 0xf0
 8002456:	933d      	str	r3, [sp, #244]	@ 0xf4
 8002458:	933e      	str	r3, [sp, #248]	@ 0xf8
  htim4.Instance = TIM4;
 800245a:	4874      	ldr	r0, [pc, #464]	@ (800262c <main+0x5e0>)
 800245c:	4a74      	ldr	r2, [pc, #464]	@ (8002630 <main+0x5e4>)
 800245e:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8002460:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002462:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 72-1;
 8002464:	2247      	movs	r2, #71	@ 0x47
 8002466:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002468:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800246a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800246c:	f002 fe1c 	bl	80050a8 <HAL_TIM_Base_Init>
 8002470:	2800      	cmp	r0, #0
 8002472:	f040 812b 	bne.w	80026cc <main+0x680>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002476:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800247a:	9331      	str	r3, [sp, #196]	@ 0xc4
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800247c:	a931      	add	r1, sp, #196	@ 0xc4
 800247e:	486b      	ldr	r0, [pc, #428]	@ (800262c <main+0x5e0>)
 8002480:	f002 ff6d 	bl	800535e <HAL_TIM_ConfigClockSource>
 8002484:	2800      	cmp	r0, #0
 8002486:	f040 8123 	bne.w	80026d0 <main+0x684>
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 800248a:	4868      	ldr	r0, [pc, #416]	@ (800262c <main+0x5e0>)
 800248c:	f002 fe38 	bl	8005100 <HAL_TIM_OC_Init>
 8002490:	2800      	cmp	r0, #0
 8002492:	f040 811f 	bne.w	80026d4 <main+0x688>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002496:	2300      	movs	r3, #0
 8002498:	932d      	str	r3, [sp, #180]	@ 0xb4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800249a:	932e      	str	r3, [sp, #184]	@ 0xb8
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800249c:	a92d      	add	r1, sp, #180	@ 0xb4
 800249e:	4863      	ldr	r0, [pc, #396]	@ (800262c <main+0x5e0>)
 80024a0:	f003 f886 	bl	80055b0 <HAL_TIMEx_MasterConfigSynchronization>
 80024a4:	2800      	cmp	r0, #0
 80024a6:	f040 8117 	bne.w	80026d8 <main+0x68c>
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80024aa:	2330      	movs	r3, #48	@ 0x30
 80024ac:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfigOC.Pulse = 36;
 80024ae:	2324      	movs	r3, #36	@ 0x24
 80024b0:	9339      	str	r3, [sp, #228]	@ 0xe4
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024b2:	2300      	movs	r3, #0
 80024b4:	933a      	str	r3, [sp, #232]	@ 0xe8
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024b6:	933c      	str	r3, [sp, #240]	@ 0xf0
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80024b8:	220c      	movs	r2, #12
 80024ba:	a938      	add	r1, sp, #224	@ 0xe0
 80024bc:	485b      	ldr	r0, [pc, #364]	@ (800262c <main+0x5e0>)
 80024be:	f002 fea5 	bl	800520c <HAL_TIM_OC_ConfigChannel>
 80024c2:	2800      	cmp	r0, #0
 80024c4:	f040 810a 	bne.w	80026dc <main+0x690>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024c8:	2300      	movs	r3, #0
 80024ca:	9338      	str	r3, [sp, #224]	@ 0xe0
 80024cc:	9339      	str	r3, [sp, #228]	@ 0xe4
 80024ce:	933a      	str	r3, [sp, #232]	@ 0xe8
 80024d0:	933b      	str	r3, [sp, #236]	@ 0xec
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024d2:	9331      	str	r3, [sp, #196]	@ 0xc4
 80024d4:	9332      	str	r3, [sp, #200]	@ 0xc8
  htim2.Instance = TIM2;
 80024d6:	4857      	ldr	r0, [pc, #348]	@ (8002634 <main+0x5e8>)
 80024d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024dc:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 720-1;
 80024de:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80024e2:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024e4:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 10000-1;
 80024e6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80024ea:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024ec:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ee:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024f0:	f002 fdda 	bl	80050a8 <HAL_TIM_Base_Init>
 80024f4:	2800      	cmp	r0, #0
 80024f6:	f040 80f3 	bne.w	80026e0 <main+0x694>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024fe:	9338      	str	r3, [sp, #224]	@ 0xe0
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002500:	a938      	add	r1, sp, #224	@ 0xe0
 8002502:	484c      	ldr	r0, [pc, #304]	@ (8002634 <main+0x5e8>)
 8002504:	f002 ff2b 	bl	800535e <HAL_TIM_ConfigClockSource>
 8002508:	2800      	cmp	r0, #0
 800250a:	f040 80eb 	bne.w	80026e4 <main+0x698>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800250e:	2300      	movs	r3, #0
 8002510:	9331      	str	r3, [sp, #196]	@ 0xc4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002512:	9332      	str	r3, [sp, #200]	@ 0xc8
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002514:	a931      	add	r1, sp, #196	@ 0xc4
 8002516:	4847      	ldr	r0, [pc, #284]	@ (8002634 <main+0x5e8>)
 8002518:	f003 f84a 	bl	80055b0 <HAL_TIMEx_MasterConfigSynchronization>
 800251c:	2800      	cmp	r0, #0
 800251e:	f040 80e3 	bne.w	80026e8 <main+0x69c>
  HAL_ADC_Start(&hadc1);
 8002522:	4d45      	ldr	r5, [pc, #276]	@ (8002638 <main+0x5ec>)
 8002524:	4628      	mov	r0, r5
 8002526:	f001 f815 	bl	8003554 <HAL_ADC_Start>
  ssd1306_Init();
 800252a:	f000 f9bd 	bl	80028a8 <ssd1306_Init>
  ssd1306_WelcomeView();
 800252e:	f7fe fffd 	bl	800152c <ssd1306_WelcomeView>
  HAL_TIM_Base_Start_IT(&htim2);
 8002532:	4840      	ldr	r0, [pc, #256]	@ (8002634 <main+0x5e8>)
 8002534:	f002 fc72 	bl	8004e1c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 8002538:	4c40      	ldr	r4, [pc, #256]	@ (800263c <main+0x5f0>)
 800253a:	4620      	mov	r0, r4
 800253c:	f002 fc40 	bl	8004dc0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002540:	2100      	movs	r1, #0
 8002542:	4620      	mov	r0, r4
 8002544:	f002 ffd0 	bl	80054e8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002548:	2104      	movs	r1, #4
 800254a:	4620      	mov	r0, r4
 800254c:	f002 ffcc 	bl	80054e8 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim3);
 8002550:	4c34      	ldr	r4, [pc, #208]	@ (8002624 <main+0x5d8>)
 8002552:	4620      	mov	r0, r4
 8002554:	f002 fc34 	bl	8004dc0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002558:	2100      	movs	r1, #0
 800255a:	4620      	mov	r0, r4
 800255c:	f002 ffc4 	bl	80054e8 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim4);
 8002560:	4832      	ldr	r0, [pc, #200]	@ (800262c <main+0x5e0>)
 8002562:	f002 fc2d 	bl	8004dc0 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)PUMP, 2);
 8002566:	2202      	movs	r2, #2
 8002568:	4935      	ldr	r1, [pc, #212]	@ (8002640 <main+0x5f4>)
 800256a:	4628      	mov	r0, r5
 800256c:	f001 f864 	bl	8003638 <HAL_ADC_Start_DMA>
  ESP_UART_Init(&huart3);
 8002570:	4834      	ldr	r0, [pc, #208]	@ (8002644 <main+0x5f8>)
 8002572:	f7fe fd4b 	bl	800100c <ESP_UART_Init>
  ESP_INIT_BASE();
 8002576:	f7fe fe65 	bl	8001244 <ESP_INIT_BASE>
  HAL_Delay(100);
 800257a:	2064      	movs	r0, #100	@ 0x64
 800257c:	f000 fe26 	bl	80031cc <HAL_Delay>
	WiFiInfo=ESP_CheckWiFi();
 8002580:	a818      	add	r0, sp, #96	@ 0x60
 8002582:	f7fe fd49 	bl	8001018 <ESP_CheckWiFi>
 8002586:	ac18      	add	r4, sp, #96	@ 0x60
 8002588:	4e2f      	ldr	r6, [pc, #188]	@ (8002648 <main+0x5fc>)
 800258a:	af24      	add	r7, sp, #144	@ 0x90
 800258c:	4635      	mov	r5, r6
 800258e:	6820      	ldr	r0, [r4, #0]
 8002590:	6861      	ldr	r1, [r4, #4]
 8002592:	68a2      	ldr	r2, [r4, #8]
 8002594:	68e3      	ldr	r3, [r4, #12]
 8002596:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002598:	3410      	adds	r4, #16
 800259a:	462e      	mov	r6, r5
 800259c:	42bc      	cmp	r4, r7
 800259e:	d1f5      	bne.n	800258c <main+0x540>
 80025a0:	6820      	ldr	r0, [r4, #0]
 80025a2:	6028      	str	r0, [r5, #0]
 80025a4:	7923      	ldrb	r3, [r4, #4]
 80025a6:	712b      	strb	r3, [r5, #4]
	  HAL_Delay(100);
 80025a8:	2064      	movs	r0, #100	@ 0x64
 80025aa:	f000 fe0f 	bl	80031cc <HAL_Delay>
	IPInfo=ESP_GetIPInfo();
 80025ae:	a806      	add	r0, sp, #24
 80025b0:	f7fe fda8 	bl	8001104 <ESP_GetIPInfo>
 80025b4:	2244      	movs	r2, #68	@ 0x44
 80025b6:	a906      	add	r1, sp, #24
 80025b8:	4824      	ldr	r0, [pc, #144]	@ (800264c <main+0x600>)
 80025ba:	f004 fd4c 	bl	8007056 <memcpy>
  ssd1306_NetWorkView();
 80025be:	f7ff f859 	bl	8001674 <ssd1306_NetWorkView>
  Buzzer_Init(&buzzer);
 80025c2:	4c23      	ldr	r4, [pc, #140]	@ (8002650 <main+0x604>)
 80025c4:	4620      	mov	r0, r4
 80025c6:	f7fe ff85 	bl	80014d4 <Buzzer_Init>
  Buzzer_SetVolume(&buzzer, 36);
 80025ca:	2124      	movs	r1, #36	@ 0x24
 80025cc:	4620      	mov	r0, r4
 80025ce:	f7fe ff6d 	bl	80014ac <Buzzer_SetVolume>
  HAL_Delay(100);
 80025d2:	2064      	movs	r0, #100	@ 0x64
 80025d4:	f000 fdfa 	bl	80031cc <HAL_Delay>
  Buzzer_SetFrequency(&buzzer, 200);
 80025d8:	21c8      	movs	r1, #200	@ 0xc8
 80025da:	4620      	mov	r0, r4
 80025dc:	f7fe ff5a 	bl	8001494 <Buzzer_SetFrequency>
  HAL_Delay(100);
 80025e0:	2064      	movs	r0, #100	@ 0x64
 80025e2:	f000 fdf3 	bl	80031cc <HAL_Delay>
  Buzzer_SetFrequency(&buzzer, 300);
 80025e6:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80025ea:	4620      	mov	r0, r4
 80025ec:	f7fe ff52 	bl	8001494 <Buzzer_SetFrequency>
  HAL_Delay(100);
 80025f0:	2064      	movs	r0, #100	@ 0x64
 80025f2:	f000 fdeb 	bl	80031cc <HAL_Delay>
  Buzzer_SetFrequency(&buzzer, 400);
 80025f6:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80025fa:	4620      	mov	r0, r4
 80025fc:	f7fe ff4a 	bl	8001494 <Buzzer_SetFrequency>
  HAL_Delay(100);
 8002600:	2064      	movs	r0, #100	@ 0x64
 8002602:	f000 fde3 	bl	80031cc <HAL_Delay>
  Buzzer_SetFrequency(&buzzer, 500);
 8002606:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800260a:	4620      	mov	r0, r4
 800260c:	f7fe ff42 	bl	8001494 <Buzzer_SetFrequency>
  HAL_Delay(100);
 8002610:	2064      	movs	r0, #100	@ 0x64
 8002612:	f000 fddb 	bl	80031cc <HAL_Delay>
  Buzzer_SetVolume(&buzzer, 2);
 8002616:	2102      	movs	r1, #2
 8002618:	e01c      	b.n	8002654 <main+0x608>
 800261a:	bf00      	nop
 800261c:	20000654 	.word	0x20000654
 8002620:	40012800 	.word	0x40012800
 8002624:	200004e4 	.word	0x200004e4
 8002628:	40000400 	.word	0x40000400
 800262c:	2000049c 	.word	0x2000049c
 8002630:	40000800 	.word	0x40000800
 8002634:	2000052c 	.word	0x2000052c
 8002638:	20000684 	.word	0x20000684
 800263c:	20000574 	.word	0x20000574
 8002640:	2000037c 	.word	0x2000037c
 8002644:	2000040c 	.word	0x2000040c
 8002648:	20000344 	.word	0x20000344
 800264c:	20000300 	.word	0x20000300
 8002650:	200000ac 	.word	0x200000ac
 8002654:	4620      	mov	r0, r4
 8002656:	f7fe ff29 	bl	80014ac <Buzzer_SetVolume>
  Buzzer_SetVolume(&buzzer, 0);
 800265a:	2100      	movs	r1, #0
 800265c:	4620      	mov	r0, r4
 800265e:	f7fe ff25 	bl	80014ac <Buzzer_SetVolume>
  HAL_Delay(100);
 8002662:	2064      	movs	r0, #100	@ 0x64
 8002664:	f000 fdb2 	bl	80031cc <HAL_Delay>
	  if (FLAG_CheckDHT) {
 8002668:	4d58      	ldr	r5, [pc, #352]	@ (80027cc <main+0x780>)
			DHT11_Info = DHT_getData(&DHT11_Sensor);
 800266a:	4e59      	ldr	r6, [pc, #356]	@ (80027d0 <main+0x784>)
 800266c:	4f59      	ldr	r7, [pc, #356]	@ (80027d4 <main+0x788>)
 800266e:	e0a1      	b.n	80027b4 <main+0x768>
 8002670:	b672      	cpsid	i
  while (1)
 8002672:	e7fe      	b.n	8002672 <main+0x626>
 8002674:	b672      	cpsid	i
 8002676:	e7fe      	b.n	8002676 <main+0x62a>
 8002678:	b672      	cpsid	i
 800267a:	e7fe      	b.n	800267a <main+0x62e>
 800267c:	b672      	cpsid	i
 800267e:	e7fe      	b.n	800267e <main+0x632>
 8002680:	b672      	cpsid	i
 8002682:	e7fe      	b.n	8002682 <main+0x636>
 8002684:	b672      	cpsid	i
 8002686:	e7fe      	b.n	8002686 <main+0x63a>
 8002688:	b672      	cpsid	i
 800268a:	e7fe      	b.n	800268a <main+0x63e>
 800268c:	b672      	cpsid	i
 800268e:	e7fe      	b.n	800268e <main+0x642>
 8002690:	b672      	cpsid	i
 8002692:	e7fe      	b.n	8002692 <main+0x646>
 8002694:	b672      	cpsid	i
 8002696:	e7fe      	b.n	8002696 <main+0x64a>
 8002698:	b672      	cpsid	i
 800269a:	e7fe      	b.n	800269a <main+0x64e>
 800269c:	b672      	cpsid	i
 800269e:	e7fe      	b.n	800269e <main+0x652>
 80026a0:	b672      	cpsid	i
 80026a2:	e7fe      	b.n	80026a2 <main+0x656>
 80026a4:	b672      	cpsid	i
 80026a6:	e7fe      	b.n	80026a6 <main+0x65a>
 80026a8:	b672      	cpsid	i
 80026aa:	e7fe      	b.n	80026aa <main+0x65e>
 80026ac:	b672      	cpsid	i
 80026ae:	e7fe      	b.n	80026ae <main+0x662>
 80026b0:	b672      	cpsid	i
 80026b2:	e7fe      	b.n	80026b2 <main+0x666>
 80026b4:	b672      	cpsid	i
 80026b6:	e7fe      	b.n	80026b6 <main+0x66a>
 80026b8:	b672      	cpsid	i
 80026ba:	e7fe      	b.n	80026ba <main+0x66e>
 80026bc:	b672      	cpsid	i
 80026be:	e7fe      	b.n	80026be <main+0x672>
 80026c0:	b672      	cpsid	i
 80026c2:	e7fe      	b.n	80026c2 <main+0x676>
 80026c4:	b672      	cpsid	i
 80026c6:	e7fe      	b.n	80026c6 <main+0x67a>
 80026c8:	b672      	cpsid	i
 80026ca:	e7fe      	b.n	80026ca <main+0x67e>
 80026cc:	b672      	cpsid	i
 80026ce:	e7fe      	b.n	80026ce <main+0x682>
 80026d0:	b672      	cpsid	i
 80026d2:	e7fe      	b.n	80026d2 <main+0x686>
 80026d4:	b672      	cpsid	i
 80026d6:	e7fe      	b.n	80026d6 <main+0x68a>
 80026d8:	b672      	cpsid	i
 80026da:	e7fe      	b.n	80026da <main+0x68e>
 80026dc:	b672      	cpsid	i
 80026de:	e7fe      	b.n	80026de <main+0x692>
 80026e0:	b672      	cpsid	i
 80026e2:	e7fe      	b.n	80026e2 <main+0x696>
 80026e4:	b672      	cpsid	i
 80026e6:	e7fe      	b.n	80026e6 <main+0x69a>
 80026e8:	b672      	cpsid	i
 80026ea:	e7fe      	b.n	80026ea <main+0x69e>
			DHT11_Info = DHT_getData(&DHT11_Sensor);
 80026ec:	ac06      	add	r4, sp, #24
 80026ee:	4639      	mov	r1, r7
 80026f0:	4620      	mov	r0, r4
 80026f2:	f7fe fdbd 	bl	8001270 <DHT_getData>
 80026f6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80026fa:	e886 0003 	stmia.w	r6, {r0, r1}
			FLAG_CheckDHT=0;
 80026fe:	2300      	movs	r3, #0
 8002700:	702b      	strb	r3, [r5, #0]
 8002702:	e05a      	b.n	80027ba <main+0x76e>
			sprintf(msg, "DATA:T:%lf,H:%lf,Duty:%d,U:%d,I:%d\r\n", DHT11_Info.temp,DHT11_Info.hum,Period_,PUMP[0],PUMP[1]);
 8002704:	6870      	ldr	r0, [r6, #4]
 8002706:	f7fd ff43 	bl	8000590 <__aeabi_f2d>
 800270a:	4680      	mov	r8, r0
 800270c:	4689      	mov	r9, r1
 800270e:	4b32      	ldr	r3, [pc, #200]	@ (80027d8 <main+0x78c>)
 8002710:	885a      	ldrh	r2, [r3, #2]
 8002712:	9204      	str	r2, [sp, #16]
 8002714:	881b      	ldrh	r3, [r3, #0]
 8002716:	9303      	str	r3, [sp, #12]
 8002718:	4b30      	ldr	r3, [pc, #192]	@ (80027dc <main+0x790>)
 800271a:	881b      	ldrh	r3, [r3, #0]
 800271c:	9302      	str	r3, [sp, #8]
 800271e:	6830      	ldr	r0, [r6, #0]
 8002720:	f7fd ff36 	bl	8000590 <__aeabi_f2d>
 8002724:	e9cd 0100 	strd	r0, r1, [sp]
 8002728:	4642      	mov	r2, r8
 800272a:	464b      	mov	r3, r9
 800272c:	492c      	ldr	r1, [pc, #176]	@ (80027e0 <main+0x794>)
 800272e:	a838      	add	r0, sp, #224	@ 0xe0
 8002730:	f004 fb02 	bl	8006d38 <siprintf>
			ESP_SendTCP(0,msg);
 8002734:	a938      	add	r1, sp, #224	@ 0xe0
 8002736:	2000      	movs	r0, #0
 8002738:	f7fe fc3e 	bl	8000fb8 <ESP_SendTCP>
			  HAL_Delay(100);
 800273c:	2064      	movs	r0, #100	@ 0x64
 800273e:	f000 fd45 	bl	80031cc <HAL_Delay>
			  FLAG_SentTCP=0;
 8002742:	4b28      	ldr	r3, [pc, #160]	@ (80027e4 <main+0x798>)
 8002744:	2200      	movs	r2, #0
 8002746:	701a      	strb	r2, [r3, #0]
 8002748:	e03b      	b.n	80027c2 <main+0x776>
			WiFiInfo=ESP_CheckWiFi();
 800274a:	a806      	add	r0, sp, #24
 800274c:	f7fe fc64 	bl	8001018 <ESP_CheckWiFi>
 8002750:	f10d 0c18 	add.w	ip, sp, #24
 8002754:	4c24      	ldr	r4, [pc, #144]	@ (80027e8 <main+0x79c>)
 8002756:	f10d 0848 	add.w	r8, sp, #72	@ 0x48
 800275a:	46a6      	mov	lr, r4
 800275c:	f8dc 0000 	ldr.w	r0, [ip]
 8002760:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8002764:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8002768:	f8dc 300c 	ldr.w	r3, [ip, #12]
 800276c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8002770:	f10c 0c10 	add.w	ip, ip, #16
 8002774:	4674      	mov	r4, lr
 8002776:	45c4      	cmp	ip, r8
 8002778:	d1ef      	bne.n	800275a <main+0x70e>
 800277a:	f8dc 0000 	ldr.w	r0, [ip]
 800277e:	f8ce 0000 	str.w	r0, [lr]
 8002782:	f89c 3004 	ldrb.w	r3, [ip, #4]
 8002786:	f88e 3004 	strb.w	r3, [lr, #4]
			HAL_Delay(200);
 800278a:	20c8      	movs	r0, #200	@ 0xc8
 800278c:	f000 fd1e 	bl	80031cc <HAL_Delay>
			IPInfo=ESP_GetIPInfo();
 8002790:	a806      	add	r0, sp, #24
 8002792:	f7fe fcb7 	bl	8001104 <ESP_GetIPInfo>
 8002796:	2244      	movs	r2, #68	@ 0x44
 8002798:	a906      	add	r1, sp, #24
 800279a:	4814      	ldr	r0, [pc, #80]	@ (80027ec <main+0x7a0>)
 800279c:	f004 fc5b 	bl	8007056 <memcpy>
			FLAG_CheckWifi=0;
 80027a0:	4b13      	ldr	r3, [pc, #76]	@ (80027f0 <main+0x7a4>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	701a      	strb	r2, [r3, #0]
		KeyHandeler(CurrentView);
 80027a6:	4c13      	ldr	r4, [pc, #76]	@ (80027f4 <main+0x7a8>)
 80027a8:	7820      	ldrb	r0, [r4, #0]
 80027aa:	f7ff fbdd 	bl	8001f68 <KeyHandeler>
		ShowView(CurrentView);
 80027ae:	7820      	ldrb	r0, [r4, #0]
 80027b0:	f7ff fbf2 	bl	8001f98 <ShowView>
	  if (FLAG_CheckDHT) {
 80027b4:	782b      	ldrb	r3, [r5, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d198      	bne.n	80026ec <main+0x6a0>
		if (FLAG_SentTCP) {
 80027ba:	4b0a      	ldr	r3, [pc, #40]	@ (80027e4 <main+0x798>)
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d1a0      	bne.n	8002704 <main+0x6b8>
		if (FLAG_CheckWifi) {
 80027c2:	4b0b      	ldr	r3, [pc, #44]	@ (80027f0 <main+0x7a4>)
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1bf      	bne.n	800274a <main+0x6fe>
 80027ca:	e7ec      	b.n	80027a6 <main+0x75a>
 80027cc:	20000093 	.word	0x20000093
 80027d0:	200002f8 	.word	0x200002f8
 80027d4:	200000bc 	.word	0x200000bc
 80027d8:	2000037c 	.word	0x2000037c
 80027dc:	200000e0 	.word	0x200000e0
 80027e0:	0800a788 	.word	0x0800a788
 80027e4:	20000092 	.word	0x20000092
 80027e8:	20000344 	.word	0x20000344
 80027ec:	20000300 	.word	0x20000300
 80027f0:	20000094 	.word	0x20000094
 80027f4:	200000a8 	.word	0x200000a8

080027f8 <Error_Handler>:
 80027f8:	b672      	cpsid	i
  while (1)
 80027fa:	e7fe      	b.n	80027fa <Error_Handler+0x2>

080027fc <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
	/* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80027fc:	b500      	push	{lr}
 80027fe:	b087      	sub	sp, #28
 8002800:	f88d 0017 	strb.w	r0, [sp, #23]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002804:	f04f 33ff 	mov.w	r3, #4294967295
 8002808:	9302      	str	r3, [sp, #8]
 800280a:	2301      	movs	r3, #1
 800280c:	9301      	str	r3, [sp, #4]
 800280e:	f10d 0217 	add.w	r2, sp, #23
 8002812:	9200      	str	r2, [sp, #0]
 8002814:	2200      	movs	r2, #0
 8002816:	2178      	movs	r1, #120	@ 0x78
 8002818:	4802      	ldr	r0, [pc, #8]	@ (8002824 <ssd1306_WriteCommand+0x28>)
 800281a:	f001 fdfb 	bl	8004414 <HAL_I2C_Mem_Write>
}
 800281e:	b007      	add	sp, #28
 8002820:	f85d fb04 	ldr.w	pc, [sp], #4
 8002824:	200005bc 	.word	0x200005bc

08002828 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002828:	b500      	push	{lr}
 800282a:	b085      	sub	sp, #20
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800282c:	f04f 33ff 	mov.w	r3, #4294967295
 8002830:	9302      	str	r3, [sp, #8]
 8002832:	b289      	uxth	r1, r1
 8002834:	9101      	str	r1, [sp, #4]
 8002836:	9000      	str	r0, [sp, #0]
 8002838:	2301      	movs	r3, #1
 800283a:	2240      	movs	r2, #64	@ 0x40
 800283c:	2178      	movs	r1, #120	@ 0x78
 800283e:	4803      	ldr	r0, [pc, #12]	@ (800284c <ssd1306_WriteData+0x24>)
 8002840:	f001 fde8 	bl	8004414 <HAL_I2C_Mem_Write>
}
 8002844:	b005      	add	sp, #20
 8002846:	f85d fb04 	ldr.w	pc, [sp], #4
 800284a:	bf00      	nop
 800284c:	200005bc 	.word	0x200005bc

08002850 <ssd1306_Fill>:
// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002850:	4a05      	ldr	r2, [pc, #20]	@ (8002868 <ssd1306_Fill+0x18>)
 8002852:	f502 6180 	add.w	r1, r2, #1024	@ 0x400
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002856:	1e03      	subs	r3, r0, #0
 8002858:	bf18      	it	ne
 800285a:	2301      	movne	r3, #1
 800285c:	425b      	negs	r3, r3
 800285e:	f802 3f01 	strb.w	r3, [r2, #1]!
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002862:	428a      	cmp	r2, r1
 8002864:	d1f7      	bne.n	8002856 <ssd1306_Fill+0x6>
    }
}
 8002866:	4770      	bx	lr
 8002868:	200006bb 	.word	0x200006bb

0800286c <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 800286c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002870:	4d0c      	ldr	r5, [pc, #48]	@ (80028a4 <ssd1306_UpdateScreen+0x38>)
void ssd1306_UpdateScreen(void) {
 8002872:	24b0      	movs	r4, #176	@ 0xb0
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
        ssd1306_WriteCommand(0x00);
 8002874:	f04f 0800 	mov.w	r8, #0
        ssd1306_WriteCommand(0x10);
 8002878:	2710      	movs	r7, #16
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800287a:	2680      	movs	r6, #128	@ 0x80
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800287c:	4620      	mov	r0, r4
 800287e:	f7ff ffbd 	bl	80027fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8002882:	4640      	mov	r0, r8
 8002884:	f7ff ffba 	bl	80027fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8002888:	4638      	mov	r0, r7
 800288a:	f7ff ffb7 	bl	80027fc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800288e:	4631      	mov	r1, r6
 8002890:	4628      	mov	r0, r5
 8002892:	f7ff ffc9 	bl	8002828 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002896:	3401      	adds	r4, #1
 8002898:	b2e4      	uxtb	r4, r4
 800289a:	3580      	adds	r5, #128	@ 0x80
 800289c:	2cb8      	cmp	r4, #184	@ 0xb8
 800289e:	d1ed      	bne.n	800287c <ssd1306_UpdateScreen+0x10>
    }
}
 80028a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028a4:	200006bc 	.word	0x200006bc

080028a8 <ssd1306_Init>:
void ssd1306_Init(void) {
 80028a8:	b508      	push	{r3, lr}
    HAL_Delay(100);
 80028aa:	2064      	movs	r0, #100	@ 0x64
 80028ac:	f000 fc8e 	bl	80031cc <HAL_Delay>
    ssd1306_WriteCommand(0xAE); //display off
 80028b0:	20ae      	movs	r0, #174	@ 0xae
 80028b2:	f7ff ffa3 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode   
 80028b6:	2020      	movs	r0, #32
 80028b8:	f7ff ffa0 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80028bc:	2000      	movs	r0, #0
 80028be:	f7ff ff9d 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80028c2:	20b0      	movs	r0, #176	@ 0xb0
 80028c4:	f7ff ff9a 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80028c8:	20c8      	movs	r0, #200	@ 0xc8
 80028ca:	f7ff ff97 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 80028ce:	2000      	movs	r0, #0
 80028d0:	f7ff ff94 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80028d4:	2010      	movs	r0, #16
 80028d6:	f7ff ff91 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80028da:	2040      	movs	r0, #64	@ 0x40
 80028dc:	f7ff ff8e 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x81); //--set contrast control register - CHECK
 80028e0:	2081      	movs	r0, #129	@ 0x81
 80028e2:	f7ff ff8b 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xFF);
 80028e6:	20ff      	movs	r0, #255	@ 0xff
 80028e8:	f7ff ff88 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80028ec:	20a1      	movs	r0, #161	@ 0xa1
 80028ee:	f7ff ff85 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 80028f2:	20a6      	movs	r0, #166	@ 0xa6
 80028f4:	f7ff ff82 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80028f8:	20a8      	movs	r0, #168	@ 0xa8
 80028fa:	f7ff ff7f 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); //
 80028fe:	203f      	movs	r0, #63	@ 0x3f
 8002900:	f7ff ff7c 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002904:	20a4      	movs	r0, #164	@ 0xa4
 8002906:	f7ff ff79 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800290a:	20d3      	movs	r0, #211	@ 0xd3
 800290c:	f7ff ff76 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002910:	2000      	movs	r0, #0
 8002912:	f7ff ff73 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002916:	20d5      	movs	r0, #213	@ 0xd5
 8002918:	f7ff ff70 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800291c:	20f0      	movs	r0, #240	@ 0xf0
 800291e:	f7ff ff6d 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002922:	20d9      	movs	r0, #217	@ 0xd9
 8002924:	f7ff ff6a 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002928:	2022      	movs	r0, #34	@ 0x22
 800292a:	f7ff ff67 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800292e:	20da      	movs	r0, #218	@ 0xda
 8002930:	f7ff ff64 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
 8002934:	2012      	movs	r0, #18
 8002936:	f7ff ff61 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 800293a:	20db      	movs	r0, #219	@ 0xdb
 800293c:	f7ff ff5e 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002940:	2020      	movs	r0, #32
 8002942:	f7ff ff5b 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002946:	208d      	movs	r0, #141	@ 0x8d
 8002948:	f7ff ff58 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800294c:	2014      	movs	r0, #20
 800294e:	f7ff ff55 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 8002952:	20af      	movs	r0, #175	@ 0xaf
 8002954:	f7ff ff52 	bl	80027fc <ssd1306_WriteCommand>
    ssd1306_Fill(Black);
 8002958:	2000      	movs	r0, #0
 800295a:	f7ff ff79 	bl	8002850 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 800295e:	f7ff ff85 	bl	800286c <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 8002962:	4b03      	ldr	r3, [pc, #12]	@ (8002970 <ssd1306_Init+0xc8>)
 8002964:	2200      	movs	r2, #0
 8002966:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002968:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 800296a:	2201      	movs	r2, #1
 800296c:	715a      	strb	r2, [r3, #5]
}
 800296e:	bd08      	pop	{r3, pc}
 8002970:	200006b4 	.word	0x200006b4

08002974 <ssd1306_DrawPixel>:
//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002974:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8002978:	d122      	bne.n	80029c0 <ssd1306_DrawPixel+0x4c>
 800297a:	293f      	cmp	r1, #63	@ 0x3f
 800297c:	d820      	bhi.n	80029c0 <ssd1306_DrawPixel+0x4c>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 800297e:	4b11      	ldr	r3, [pc, #68]	@ (80029c4 <ssd1306_DrawPixel+0x50>)
 8002980:	791b      	ldrb	r3, [r3, #4]
 8002982:	b17b      	cbz	r3, 80029a4 <ssd1306_DrawPixel+0x30>
        color = (SSD1306_COLOR)!color;
    }
    
    // Draw in the right color
    if(color == White) {
 8002984:	b182      	cbz	r2, 80029a8 <ssd1306_DrawPixel+0x34>
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002986:	b410      	push	{r4}
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002988:	08cb      	lsrs	r3, r1, #3
 800298a:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 800298e:	4c0e      	ldr	r4, [pc, #56]	@ (80029c8 <ssd1306_DrawPixel+0x54>)
 8002990:	f001 0107 	and.w	r1, r1, #7
 8002994:	2201      	movs	r2, #1
 8002996:	408a      	lsls	r2, r1
 8002998:	5c23      	ldrb	r3, [r4, r0]
 800299a:	ea23 0302 	bic.w	r3, r3, r2
 800299e:	5423      	strb	r3, [r4, r0]
    }
}
 80029a0:	bc10      	pop	{r4}
 80029a2:	4770      	bx	lr
    if(color == White) {
 80029a4:	2a01      	cmp	r2, #1
 80029a6:	d1ee      	bne.n	8002986 <ssd1306_DrawPixel+0x12>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80029a8:	08cb      	lsrs	r3, r1, #3
 80029aa:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 80029ae:	4a06      	ldr	r2, [pc, #24]	@ (80029c8 <ssd1306_DrawPixel+0x54>)
 80029b0:	f001 0107 	and.w	r1, r1, #7
 80029b4:	2301      	movs	r3, #1
 80029b6:	408b      	lsls	r3, r1
 80029b8:	5c11      	ldrb	r1, [r2, r0]
 80029ba:	430b      	orrs	r3, r1
 80029bc:	5413      	strb	r3, [r2, r0]
 80029be:	4770      	bx	lr
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	200006b4 	.word	0x200006b4
 80029c8:	200006bc 	.word	0x200006bc

080029cc <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80029cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029d0:	b085      	sub	sp, #20
 80029d2:	4682      	mov	sl, r0
 80029d4:	a804      	add	r0, sp, #16
 80029d6:	e900 0006 	stmdb	r0, {r1, r2}
 80029da:	461f      	mov	r7, r3
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80029dc:	f1aa 0320 	sub.w	r3, sl, #32
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b5e      	cmp	r3, #94	@ 0x5e
 80029e4:	d847      	bhi.n	8002a76 <ssd1306_WriteChar+0xaa>
 80029e6:	f89d 6008 	ldrb.w	r6, [sp, #8]
        return 0;
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80029ea:	4b27      	ldr	r3, [pc, #156]	@ (8002a88 <ssd1306_WriteChar+0xbc>)
 80029ec:	f8b3 8000 	ldrh.w	r8, [r3]
 80029f0:	eb08 0306 	add.w	r3, r8, r6
 80029f4:	2b80      	cmp	r3, #128	@ 0x80
 80029f6:	dc42      	bgt.n	8002a7e <ssd1306_WriteChar+0xb2>
 80029f8:	f89d 2009 	ldrb.w	r2, [sp, #9]
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80029fc:	4b22      	ldr	r3, [pc, #136]	@ (8002a88 <ssd1306_WriteChar+0xbc>)
 80029fe:	885d      	ldrh	r5, [r3, #2]
 8002a00:	18ab      	adds	r3, r5, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002a02:	2b40      	cmp	r3, #64	@ 0x40
 8002a04:	dc3d      	bgt.n	8002a82 <ssd1306_WriteChar+0xb6>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002a06:	b38a      	cbz	r2, 8002a6c <ssd1306_WriteChar+0xa0>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002a08:	f1aa 0920 	sub.w	r9, sl, #32
 8002a0c:	fb02 f909 	mul.w	r9, r2, r9
 8002a10:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8002a14:	b2ed      	uxtb	r5, r5
    for(i = 0; i < Font.FontHeight; i++) {
 8002a16:	f04f 0b00 	mov.w	fp, #0
 8002a1a:	9200      	str	r2, [sp, #0]
 8002a1c:	f8cd a004 	str.w	sl, [sp, #4]
 8002a20:	46ca      	mov	sl, r9
 8002a22:	46a9      	mov	r9, r5
 8002a24:	465d      	mov	r5, fp
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002a26:	9903      	ldr	r1, [sp, #12]
 8002a28:	f831 b00a 	ldrh.w	fp, [r1, sl]
        for(j = 0; j < Font.FontWidth; j++) {
 8002a2c:	b196      	cbz	r6, 8002a54 <ssd1306_WriteChar+0x88>
 8002a2e:	2400      	movs	r4, #0
            if((b << j) & 0x8000)  {
 8002a30:	fa0b f304 	lsl.w	r3, fp, r4
 8002a34:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002a38:	eb08 0004 	add.w	r0, r8, r4
 8002a3c:	bf12      	itee	ne
 8002a3e:	463a      	movne	r2, r7
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002a40:	fab7 f287 	clzeq	r2, r7
 8002a44:	0952      	lsreq	r2, r2, #5
 8002a46:	4649      	mov	r1, r9
 8002a48:	b2c0      	uxtb	r0, r0
 8002a4a:	f7ff ff93 	bl	8002974 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002a4e:	3401      	adds	r4, #1
 8002a50:	42b4      	cmp	r4, r6
 8002a52:	d1ed      	bne.n	8002a30 <ssd1306_WriteChar+0x64>
    for(i = 0; i < Font.FontHeight; i++) {
 8002a54:	3501      	adds	r5, #1
 8002a56:	f10a 0a02 	add.w	sl, sl, #2
 8002a5a:	f109 0901 	add.w	r9, r9, #1
 8002a5e:	fa5f f989 	uxtb.w	r9, r9
 8002a62:	9b00      	ldr	r3, [sp, #0]
 8002a64:	42ab      	cmp	r3, r5
 8002a66:	d1de      	bne.n	8002a26 <ssd1306_WriteChar+0x5a>
 8002a68:	f8dd a004 	ldr.w	sl, [sp, #4]
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002a6c:	4446      	add	r6, r8
 8002a6e:	4b06      	ldr	r3, [pc, #24]	@ (8002a88 <ssd1306_WriteChar+0xbc>)
 8002a70:	801e      	strh	r6, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002a72:	4650      	mov	r0, sl
 8002a74:	e000      	b.n	8002a78 <ssd1306_WriteChar+0xac>
        return 0;
 8002a76:	2000      	movs	r0, #0
}
 8002a78:	b005      	add	sp, #20
 8002a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return 0;
 8002a7e:	2000      	movs	r0, #0
 8002a80:	e7fa      	b.n	8002a78 <ssd1306_WriteChar+0xac>
 8002a82:	2000      	movs	r0, #0
 8002a84:	e7f8      	b.n	8002a78 <ssd1306_WriteChar+0xac>
 8002a86:	bf00      	nop
 8002a88:	200006b4 	.word	0x200006b4

08002a8c <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002a8c:	b570      	push	{r4, r5, r6, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	4604      	mov	r4, r0
 8002a92:	a802      	add	r0, sp, #8
 8002a94:	e900 0006 	stmdb	r0, {r1, r2}
    // Write until null-byte
    while (*str) {
 8002a98:	7820      	ldrb	r0, [r4, #0]
 8002a9a:	b170      	cbz	r0, 8002aba <ssd1306_WriteString+0x2e>
 8002a9c:	461e      	mov	r6, r3
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002a9e:	466d      	mov	r5, sp
 8002aa0:	4633      	mov	r3, r6
 8002aa2:	e895 0006 	ldmia.w	r5, {r1, r2}
 8002aa6:	f7ff ff91 	bl	80029cc <ssd1306_WriteChar>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	7820      	ldrb	r0, [r4, #0]
 8002aae:	4282      	cmp	r2, r0
 8002ab0:	d103      	bne.n	8002aba <ssd1306_WriteString+0x2e>
    while (*str) {
 8002ab2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8002ab6:	2800      	cmp	r0, #0
 8002ab8:	d1f2      	bne.n	8002aa0 <ssd1306_WriteString+0x14>
        str++;
    }
    
    // Everything ok
    return *str;
}
 8002aba:	b002      	add	sp, #8
 8002abc:	bd70      	pop	{r4, r5, r6, pc}
	...

08002ac0 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 8002ac0:	4b01      	ldr	r3, [pc, #4]	@ (8002ac8 <ssd1306_SetCursor+0x8>)
 8002ac2:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 8002ac4:	8059      	strh	r1, [r3, #2]
}
 8002ac6:	4770      	bx	lr
 8002ac8:	200006b4 	.word	0x200006b4

08002acc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002acc:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002ace:	4b0e      	ldr	r3, [pc, #56]	@ (8002b08 <HAL_MspInit+0x3c>)
 8002ad0:	699a      	ldr	r2, [r3, #24]
 8002ad2:	f042 0201 	orr.w	r2, r2, #1
 8002ad6:	619a      	str	r2, [r3, #24]
 8002ad8:	699a      	ldr	r2, [r3, #24]
 8002ada:	f002 0201 	and.w	r2, r2, #1
 8002ade:	9200      	str	r2, [sp, #0]
 8002ae0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ae2:	69da      	ldr	r2, [r3, #28]
 8002ae4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002ae8:	61da      	str	r2, [r3, #28]
 8002aea:	69db      	ldr	r3, [r3, #28]
 8002aec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af0:	9301      	str	r3, [sp, #4]
 8002af2:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002af4:	4a05      	ldr	r2, [pc, #20]	@ (8002b0c <HAL_MspInit+0x40>)
 8002af6:	6853      	ldr	r3, [r2, #4]
 8002af8:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002afc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b00:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b02:	b002      	add	sp, #8
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	40010000 	.word	0x40010000

08002b10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b10:	b510      	push	{r4, lr}
 8002b12:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b14:	2300      	movs	r3, #0
 8002b16:	9304      	str	r3, [sp, #16]
 8002b18:	9305      	str	r3, [sp, #20]
 8002b1a:	9306      	str	r3, [sp, #24]
 8002b1c:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8002b1e:	6803      	ldr	r3, [r0, #0]
 8002b20:	4a35      	ldr	r2, [pc, #212]	@ (8002bf8 <HAL_ADC_MspInit+0xe8>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d004      	beq.n	8002b30 <HAL_ADC_MspInit+0x20>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8002b26:	4a35      	ldr	r2, [pc, #212]	@ (8002bfc <HAL_ADC_MspInit+0xec>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d040      	beq.n	8002bae <HAL_ADC_MspInit+0x9e>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002b2c:	b008      	add	sp, #32
 8002b2e:	bd10      	pop	{r4, pc}
 8002b30:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b32:	4b33      	ldr	r3, [pc, #204]	@ (8002c00 <HAL_ADC_MspInit+0xf0>)
 8002b34:	699a      	ldr	r2, [r3, #24]
 8002b36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b3a:	619a      	str	r2, [r3, #24]
 8002b3c:	699a      	ldr	r2, [r3, #24]
 8002b3e:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8002b42:	9200      	str	r2, [sp, #0]
 8002b44:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b46:	699a      	ldr	r2, [r3, #24]
 8002b48:	f042 0204 	orr.w	r2, r2, #4
 8002b4c:	619a      	str	r2, [r3, #24]
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	9301      	str	r3, [sp, #4]
 8002b56:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002b58:	2330      	movs	r3, #48	@ 0x30
 8002b5a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b60:	a904      	add	r1, sp, #16
 8002b62:	4828      	ldr	r0, [pc, #160]	@ (8002c04 <HAL_ADC_MspInit+0xf4>)
 8002b64:	f001 f8b0 	bl	8003cc8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8002b68:	4827      	ldr	r0, [pc, #156]	@ (8002c08 <HAL_ADC_MspInit+0xf8>)
 8002b6a:	4b28      	ldr	r3, [pc, #160]	@ (8002c0c <HAL_ADC_MspInit+0xfc>)
 8002b6c:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b72:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002b74:	2280      	movs	r2, #128	@ 0x80
 8002b76:	60c2      	str	r2, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002b78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b7c:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b82:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002b84:	2220      	movs	r2, #32
 8002b86:	6182      	str	r2, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002b88:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002b8a:	f000 ff0b 	bl	80039a4 <HAL_DMA_Init>
 8002b8e:	b958      	cbnz	r0, 8002ba8 <HAL_ADC_MspInit+0x98>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002b90:	4b1d      	ldr	r3, [pc, #116]	@ (8002c08 <HAL_ADC_MspInit+0xf8>)
 8002b92:	6223      	str	r3, [r4, #32]
 8002b94:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002b96:	2200      	movs	r2, #0
 8002b98:	4611      	mov	r1, r2
 8002b9a:	2012      	movs	r0, #18
 8002b9c:	f000 feaa 	bl	80038f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002ba0:	2012      	movs	r0, #18
 8002ba2:	f000 fedd 	bl	8003960 <HAL_NVIC_EnableIRQ>
 8002ba6:	e7c1      	b.n	8002b2c <HAL_ADC_MspInit+0x1c>
      Error_Handler();
 8002ba8:	f7ff fe26 	bl	80027f8 <Error_Handler>
 8002bac:	e7f0      	b.n	8002b90 <HAL_ADC_MspInit+0x80>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002bae:	4b14      	ldr	r3, [pc, #80]	@ (8002c00 <HAL_ADC_MspInit+0xf0>)
 8002bb0:	699a      	ldr	r2, [r3, #24]
 8002bb2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002bb6:	619a      	str	r2, [r3, #24]
 8002bb8:	699a      	ldr	r2, [r3, #24]
 8002bba:	f402 6280 	and.w	r2, r2, #1024	@ 0x400
 8002bbe:	9202      	str	r2, [sp, #8]
 8002bc0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc2:	699a      	ldr	r2, [r3, #24]
 8002bc4:	f042 0204 	orr.w	r2, r2, #4
 8002bc8:	619a      	str	r2, [r3, #24]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	f003 0304 	and.w	r3, r3, #4
 8002bd0:	9303      	str	r3, [sp, #12]
 8002bd2:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002bd4:	230e      	movs	r3, #14
 8002bd6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bdc:	a904      	add	r1, sp, #16
 8002bde:	4809      	ldr	r0, [pc, #36]	@ (8002c04 <HAL_ADC_MspInit+0xf4>)
 8002be0:	f001 f872 	bl	8003cc8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002be4:	2200      	movs	r2, #0
 8002be6:	4611      	mov	r1, r2
 8002be8:	2012      	movs	r0, #18
 8002bea:	f000 fe83 	bl	80038f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002bee:	2012      	movs	r0, #18
 8002bf0:	f000 feb6 	bl	8003960 <HAL_NVIC_EnableIRQ>
}
 8002bf4:	e79a      	b.n	8002b2c <HAL_ADC_MspInit+0x1c>
 8002bf6:	bf00      	nop
 8002bf8:	40012400 	.word	0x40012400
 8002bfc:	40012800 	.word	0x40012800
 8002c00:	40021000 	.word	0x40021000
 8002c04:	40010800 	.word	0x40010800
 8002c08:	20000610 	.word	0x20000610
 8002c0c:	40020008 	.word	0x40020008

08002c10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c10:	b510      	push	{r4, lr}
 8002c12:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c14:	2300      	movs	r3, #0
 8002c16:	9302      	str	r3, [sp, #8]
 8002c18:	9303      	str	r3, [sp, #12]
 8002c1a:	9304      	str	r3, [sp, #16]
 8002c1c:	9305      	str	r3, [sp, #20]
  if(hi2c->Instance==I2C1)
 8002c1e:	6802      	ldr	r2, [r0, #0]
 8002c20:	4b15      	ldr	r3, [pc, #84]	@ (8002c78 <HAL_I2C_MspInit+0x68>)
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d001      	beq.n	8002c2a <HAL_I2C_MspInit+0x1a>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002c26:	b006      	add	sp, #24
 8002c28:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c2a:	4c14      	ldr	r4, [pc, #80]	@ (8002c7c <HAL_I2C_MspInit+0x6c>)
 8002c2c:	69a3      	ldr	r3, [r4, #24]
 8002c2e:	f043 0308 	orr.w	r3, r3, #8
 8002c32:	61a3      	str	r3, [r4, #24]
 8002c34:	69a3      	ldr	r3, [r4, #24]
 8002c36:	f003 0308 	and.w	r3, r3, #8
 8002c3a:	9300      	str	r3, [sp, #0]
 8002c3c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c3e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002c42:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c44:	2312      	movs	r3, #18
 8002c46:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c4c:	a902      	add	r1, sp, #8
 8002c4e:	480c      	ldr	r0, [pc, #48]	@ (8002c80 <HAL_I2C_MspInit+0x70>)
 8002c50:	f001 f83a 	bl	8003cc8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002c54:	4a0b      	ldr	r2, [pc, #44]	@ (8002c84 <HAL_I2C_MspInit+0x74>)
 8002c56:	6853      	ldr	r3, [r2, #4]
 8002c58:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002c5c:	f043 0302 	orr.w	r3, r3, #2
 8002c60:	6053      	str	r3, [r2, #4]
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c62:	69e3      	ldr	r3, [r4, #28]
 8002c64:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002c68:	61e3      	str	r3, [r4, #28]
 8002c6a:	69e3      	ldr	r3, [r4, #28]
 8002c6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c70:	9301      	str	r3, [sp, #4]
 8002c72:	9b01      	ldr	r3, [sp, #4]
}
 8002c74:	e7d7      	b.n	8002c26 <HAL_I2C_MspInit+0x16>
 8002c76:	bf00      	nop
 8002c78:	40005400 	.word	0x40005400
 8002c7c:	40021000 	.word	0x40021000
 8002c80:	40010c00 	.word	0x40010c00
 8002c84:	40010000 	.word	0x40010000

08002c88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c88:	b500      	push	{lr}
 8002c8a:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM1)
 8002c8c:	6803      	ldr	r3, [r0, #0]
 8002c8e:	4a21      	ldr	r2, [pc, #132]	@ (8002d14 <HAL_TIM_Base_MspInit+0x8c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d013      	beq.n	8002cbc <HAL_TIM_Base_MspInit+0x34>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8002c94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c98:	d01d      	beq.n	8002cd6 <HAL_TIM_Base_MspInit+0x4e>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8002c9a:	4a1f      	ldr	r2, [pc, #124]	@ (8002d18 <HAL_TIM_Base_MspInit+0x90>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d02e      	beq.n	8002cfe <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8002ca0:	4a1e      	ldr	r2, [pc, #120]	@ (8002d1c <HAL_TIM_Base_MspInit+0x94>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d114      	bne.n	8002cd0 <HAL_TIM_Base_MspInit+0x48>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8002d20 <HAL_TIM_Base_MspInit+0x98>)
 8002ca8:	69da      	ldr	r2, [r3, #28]
 8002caa:	f042 0204 	orr.w	r2, r2, #4
 8002cae:	61da      	str	r2, [r3, #28]
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	f003 0304 	and.w	r3, r3, #4
 8002cb6:	9303      	str	r3, [sp, #12]
 8002cb8:	9b03      	ldr	r3, [sp, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002cba:	e009      	b.n	8002cd0 <HAL_TIM_Base_MspInit+0x48>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002cbc:	4b18      	ldr	r3, [pc, #96]	@ (8002d20 <HAL_TIM_Base_MspInit+0x98>)
 8002cbe:	699a      	ldr	r2, [r3, #24]
 8002cc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002cc4:	619a      	str	r2, [r3, #24]
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ccc:	9300      	str	r3, [sp, #0]
 8002cce:	9b00      	ldr	r3, [sp, #0]
}
 8002cd0:	b005      	add	sp, #20
 8002cd2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cd6:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8002cda:	69da      	ldr	r2, [r3, #28]
 8002cdc:	f042 0201 	orr.w	r2, r2, #1
 8002ce0:	61da      	str	r2, [r3, #28]
 8002ce2:	69db      	ldr	r3, [r3, #28]
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	9301      	str	r3, [sp, #4]
 8002cea:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8002cec:	2200      	movs	r2, #0
 8002cee:	2102      	movs	r1, #2
 8002cf0:	201c      	movs	r0, #28
 8002cf2:	f000 fdff 	bl	80038f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002cf6:	201c      	movs	r0, #28
 8002cf8:	f000 fe32 	bl	8003960 <HAL_NVIC_EnableIRQ>
 8002cfc:	e7e8      	b.n	8002cd0 <HAL_TIM_Base_MspInit+0x48>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002cfe:	4b08      	ldr	r3, [pc, #32]	@ (8002d20 <HAL_TIM_Base_MspInit+0x98>)
 8002d00:	69da      	ldr	r2, [r3, #28]
 8002d02:	f042 0202 	orr.w	r2, r2, #2
 8002d06:	61da      	str	r2, [r3, #28]
 8002d08:	69db      	ldr	r3, [r3, #28]
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	9302      	str	r3, [sp, #8]
 8002d10:	9b02      	ldr	r3, [sp, #8]
 8002d12:	e7dd      	b.n	8002cd0 <HAL_TIM_Base_MspInit+0x48>
 8002d14:	40012c00 	.word	0x40012c00
 8002d18:	40000400 	.word	0x40000400
 8002d1c:	40000800 	.word	0x40000800
 8002d20:	40021000 	.word	0x40021000

08002d24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d24:	b500      	push	{lr}
 8002d26:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d28:	2300      	movs	r3, #0
 8002d2a:	9302      	str	r3, [sp, #8]
 8002d2c:	9303      	str	r3, [sp, #12]
 8002d2e:	9304      	str	r3, [sp, #16]
 8002d30:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 8002d32:	6803      	ldr	r3, [r0, #0]
 8002d34:	4a18      	ldr	r2, [pc, #96]	@ (8002d98 <HAL_TIM_MspPostInit+0x74>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d005      	beq.n	8002d46 <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM3)
 8002d3a:	4a18      	ldr	r2, [pc, #96]	@ (8002d9c <HAL_TIM_MspPostInit+0x78>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d017      	beq.n	8002d70 <HAL_TIM_MspPostInit+0x4c>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002d40:	b007      	add	sp, #28
 8002d42:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d46:	4b16      	ldr	r3, [pc, #88]	@ (8002da0 <HAL_TIM_MspPostInit+0x7c>)
 8002d48:	699a      	ldr	r2, [r3, #24]
 8002d4a:	f042 0204 	orr.w	r2, r2, #4
 8002d4e:	619a      	str	r2, [r3, #24]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	f003 0304 	and.w	r3, r3, #4
 8002d56:	9300      	str	r3, [sp, #0]
 8002d58:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = LED_0_Pin|LED_1_Pin|BEEP_Pin;
 8002d5a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002d5e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d60:	2302      	movs	r3, #2
 8002d62:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d64:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d66:	a902      	add	r1, sp, #8
 8002d68:	480e      	ldr	r0, [pc, #56]	@ (8002da4 <HAL_TIM_MspPostInit+0x80>)
 8002d6a:	f000 ffad 	bl	8003cc8 <HAL_GPIO_Init>
 8002d6e:	e7e7      	b.n	8002d40 <HAL_TIM_MspPostInit+0x1c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d70:	4b0b      	ldr	r3, [pc, #44]	@ (8002da0 <HAL_TIM_MspPostInit+0x7c>)
 8002d72:	699a      	ldr	r2, [r3, #24]
 8002d74:	f042 0204 	orr.w	r2, r2, #4
 8002d78:	619a      	str	r2, [r3, #24]
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	f003 0304 	and.w	r3, r3, #4
 8002d80:	9301      	str	r3, [sp, #4]
 8002d82:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = PUMP_PWM_Pin;
 8002d84:	2340      	movs	r3, #64	@ 0x40
 8002d86:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d88:	2302      	movs	r3, #2
 8002d8a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d8c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(PUMP_PWM_GPIO_Port, &GPIO_InitStruct);
 8002d8e:	a902      	add	r1, sp, #8
 8002d90:	4804      	ldr	r0, [pc, #16]	@ (8002da4 <HAL_TIM_MspPostInit+0x80>)
 8002d92:	f000 ff99 	bl	8003cc8 <HAL_GPIO_Init>
}
 8002d96:	e7d3      	b.n	8002d40 <HAL_TIM_MspPostInit+0x1c>
 8002d98:	40012c00 	.word	0x40012c00
 8002d9c:	40000400 	.word	0x40000400
 8002da0:	40021000 	.word	0x40021000
 8002da4:	40010800 	.word	0x40010800

08002da8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002da8:	b570      	push	{r4, r5, r6, lr}
 8002daa:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dac:	2300      	movs	r3, #0
 8002dae:	9304      	str	r3, [sp, #16]
 8002db0:	9305      	str	r3, [sp, #20]
 8002db2:	9306      	str	r3, [sp, #24]
 8002db4:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 8002db6:	6803      	ldr	r3, [r0, #0]
 8002db8:	4a4a      	ldr	r2, [pc, #296]	@ (8002ee4 <HAL_UART_MspInit+0x13c>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d005      	beq.n	8002dca <HAL_UART_MspInit+0x22>
 8002dbe:	4604      	mov	r4, r0

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 8002dc0:	4a49      	ldr	r2, [pc, #292]	@ (8002ee8 <HAL_UART_MspInit+0x140>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d030      	beq.n	8002e28 <HAL_UART_MspInit+0x80>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002dc6:	b008      	add	sp, #32
 8002dc8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8002dca:	4b48      	ldr	r3, [pc, #288]	@ (8002eec <HAL_UART_MspInit+0x144>)
 8002dcc:	699a      	ldr	r2, [r3, #24]
 8002dce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002dd2:	619a      	str	r2, [r3, #24]
 8002dd4:	699a      	ldr	r2, [r3, #24]
 8002dd6:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002dda:	9200      	str	r2, [sp, #0]
 8002ddc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dde:	699a      	ldr	r2, [r3, #24]
 8002de0:	f042 0208 	orr.w	r2, r2, #8
 8002de4:	619a      	str	r2, [r3, #24]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f003 0308 	and.w	r3, r3, #8
 8002dec:	9301      	str	r3, [sp, #4]
 8002dee:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002df0:	2340      	movs	r3, #64	@ 0x40
 8002df2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df4:	2302      	movs	r3, #2
 8002df6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dfc:	4c3c      	ldr	r4, [pc, #240]	@ (8002ef0 <HAL_UART_MspInit+0x148>)
 8002dfe:	a904      	add	r1, sp, #16
 8002e00:	4620      	mov	r0, r4
 8002e02:	f000 ff61 	bl	8003cc8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002e06:	2380      	movs	r3, #128	@ 0x80
 8002e08:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e10:	a904      	add	r1, sp, #16
 8002e12:	4620      	mov	r0, r4
 8002e14:	f000 ff58 	bl	8003cc8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002e18:	4a36      	ldr	r2, [pc, #216]	@ (8002ef4 <HAL_UART_MspInit+0x14c>)
 8002e1a:	6853      	ldr	r3, [r2, #4]
 8002e1c:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002e20:	f043 0304 	orr.w	r3, r3, #4
 8002e24:	6053      	str	r3, [r2, #4]
 8002e26:	e7ce      	b.n	8002dc6 <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002e28:	4b30      	ldr	r3, [pc, #192]	@ (8002eec <HAL_UART_MspInit+0x144>)
 8002e2a:	69da      	ldr	r2, [r3, #28]
 8002e2c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002e30:	61da      	str	r2, [r3, #28]
 8002e32:	69da      	ldr	r2, [r3, #28]
 8002e34:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8002e38:	9202      	str	r2, [sp, #8]
 8002e3a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e3c:	699a      	ldr	r2, [r3, #24]
 8002e3e:	f042 0208 	orr.w	r2, r2, #8
 8002e42:	619a      	str	r2, [r3, #24]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	f003 0308 	and.w	r3, r3, #8
 8002e4a:	9303      	str	r3, [sp, #12]
 8002e4c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e52:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e54:	2302      	movs	r3, #2
 8002e56:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e5c:	4e24      	ldr	r6, [pc, #144]	@ (8002ef0 <HAL_UART_MspInit+0x148>)
 8002e5e:	a904      	add	r1, sp, #16
 8002e60:	4630      	mov	r0, r6
 8002e62:	f000 ff31 	bl	8003cc8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002e66:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e6a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e6c:	2500      	movs	r5, #0
 8002e6e:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e70:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e72:	a904      	add	r1, sp, #16
 8002e74:	4630      	mov	r0, r6
 8002e76:	f000 ff27 	bl	8003cc8 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8002e7a:	481f      	ldr	r0, [pc, #124]	@ (8002ef8 <HAL_UART_MspInit+0x150>)
 8002e7c:	4b1f      	ldr	r3, [pc, #124]	@ (8002efc <HAL_UART_MspInit+0x154>)
 8002e7e:	6003      	str	r3, [r0, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e80:	2310      	movs	r3, #16
 8002e82:	6043      	str	r3, [r0, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e84:	6085      	str	r5, [r0, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e86:	2380      	movs	r3, #128	@ 0x80
 8002e88:	60c3      	str	r3, [r0, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e8a:	6105      	str	r5, [r0, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e8c:	6145      	str	r5, [r0, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002e8e:	6185      	str	r5, [r0, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e90:	61c5      	str	r5, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002e92:	f000 fd87 	bl	80039a4 <HAL_DMA_Init>
 8002e96:	b9f0      	cbnz	r0, 8002ed6 <HAL_UART_MspInit+0x12e>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002e98:	4b17      	ldr	r3, [pc, #92]	@ (8002ef8 <HAL_UART_MspInit+0x150>)
 8002e9a:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002e9c:	625c      	str	r4, [r3, #36]	@ 0x24
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002e9e:	4818      	ldr	r0, [pc, #96]	@ (8002f00 <HAL_UART_MspInit+0x158>)
 8002ea0:	4b18      	ldr	r3, [pc, #96]	@ (8002f04 <HAL_UART_MspInit+0x15c>)
 8002ea2:	6003      	str	r3, [r0, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	6043      	str	r3, [r0, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ea8:	6083      	str	r3, [r0, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002eaa:	2280      	movs	r2, #128	@ 0x80
 8002eac:	60c2      	str	r2, [r0, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002eae:	6103      	str	r3, [r0, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002eb0:	6143      	str	r3, [r0, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002eb2:	2220      	movs	r2, #32
 8002eb4:	6182      	str	r2, [r0, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002eb6:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002eb8:	f000 fd74 	bl	80039a4 <HAL_DMA_Init>
 8002ebc:	b970      	cbnz	r0, 8002edc <HAL_UART_MspInit+0x134>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002ebe:	4b10      	ldr	r3, [pc, #64]	@ (8002f00 <HAL_UART_MspInit+0x158>)
 8002ec0:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002ec2:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	4611      	mov	r1, r2
 8002ec8:	2027      	movs	r0, #39	@ 0x27
 8002eca:	f000 fd13 	bl	80038f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002ece:	2027      	movs	r0, #39	@ 0x27
 8002ed0:	f000 fd46 	bl	8003960 <HAL_NVIC_EnableIRQ>
}
 8002ed4:	e777      	b.n	8002dc6 <HAL_UART_MspInit+0x1e>
      Error_Handler();
 8002ed6:	f7ff fc8f 	bl	80027f8 <Error_Handler>
 8002eda:	e7dd      	b.n	8002e98 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8002edc:	f7ff fc8c 	bl	80027f8 <Error_Handler>
 8002ee0:	e7ed      	b.n	8002ebe <HAL_UART_MspInit+0x116>
 8002ee2:	bf00      	nop
 8002ee4:	40013800 	.word	0x40013800
 8002ee8:	40004800 	.word	0x40004800
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	40010c00 	.word	0x40010c00
 8002ef4:	40010000 	.word	0x40010000
 8002ef8:	200003c8 	.word	0x200003c8
 8002efc:	4002001c 	.word	0x4002001c
 8002f00:	20000384 	.word	0x20000384
 8002f04:	40020030 	.word	0x40020030

08002f08 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f08:	e7fe      	b.n	8002f08 <NMI_Handler>

08002f0a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f0a:	e7fe      	b.n	8002f0a <HardFault_Handler>

08002f0c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f0c:	e7fe      	b.n	8002f0c <MemManage_Handler>

08002f0e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f0e:	e7fe      	b.n	8002f0e <BusFault_Handler>

08002f10 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f10:	e7fe      	b.n	8002f10 <UsageFault_Handler>

08002f12 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f12:	4770      	bx	lr

08002f14 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f14:	4770      	bx	lr

08002f16 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f16:	4770      	bx	lr

08002f18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f18:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f1a:	f000 f945 	bl	80031a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f1e:	bd08      	pop	{r3, pc}

08002f20 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002f20:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002f22:	4802      	ldr	r0, [pc, #8]	@ (8002f2c <DMA1_Channel1_IRQHandler+0xc>)
 8002f24:	f000 fe30 	bl	8003b88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002f28:	bd08      	pop	{r3, pc}
 8002f2a:	bf00      	nop
 8002f2c:	20000610 	.word	0x20000610

08002f30 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002f30:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002f32:	4802      	ldr	r0, [pc, #8]	@ (8002f3c <DMA1_Channel2_IRQHandler+0xc>)
 8002f34:	f000 fe28 	bl	8003b88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002f38:	bd08      	pop	{r3, pc}
 8002f3a:	bf00      	nop
 8002f3c:	200003c8 	.word	0x200003c8

08002f40 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002f40:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002f42:	4802      	ldr	r0, [pc, #8]	@ (8002f4c <DMA1_Channel3_IRQHandler+0xc>)
 8002f44:	f000 fe20 	bl	8003b88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002f48:	bd08      	pop	{r3, pc}
 8002f4a:	bf00      	nop
 8002f4c:	20000384 	.word	0x20000384

08002f50 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002f50:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002f52:	4803      	ldr	r0, [pc, #12]	@ (8002f60 <ADC1_2_IRQHandler+0x10>)
 8002f54:	f000 f97f 	bl	8003256 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002f58:	4802      	ldr	r0, [pc, #8]	@ (8002f64 <ADC1_2_IRQHandler+0x14>)
 8002f5a:	f000 f97c 	bl	8003256 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002f5e:	bd08      	pop	{r3, pc}
 8002f60:	20000684 	.word	0x20000684
 8002f64:	20000654 	.word	0x20000654

08002f68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002f68:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */


	CNT_TIMER2++;
 8002f6a:	4a04      	ldr	r2, [pc, #16]	@ (8002f7c <TIM2_IRQHandler+0x14>)
 8002f6c:	6813      	ldr	r3, [r2, #0]
 8002f6e:	3301      	adds	r3, #1
 8002f70:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002f72:	4803      	ldr	r0, [pc, #12]	@ (8002f80 <TIM2_IRQHandler+0x18>)
 8002f74:	f001 ff8d 	bl	8004e92 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002f78:	bd08      	pop	{r3, pc}
 8002f7a:	bf00      	nop
 8002f7c:	200002f4 	.word	0x200002f4
 8002f80:	2000052c 	.word	0x2000052c

08002f84 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002f84:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002f86:	4802      	ldr	r0, [pc, #8]	@ (8002f90 <USART3_IRQHandler+0xc>)
 8002f88:	f002 fda4 	bl	8005ad4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002f8c:	bd08      	pop	{r3, pc}
 8002f8e:	bf00      	nop
 8002f90:	2000040c 	.word	0x2000040c

08002f94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002f94:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	    if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_12) != RESET)
 8002f96:	4b22      	ldr	r3, [pc, #136]	@ (8003020 <EXTI15_10_IRQHandler+0x8c>)
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8002f9e:	d007      	beq.n	8002fb0 <EXTI15_10_IRQHandler+0x1c>
	    {
	        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_12);
 8002fa0:	4b1f      	ldr	r3, [pc, #124]	@ (8003020 <EXTI15_10_IRQHandler+0x8c>)
 8002fa2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002fa6:	615a      	str	r2, [r3, #20]
	        FLAG_SentKEY0++;
 8002fa8:	4a1e      	ldr	r2, [pc, #120]	@ (8003024 <EXTI15_10_IRQHandler+0x90>)
 8002faa:	7813      	ldrb	r3, [r2, #0]
 8002fac:	3301      	adds	r3, #1
 8002fae:	7013      	strb	r3, [r2, #0]
	    }
	    if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET)
 8002fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8003020 <EXTI15_10_IRQHandler+0x8c>)
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002fb8:	d007      	beq.n	8002fca <EXTI15_10_IRQHandler+0x36>
	    {
	        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 8002fba:	4b19      	ldr	r3, [pc, #100]	@ (8003020 <EXTI15_10_IRQHandler+0x8c>)
 8002fbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fc0:	615a      	str	r2, [r3, #20]
	        FLAG_SentKEY1++;
 8002fc2:	4a19      	ldr	r2, [pc, #100]	@ (8003028 <EXTI15_10_IRQHandler+0x94>)
 8002fc4:	7813      	ldrb	r3, [r2, #0]
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	7013      	strb	r3, [r2, #0]
	    }
	    if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_14) != RESET)
 8002fca:	4b15      	ldr	r3, [pc, #84]	@ (8003020 <EXTI15_10_IRQHandler+0x8c>)
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8002fd2:	d007      	beq.n	8002fe4 <EXTI15_10_IRQHandler+0x50>
	    {
	        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14);
 8002fd4:	4b12      	ldr	r3, [pc, #72]	@ (8003020 <EXTI15_10_IRQHandler+0x8c>)
 8002fd6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002fda:	615a      	str	r2, [r3, #20]
	        FLAG_SentKEY2++;
 8002fdc:	4a13      	ldr	r2, [pc, #76]	@ (800302c <EXTI15_10_IRQHandler+0x98>)
 8002fde:	7813      	ldrb	r3, [r2, #0]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	7013      	strb	r3, [r2, #0]
	    }
	    if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_15) != RESET)
 8002fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8003020 <EXTI15_10_IRQHandler+0x8c>)
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8002fec:	d007      	beq.n	8002ffe <EXTI15_10_IRQHandler+0x6a>
	    {
	        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_15);
 8002fee:	4b0c      	ldr	r3, [pc, #48]	@ (8003020 <EXTI15_10_IRQHandler+0x8c>)
 8002ff0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002ff4:	615a      	str	r2, [r3, #20]
	        FLAG_SentKEY3++;
 8002ff6:	4a0e      	ldr	r2, [pc, #56]	@ (8003030 <EXTI15_10_IRQHandler+0x9c>)
 8002ff8:	7813      	ldrb	r3, [r2, #0]
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	7013      	strb	r3, [r2, #0]
	    }
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002ffe:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003002:	f000 ffaf 	bl	8003f64 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003006:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800300a:	f000 ffab 	bl	8003f64 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800300e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003012:	f000 ffa7 	bl	8003f64 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003016:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800301a:	f000 ffa3 	bl	8003f64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800301e:	bd08      	pop	{r3, pc}
 8003020:	40010400 	.word	0x40010400
 8003024:	200002f3 	.word	0x200002f3
 8003028:	200002f2 	.word	0x200002f2
 800302c:	200002f1 	.word	0x200002f1
 8003030:	200002f0 	.word	0x200002f0

08003034 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8003034:	2001      	movs	r0, #1
 8003036:	4770      	bx	lr

08003038 <_kill>:

int _kill(int pid, int sig)
{
 8003038:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800303a:	f003 ffc9 	bl	8006fd0 <__errno>
 800303e:	2316      	movs	r3, #22
 8003040:	6003      	str	r3, [r0, #0]
  return -1;
}
 8003042:	f04f 30ff 	mov.w	r0, #4294967295
 8003046:	bd08      	pop	{r3, pc}

08003048 <_exit>:

void _exit (int status)
{
 8003048:	b508      	push	{r3, lr}
  errno = EINVAL;
 800304a:	f003 ffc1 	bl	8006fd0 <__errno>
 800304e:	2316      	movs	r3, #22
 8003050:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8003052:	e7fe      	b.n	8003052 <_exit+0xa>

08003054 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003054:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003056:	1e16      	subs	r6, r2, #0
 8003058:	dd07      	ble.n	800306a <_read+0x16>
 800305a:	460c      	mov	r4, r1
 800305c:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 800305e:	f3af 8000 	nop.w
 8003062:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003066:	42a5      	cmp	r5, r4
 8003068:	d1f9      	bne.n	800305e <_read+0xa>
  }

  return len;
}
 800306a:	4630      	mov	r0, r6
 800306c:	bd70      	pop	{r4, r5, r6, pc}

0800306e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800306e:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003070:	1e16      	subs	r6, r2, #0
 8003072:	dd07      	ble.n	8003084 <_write+0x16>
 8003074:	460c      	mov	r4, r1
 8003076:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 8003078:	f814 0b01 	ldrb.w	r0, [r4], #1
 800307c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003080:	42a5      	cmp	r5, r4
 8003082:	d1f9      	bne.n	8003078 <_write+0xa>
  }
  return len;
}
 8003084:	4630      	mov	r0, r6
 8003086:	bd70      	pop	{r4, r5, r6, pc}

08003088 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8003088:	f04f 30ff 	mov.w	r0, #4294967295
 800308c:	4770      	bx	lr

0800308e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800308e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003092:	604b      	str	r3, [r1, #4]
  return 0;
}
 8003094:	2000      	movs	r0, #0
 8003096:	4770      	bx	lr

08003098 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8003098:	2001      	movs	r0, #1
 800309a:	4770      	bx	lr

0800309c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800309c:	2000      	movs	r0, #0
 800309e:	4770      	bx	lr

080030a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030a0:	b508      	push	{r3, lr}
 80030a2:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030a4:	4a0c      	ldr	r2, [pc, #48]	@ (80030d8 <_sbrk+0x38>)
 80030a6:	6812      	ldr	r2, [r2, #0]
 80030a8:	b152      	cbz	r2, 80030c0 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030aa:	4a0b      	ldr	r2, [pc, #44]	@ (80030d8 <_sbrk+0x38>)
 80030ac:	6810      	ldr	r0, [r2, #0]
 80030ae:	4403      	add	r3, r0
 80030b0:	4a0a      	ldr	r2, [pc, #40]	@ (80030dc <_sbrk+0x3c>)
 80030b2:	490b      	ldr	r1, [pc, #44]	@ (80030e0 <_sbrk+0x40>)
 80030b4:	1a52      	subs	r2, r2, r1
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d806      	bhi.n	80030c8 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80030ba:	4a07      	ldr	r2, [pc, #28]	@ (80030d8 <_sbrk+0x38>)
 80030bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80030be:	bd08      	pop	{r3, pc}
    __sbrk_heap_end = &_end;
 80030c0:	4a05      	ldr	r2, [pc, #20]	@ (80030d8 <_sbrk+0x38>)
 80030c2:	4908      	ldr	r1, [pc, #32]	@ (80030e4 <_sbrk+0x44>)
 80030c4:	6011      	str	r1, [r2, #0]
 80030c6:	e7f0      	b.n	80030aa <_sbrk+0xa>
    errno = ENOMEM;
 80030c8:	f003 ff82 	bl	8006fd0 <__errno>
 80030cc:	230c      	movs	r3, #12
 80030ce:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80030d0:	f04f 30ff 	mov.w	r0, #4294967295
 80030d4:	e7f3      	b.n	80030be <_sbrk+0x1e>
 80030d6:	bf00      	nop
 80030d8:	20000abc 	.word	0x20000abc
 80030dc:	20005000 	.word	0x20005000
 80030e0:	00000400 	.word	0x00000400
 80030e4:	20000c10 	.word	0x20000c10

080030e8 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030e8:	4770      	bx	lr
	...

080030ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80030ec:	f7ff fffc 	bl	80030e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  ldr r0, =_sdata
 80030f0:	480b      	ldr	r0, [pc, #44]	@ (8003120 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80030f2:	490c      	ldr	r1, [pc, #48]	@ (8003124 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80030f4:	4a0c      	ldr	r2, [pc, #48]	@ (8003128 <LoopFillZerobss+0x16>)
  movs r3, #0
 80030f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030f8:	e002      	b.n	8003100 <LoopCopyDataInit>

080030fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030fe:	3304      	adds	r3, #4

08003100 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003100:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003102:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003104:	d3f9      	bcc.n	80030fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003106:	4a09      	ldr	r2, [pc, #36]	@ (800312c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003108:	4c09      	ldr	r4, [pc, #36]	@ (8003130 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800310a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800310c:	e001      	b.n	8003112 <LoopFillZerobss>

0800310e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800310e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003110:	3204      	adds	r2, #4

08003112 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003112:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003114:	d3fb      	bcc.n	800310e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003116:	f003 ff61 	bl	8006fdc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800311a:	f7fe ff97 	bl	800204c <main>
  bx lr
 800311e:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */  ldr r0, =_sdata
 8003120:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003124:	200002d0 	.word	0x200002d0
  ldr r2, =_sidata
 8003128:	0800c74c 	.word	0x0800c74c
  ldr r2, =_sbss
 800312c:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 8003130:	20000c10 	.word	0x20000c10

08003134 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003134:	e7fe      	b.n	8003134 <CAN1_RX1_IRQHandler>
	...

08003138 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003138:	b510      	push	{r4, lr}
 800313a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800313c:	4b0e      	ldr	r3, [pc, #56]	@ (8003178 <HAL_InitTick+0x40>)
 800313e:	781a      	ldrb	r2, [r3, #0]
 8003140:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003144:	fbb3 f3f2 	udiv	r3, r3, r2
 8003148:	4a0c      	ldr	r2, [pc, #48]	@ (800317c <HAL_InitTick+0x44>)
 800314a:	6810      	ldr	r0, [r2, #0]
 800314c:	fbb0 f0f3 	udiv	r0, r0, r3
 8003150:	f000 fc14 	bl	800397c <HAL_SYSTICK_Config>
 8003154:	b968      	cbnz	r0, 8003172 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003156:	2c0f      	cmp	r4, #15
 8003158:	d901      	bls.n	800315e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800315a:	2001      	movs	r0, #1
 800315c:	e00a      	b.n	8003174 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800315e:	2200      	movs	r2, #0
 8003160:	4621      	mov	r1, r4
 8003162:	f04f 30ff 	mov.w	r0, #4294967295
 8003166:	f000 fbc5 	bl	80038f4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800316a:	4b05      	ldr	r3, [pc, #20]	@ (8003180 <HAL_InitTick+0x48>)
 800316c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800316e:	2000      	movs	r0, #0
 8003170:	e000      	b.n	8003174 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8003172:	2001      	movs	r0, #1
}
 8003174:	bd10      	pop	{r4, pc}
 8003176:	bf00      	nop
 8003178:	20000100 	.word	0x20000100
 800317c:	200000fc 	.word	0x200000fc
 8003180:	20000104 	.word	0x20000104

08003184 <HAL_Init>:
{
 8003184:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003186:	4a07      	ldr	r2, [pc, #28]	@ (80031a4 <HAL_Init+0x20>)
 8003188:	6813      	ldr	r3, [r2, #0]
 800318a:	f043 0310 	orr.w	r3, r3, #16
 800318e:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003190:	2003      	movs	r0, #3
 8003192:	f000 fb9d 	bl	80038d0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003196:	200f      	movs	r0, #15
 8003198:	f7ff ffce 	bl	8003138 <HAL_InitTick>
  HAL_MspInit();
 800319c:	f7ff fc96 	bl	8002acc <HAL_MspInit>
}
 80031a0:	2000      	movs	r0, #0
 80031a2:	bd08      	pop	{r3, pc}
 80031a4:	40022000 	.word	0x40022000

080031a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80031a8:	4a03      	ldr	r2, [pc, #12]	@ (80031b8 <HAL_IncTick+0x10>)
 80031aa:	6811      	ldr	r1, [r2, #0]
 80031ac:	4b03      	ldr	r3, [pc, #12]	@ (80031bc <HAL_IncTick+0x14>)
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	440b      	add	r3, r1
 80031b2:	6013      	str	r3, [r2, #0]
}
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	20000ac0 	.word	0x20000ac0
 80031bc:	20000100 	.word	0x20000100

080031c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80031c0:	4b01      	ldr	r3, [pc, #4]	@ (80031c8 <HAL_GetTick+0x8>)
 80031c2:	6818      	ldr	r0, [r3, #0]
}
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	20000ac0 	.word	0x20000ac0

080031cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031cc:	b538      	push	{r3, r4, r5, lr}
 80031ce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80031d0:	f7ff fff6 	bl	80031c0 <HAL_GetTick>
 80031d4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031d6:	f1b4 3fff 	cmp.w	r4, #4294967295
 80031da:	d002      	beq.n	80031e2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80031dc:	4b04      	ldr	r3, [pc, #16]	@ (80031f0 <HAL_Delay+0x24>)
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031e2:	f7ff ffed 	bl	80031c0 <HAL_GetTick>
 80031e6:	1b40      	subs	r0, r0, r5
 80031e8:	42a0      	cmp	r0, r4
 80031ea:	d3fa      	bcc.n	80031e2 <HAL_Delay+0x16>
  {
  }
}
 80031ec:	bd38      	pop	{r3, r4, r5, pc}
 80031ee:	bf00      	nop
 80031f0:	20000100 	.word	0x20000100

080031f4 <HAL_ADC_ConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80031f4:	4770      	bx	lr

080031f6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80031f6:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031f8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80031fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031fc:	f012 0f50 	tst.w	r2, #80	@ 0x50
 8003200:	d11e      	bne.n	8003240 <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003202:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003204:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003208:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	6892      	ldr	r2, [r2, #8]
 800320e:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8003212:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8003216:	d003      	beq.n	8003220 <ADC_DMAConvCplt+0x2a>
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003218:	4618      	mov	r0, r3
 800321a:	f7ff ffeb 	bl	80031f4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800321e:	bd08      	pop	{r3, pc}
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003220:	7b1a      	ldrb	r2, [r3, #12]
 8003222:	2a00      	cmp	r2, #0
 8003224:	d1f8      	bne.n	8003218 <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003226:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003228:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800322c:	629a      	str	r2, [r3, #40]	@ 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800322e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003230:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8003234:	d1f0      	bne.n	8003218 <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003236:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003238:	f042 0201 	orr.w	r2, r2, #1
 800323c:	629a      	str	r2, [r3, #40]	@ 0x28
 800323e:	e7eb      	b.n	8003218 <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003240:	6a1b      	ldr	r3, [r3, #32]
 8003242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003244:	4798      	blx	r3
}
 8003246:	e7ea      	b.n	800321e <ADC_DMAConvCplt+0x28>

08003248 <HAL_ADC_ConvHalfCpltCallback>:
}
 8003248:	4770      	bx	lr

0800324a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800324a:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800324c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800324e:	f7ff fffb 	bl	8003248 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003252:	bd08      	pop	{r3, pc}

08003254 <HAL_ADC_LevelOutOfWindowCallback>:
}
 8003254:	4770      	bx	lr

08003256 <HAL_ADC_IRQHandler>:
{
 8003256:	b570      	push	{r4, r5, r6, lr}
 8003258:	4604      	mov	r4, r0
  uint32_t tmp_sr = hadc->Instance->SR;
 800325a:	6803      	ldr	r3, [r0, #0]
 800325c:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800325e:	685d      	ldr	r5, [r3, #4]
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8003260:	f015 0f20 	tst.w	r5, #32
 8003264:	d017      	beq.n	8003296 <HAL_ADC_IRQHandler+0x40>
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003266:	f016 0f02 	tst.w	r6, #2
 800326a:	d014      	beq.n	8003296 <HAL_ADC_IRQHandler+0x40>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800326c:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800326e:	f012 0f10 	tst.w	r2, #16
 8003272:	d103      	bne.n	800327c <HAL_ADC_IRQHandler+0x26>
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003274:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8003276:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800327a:	6282      	str	r2, [r0, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800327c:	689a      	ldr	r2, [r3, #8]
 800327e:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8003282:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8003286:	d033      	beq.n	80032f0 <HAL_ADC_IRQHandler+0x9a>
      HAL_ADC_ConvCpltCallback(hadc);
 8003288:	4620      	mov	r0, r4
 800328a:	f7ff ffb3 	bl	80031f4 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800328e:	6823      	ldr	r3, [r4, #0]
 8003290:	f06f 0212 	mvn.w	r2, #18
 8003294:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003296:	f015 0f80 	tst.w	r5, #128	@ 0x80
 800329a:	d022      	beq.n	80032e2 <HAL_ADC_IRQHandler+0x8c>
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800329c:	f016 0f04 	tst.w	r6, #4
 80032a0:	d01f      	beq.n	80032e2 <HAL_ADC_IRQHandler+0x8c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80032a2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80032a4:	f013 0f10 	tst.w	r3, #16
 80032a8:	d103      	bne.n	80032b2 <HAL_ADC_IRQHandler+0x5c>
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80032aa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80032ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80032b0:	62a3      	str	r3, [r4, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80032b2:	6822      	ldr	r2, [r4, #0]
 80032b4:	6893      	ldr	r3, [r2, #8]
 80032b6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80032ba:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80032be:	d02e      	beq.n	800331e <HAL_ADC_IRQHandler+0xc8>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80032c0:	6853      	ldr	r3, [r2, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80032c2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80032c6:	d105      	bne.n	80032d4 <HAL_ADC_IRQHandler+0x7e>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80032c8:	6893      	ldr	r3, [r2, #8]
 80032ca:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80032ce:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80032d2:	d021      	beq.n	8003318 <HAL_ADC_IRQHandler+0xc2>
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80032d4:	4620      	mov	r0, r4
 80032d6:	f000 faf9 	bl	80038cc <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80032da:	6823      	ldr	r3, [r4, #0]
 80032dc:	f06f 020c 	mvn.w	r2, #12
 80032e0:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80032e2:	f015 0f40 	tst.w	r5, #64	@ 0x40
 80032e6:	d002      	beq.n	80032ee <HAL_ADC_IRQHandler+0x98>
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80032e8:	f016 0f01 	tst.w	r6, #1
 80032ec:	d128      	bne.n	8003340 <HAL_ADC_IRQHandler+0xea>
}
 80032ee:	bd70      	pop	{r4, r5, r6, pc}
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80032f0:	7b22      	ldrb	r2, [r4, #12]
 80032f2:	2a00      	cmp	r2, #0
 80032f4:	d1c8      	bne.n	8003288 <HAL_ADC_IRQHandler+0x32>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	f022 0220 	bic.w	r2, r2, #32
 80032fc:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80032fe:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003300:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003304:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003306:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003308:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800330c:	d1bc      	bne.n	8003288 <HAL_ADC_IRQHandler+0x32>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800330e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003310:	f043 0301 	orr.w	r3, r3, #1
 8003314:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003316:	e7b7      	b.n	8003288 <HAL_ADC_IRQHandler+0x32>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003318:	7b23      	ldrb	r3, [r4, #12]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d1da      	bne.n	80032d4 <HAL_ADC_IRQHandler+0x7e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800331e:	6853      	ldr	r3, [r2, #4]
 8003320:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003324:	6053      	str	r3, [r2, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003326:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003328:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800332c:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800332e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003330:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003334:	d1ce      	bne.n	80032d4 <HAL_ADC_IRQHandler+0x7e>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003336:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003338:	f043 0301 	orr.w	r3, r3, #1
 800333c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800333e:	e7c9      	b.n	80032d4 <HAL_ADC_IRQHandler+0x7e>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003340:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003342:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003346:	62a3      	str	r3, [r4, #40]	@ 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003348:	4620      	mov	r0, r4
 800334a:	f7ff ff83 	bl	8003254 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800334e:	6823      	ldr	r3, [r4, #0]
 8003350:	f06f 0201 	mvn.w	r2, #1
 8003354:	601a      	str	r2, [r3, #0]
}
 8003356:	e7ca      	b.n	80032ee <HAL_ADC_IRQHandler+0x98>

08003358 <HAL_ADC_ErrorCallback>:
}
 8003358:	4770      	bx	lr

0800335a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800335a:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800335c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800335e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003360:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003364:	6283      	str	r3, [r0, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003366:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8003368:	f043 0304 	orr.w	r3, r3, #4
 800336c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800336e:	f7ff fff3 	bl	8003358 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003372:	bd08      	pop	{r3, pc}

08003374 <HAL_ADC_ConfigChannel>:
{ 
 8003374:	b430      	push	{r4, r5}
 8003376:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8003378:	2200      	movs	r2, #0
 800337a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800337c:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 8003380:	2a01      	cmp	r2, #1
 8003382:	f000 8093 	beq.w	80034ac <HAL_ADC_ConfigChannel+0x138>
 8003386:	4603      	mov	r3, r0
 8003388:	2201      	movs	r2, #1
 800338a:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
  if (sConfig->Rank < 7U)
 800338e:	684a      	ldr	r2, [r1, #4]
 8003390:	2a06      	cmp	r2, #6
 8003392:	d82d      	bhi.n	80033f0 <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003394:	6804      	ldr	r4, [r0, #0]
 8003396:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8003398:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800339c:	3a05      	subs	r2, #5
 800339e:	f04f 0c1f 	mov.w	ip, #31
 80033a2:	fa0c fc02 	lsl.w	ip, ip, r2
 80033a6:	ea20 000c 	bic.w	r0, r0, ip
 80033aa:	680d      	ldr	r5, [r1, #0]
 80033ac:	fa05 f202 	lsl.w	r2, r5, r2
 80033b0:	4302      	orrs	r2, r0
 80033b2:	6362      	str	r2, [r4, #52]	@ 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80033b4:	680a      	ldr	r2, [r1, #0]
 80033b6:	2a09      	cmp	r2, #9
 80033b8:	d938      	bls.n	800342c <HAL_ADC_ConfigChannel+0xb8>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80033ba:	681c      	ldr	r4, [r3, #0]
 80033bc:	68e0      	ldr	r0, [r4, #12]
 80033be:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80033c2:	3a1e      	subs	r2, #30
 80033c4:	f04f 0c07 	mov.w	ip, #7
 80033c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80033cc:	ea20 000c 	bic.w	r0, r0, ip
 80033d0:	688d      	ldr	r5, [r1, #8]
 80033d2:	fa05 f202 	lsl.w	r2, r5, r2
 80033d6:	4302      	orrs	r2, r0
 80033d8:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80033da:	680a      	ldr	r2, [r1, #0]
 80033dc:	3a10      	subs	r2, #16
 80033de:	2a01      	cmp	r2, #1
 80033e0:	d934      	bls.n	800344c <HAL_ADC_ConfigChannel+0xd8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033e2:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 80033ea:	b002      	add	sp, #8
 80033ec:	bc30      	pop	{r4, r5}
 80033ee:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 80033f0:	2a0c      	cmp	r2, #12
 80033f2:	d80d      	bhi.n	8003410 <HAL_ADC_ConfigChannel+0x9c>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80033f4:	6805      	ldr	r5, [r0, #0]
 80033f6:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 80033f8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80033fc:	3a23      	subs	r2, #35	@ 0x23
 80033fe:	241f      	movs	r4, #31
 8003400:	4094      	lsls	r4, r2
 8003402:	ea20 0004 	bic.w	r0, r0, r4
 8003406:	680c      	ldr	r4, [r1, #0]
 8003408:	4094      	lsls	r4, r2
 800340a:	4320      	orrs	r0, r4
 800340c:	6328      	str	r0, [r5, #48]	@ 0x30
 800340e:	e7d1      	b.n	80033b4 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003410:	6805      	ldr	r5, [r0, #0]
 8003412:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8003414:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003418:	3a41      	subs	r2, #65	@ 0x41
 800341a:	241f      	movs	r4, #31
 800341c:	4094      	lsls	r4, r2
 800341e:	ea20 0004 	bic.w	r0, r0, r4
 8003422:	680c      	ldr	r4, [r1, #0]
 8003424:	4094      	lsls	r4, r2
 8003426:	4320      	orrs	r0, r4
 8003428:	62e8      	str	r0, [r5, #44]	@ 0x2c
 800342a:	e7c3      	b.n	80033b4 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800342c:	681c      	ldr	r4, [r3, #0]
 800342e:	6920      	ldr	r0, [r4, #16]
 8003430:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003434:	f04f 0c07 	mov.w	ip, #7
 8003438:	fa0c fc02 	lsl.w	ip, ip, r2
 800343c:	ea20 000c 	bic.w	r0, r0, ip
 8003440:	688d      	ldr	r5, [r1, #8]
 8003442:	fa05 f202 	lsl.w	r2, r5, r2
 8003446:	4302      	orrs	r2, r0
 8003448:	6122      	str	r2, [r4, #16]
 800344a:	e7c6      	b.n	80033da <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 800344c:	6818      	ldr	r0, [r3, #0]
 800344e:	4a18      	ldr	r2, [pc, #96]	@ (80034b0 <HAL_ADC_ConfigChannel+0x13c>)
 8003450:	4290      	cmp	r0, r2
 8003452:	d005      	beq.n	8003460 <HAL_ADC_ConfigChannel+0xec>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003454:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003456:	f042 0220 	orr.w	r2, r2, #32
 800345a:	629a      	str	r2, [r3, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 800345c:	2001      	movs	r0, #1
 800345e:	e7c1      	b.n	80033e4 <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003460:	6892      	ldr	r2, [r2, #8]
 8003462:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 8003466:	d11d      	bne.n	80034a4 <HAL_ADC_ConfigChannel+0x130>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003468:	4811      	ldr	r0, [pc, #68]	@ (80034b0 <HAL_ADC_ConfigChannel+0x13c>)
 800346a:	6882      	ldr	r2, [r0, #8]
 800346c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003470:	6082      	str	r2, [r0, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003472:	680a      	ldr	r2, [r1, #0]
 8003474:	2a10      	cmp	r2, #16
 8003476:	d001      	beq.n	800347c <HAL_ADC_ConfigChannel+0x108>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003478:	2000      	movs	r0, #0
 800347a:	e7b3      	b.n	80033e4 <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800347c:	4a0d      	ldr	r2, [pc, #52]	@ (80034b4 <HAL_ADC_ConfigChannel+0x140>)
 800347e:	6812      	ldr	r2, [r2, #0]
 8003480:	490d      	ldr	r1, [pc, #52]	@ (80034b8 <HAL_ADC_ConfigChannel+0x144>)
 8003482:	fba1 1202 	umull	r1, r2, r1, r2
 8003486:	0c92      	lsrs	r2, r2, #18
 8003488:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800348c:	0052      	lsls	r2, r2, #1
 800348e:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8003490:	9a01      	ldr	r2, [sp, #4]
 8003492:	b14a      	cbz	r2, 80034a8 <HAL_ADC_ConfigChannel+0x134>
            wait_loop_index--;
 8003494:	9a01      	ldr	r2, [sp, #4]
 8003496:	3a01      	subs	r2, #1
 8003498:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 800349a:	9a01      	ldr	r2, [sp, #4]
 800349c:	2a00      	cmp	r2, #0
 800349e:	d1f9      	bne.n	8003494 <HAL_ADC_ConfigChannel+0x120>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034a0:	2000      	movs	r0, #0
 80034a2:	e79f      	b.n	80033e4 <HAL_ADC_ConfigChannel+0x70>
 80034a4:	2000      	movs	r0, #0
 80034a6:	e79d      	b.n	80033e4 <HAL_ADC_ConfigChannel+0x70>
 80034a8:	2000      	movs	r0, #0
 80034aa:	e79b      	b.n	80033e4 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 80034ac:	2002      	movs	r0, #2
 80034ae:	e79c      	b.n	80033ea <HAL_ADC_ConfigChannel+0x76>
 80034b0:	40012400 	.word	0x40012400
 80034b4:	200000fc 	.word	0x200000fc
 80034b8:	431bde83 	.word	0x431bde83

080034bc <ADC_Enable>:
{
 80034bc:	b530      	push	{r4, r5, lr}
 80034be:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 80034c0:	2300      	movs	r3, #0
 80034c2:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034c4:	6803      	ldr	r3, [r0, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	f012 0f01 	tst.w	r2, #1
 80034cc:	d13b      	bne.n	8003546 <ADC_Enable+0x8a>
 80034ce:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 80034d0:	689a      	ldr	r2, [r3, #8]
 80034d2:	f042 0201 	orr.w	r2, r2, #1
 80034d6:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80034d8:	4b1c      	ldr	r3, [pc, #112]	@ (800354c <ADC_Enable+0x90>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a1c      	ldr	r2, [pc, #112]	@ (8003550 <ADC_Enable+0x94>)
 80034de:	fba2 2303 	umull	r2, r3, r2, r3
 80034e2:	0c9b      	lsrs	r3, r3, #18
 80034e4:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80034e6:	9b01      	ldr	r3, [sp, #4]
 80034e8:	b12b      	cbz	r3, 80034f6 <ADC_Enable+0x3a>
      wait_loop_index--;
 80034ea:	9b01      	ldr	r3, [sp, #4]
 80034ec:	3b01      	subs	r3, #1
 80034ee:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80034f0:	9b01      	ldr	r3, [sp, #4]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1f9      	bne.n	80034ea <ADC_Enable+0x2e>
    tickstart = HAL_GetTick();
 80034f6:	f7ff fe63 	bl	80031c0 <HAL_GetTick>
 80034fa:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80034fc:	6823      	ldr	r3, [r4, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f013 0f01 	tst.w	r3, #1
 8003504:	d006      	beq.n	8003514 <ADC_Enable+0x58>
  return HAL_OK;
 8003506:	2000      	movs	r0, #0
 8003508:	e01e      	b.n	8003548 <ADC_Enable+0x8c>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800350a:	6823      	ldr	r3, [r4, #0]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f013 0f01 	tst.w	r3, #1
 8003512:	d116      	bne.n	8003542 <ADC_Enable+0x86>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003514:	f7ff fe54 	bl	80031c0 <HAL_GetTick>
 8003518:	1b43      	subs	r3, r0, r5
 800351a:	2b02      	cmp	r3, #2
 800351c:	d9f5      	bls.n	800350a <ADC_Enable+0x4e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 800351e:	6823      	ldr	r3, [r4, #0]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f013 0f01 	tst.w	r3, #1
 8003526:	d1f0      	bne.n	800350a <ADC_Enable+0x4e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003528:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800352a:	f043 0310 	orr.w	r3, r3, #16
 800352e:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003530:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003532:	f043 0301 	orr.w	r3, r3, #1
 8003536:	62e3      	str	r3, [r4, #44]	@ 0x2c
          __HAL_UNLOCK(hadc);
 8003538:	2300      	movs	r3, #0
 800353a:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 800353e:	2001      	movs	r0, #1
 8003540:	e002      	b.n	8003548 <ADC_Enable+0x8c>
  return HAL_OK;
 8003542:	2000      	movs	r0, #0
 8003544:	e000      	b.n	8003548 <ADC_Enable+0x8c>
 8003546:	2000      	movs	r0, #0
}
 8003548:	b003      	add	sp, #12
 800354a:	bd30      	pop	{r4, r5, pc}
 800354c:	200000fc 	.word	0x200000fc
 8003550:	431bde83 	.word	0x431bde83

08003554 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8003554:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8003558:	2b01      	cmp	r3, #1
 800355a:	d066      	beq.n	800362a <HAL_ADC_Start+0xd6>
{
 800355c:	b510      	push	{r4, lr}
 800355e:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8003560:	2301      	movs	r3, #1
 8003562:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8003566:	f7ff ffa9 	bl	80034bc <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 800356a:	2800      	cmp	r0, #0
 800356c:	d159      	bne.n	8003622 <HAL_ADC_Start+0xce>
    ADC_STATE_CLR_SET(hadc->State,
 800356e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003570:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003574:	f023 0301 	bic.w	r3, r3, #1
 8003578:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800357c:	62a3      	str	r3, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800357e:	6823      	ldr	r3, [r4, #0]
 8003580:	4a2b      	ldr	r2, [pc, #172]	@ (8003630 <HAL_ADC_Start+0xdc>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d028      	beq.n	80035d8 <HAL_ADC_Start+0x84>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003586:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003588:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800358c:	62a2      	str	r2, [r4, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800358e:	685a      	ldr	r2, [r3, #4]
 8003590:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8003594:	d005      	beq.n	80035a2 <HAL_ADC_Start+0x4e>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003596:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003598:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800359c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80035a0:	62a2      	str	r2, [r4, #40]	@ 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035a2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80035a4:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80035a8:	bf1a      	itte	ne
 80035aa:	6ae2      	ldrne	r2, [r4, #44]	@ 0x2c
 80035ac:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80035b0:	2200      	moveq	r2, #0
 80035b2:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_UNLOCK(hadc);
 80035b4:	2200      	movs	r2, #0
 80035b6:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80035ba:	f06f 0202 	mvn.w	r2, #2
 80035be:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80035c0:	6823      	ldr	r3, [r4, #0]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 80035c8:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 80035cc:	d01a      	beq.n	8003604 <HAL_ADC_Start+0xb0>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80035ce:	689a      	ldr	r2, [r3, #8]
 80035d0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80035d4:	609a      	str	r2, [r3, #8]
 80035d6:	e027      	b.n	8003628 <HAL_ADC_Start+0xd4>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80035d8:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80035dc:	6852      	ldr	r2, [r2, #4]
 80035de:	f412 2f70 	tst.w	r2, #983040	@ 0xf0000
 80035e2:	d0d0      	beq.n	8003586 <HAL_ADC_Start+0x32>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035e4:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80035e6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80035ea:	62a2      	str	r2, [r4, #40]	@ 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80035ec:	4a11      	ldr	r2, [pc, #68]	@ (8003634 <HAL_ADC_Start+0xe0>)
 80035ee:	6852      	ldr	r2, [r2, #4]
 80035f0:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80035f4:	d0d5      	beq.n	80035a2 <HAL_ADC_Start+0x4e>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80035f6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80035f8:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80035fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003600:	62a2      	str	r2, [r4, #40]	@ 0x28
 8003602:	e7ce      	b.n	80035a2 <HAL_ADC_Start+0x4e>
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003604:	4a0a      	ldr	r2, [pc, #40]	@ (8003630 <HAL_ADC_Start+0xdc>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d004      	beq.n	8003614 <HAL_ADC_Start+0xc0>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003610:	609a      	str	r2, [r3, #8]
 8003612:	e009      	b.n	8003628 <HAL_ADC_Start+0xd4>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003614:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8003618:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800361a:	f412 2f70 	tst.w	r2, #983040	@ 0xf0000
 800361e:	d1d6      	bne.n	80035ce <HAL_ADC_Start+0x7a>
 8003620:	e7f3      	b.n	800360a <HAL_ADC_Start+0xb6>
    __HAL_UNLOCK(hadc);
 8003622:	2300      	movs	r3, #0
 8003624:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8003628:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800362a:	2002      	movs	r0, #2
}
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop
 8003630:	40012800 	.word	0x40012800
 8003634:	40012400 	.word	0x40012400

08003638 <HAL_ADC_Start_DMA>:
{
 8003638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363a:	4604      	mov	r4, r0
 800363c:	460d      	mov	r5, r1
 800363e:	4616      	mov	r6, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003640:	6801      	ldr	r1, [r0, #0]
 8003642:	4842      	ldr	r0, [pc, #264]	@ (800374c <HAL_ADC_Start_DMA+0x114>)
 8003644:	4281      	cmp	r1, r0
 8003646:	d05d      	beq.n	8003704 <HAL_ADC_Start_DMA+0xcc>
 8003648:	4b41      	ldr	r3, [pc, #260]	@ (8003750 <HAL_ADC_Start_DMA+0x118>)
 800364a:	4299      	cmp	r1, r3
 800364c:	d05a      	beq.n	8003704 <HAL_ADC_Start_DMA+0xcc>
    __HAL_LOCK(hadc);
 800364e:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8003652:	2b01      	cmp	r3, #1
 8003654:	d077      	beq.n	8003746 <HAL_ADC_Start_DMA+0x10e>
 8003656:	2301      	movs	r3, #1
 8003658:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    tmp_hal_status = ADC_Enable(hadc);
 800365c:	4620      	mov	r0, r4
 800365e:	f7ff ff2d 	bl	80034bc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003662:	4607      	mov	r7, r0
 8003664:	2800      	cmp	r0, #0
 8003666:	d16a      	bne.n	800373e <HAL_ADC_Start_DMA+0x106>
      ADC_STATE_CLR_SET(hadc->State,
 8003668:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800366a:	f421 6170 	bic.w	r1, r1, #3840	@ 0xf00
 800366e:	f021 0101 	bic.w	r1, r1, #1
 8003672:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8003676:	62a1      	str	r1, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003678:	6822      	ldr	r2, [r4, #0]
 800367a:	4b35      	ldr	r3, [pc, #212]	@ (8003750 <HAL_ADC_Start_DMA+0x118>)
 800367c:	429a      	cmp	r2, r3
 800367e:	d048      	beq.n	8003712 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003680:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003682:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003686:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003688:	6853      	ldr	r3, [r2, #4]
 800368a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800368e:	d005      	beq.n	800369c <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003690:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003692:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003696:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800369a:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800369c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800369e:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80036a2:	bf1a      	itte	ne
 80036a4:	6ae3      	ldrne	r3, [r4, #44]	@ 0x2c
 80036a6:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80036aa:	2300      	moveq	r3, #0
 80036ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
      __HAL_UNLOCK(hadc);
 80036ae:	2300      	movs	r3, #0
 80036b0:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036b4:	6a23      	ldr	r3, [r4, #32]
 80036b6:	4a27      	ldr	r2, [pc, #156]	@ (8003754 <HAL_ADC_Start_DMA+0x11c>)
 80036b8:	629a      	str	r2, [r3, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80036ba:	6a23      	ldr	r3, [r4, #32]
 80036bc:	4a26      	ldr	r2, [pc, #152]	@ (8003758 <HAL_ADC_Start_DMA+0x120>)
 80036be:	62da      	str	r2, [r3, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80036c0:	6a23      	ldr	r3, [r4, #32]
 80036c2:	4a26      	ldr	r2, [pc, #152]	@ (800375c <HAL_ADC_Start_DMA+0x124>)
 80036c4:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80036c6:	6823      	ldr	r3, [r4, #0]
 80036c8:	f06f 0202 	mvn.w	r2, #2
 80036cc:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80036ce:	6822      	ldr	r2, [r4, #0]
 80036d0:	6893      	ldr	r3, [r2, #8]
 80036d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036d6:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80036d8:	6821      	ldr	r1, [r4, #0]
 80036da:	4633      	mov	r3, r6
 80036dc:	462a      	mov	r2, r5
 80036de:	314c      	adds	r1, #76	@ 0x4c
 80036e0:	6a20      	ldr	r0, [r4, #32]
 80036e2:	f000 f995 	bl	8003a10 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80036e6:	6823      	ldr	r3, [r4, #0]
 80036e8:	689a      	ldr	r2, [r3, #8]
 80036ea:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 80036ee:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80036f2:	689a      	ldr	r2, [r3, #8]
 80036f4:	bf0c      	ite	eq
 80036f6:	f442 02a0 	orreq.w	r2, r2, #5242880	@ 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80036fa:	f442 1280 	orrne.w	r2, r2, #1048576	@ 0x100000
 80036fe:	609a      	str	r2, [r3, #8]
}
 8003700:	4638      	mov	r0, r7
 8003702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003704:	4b11      	ldr	r3, [pc, #68]	@ (800374c <HAL_ADC_Start_DMA+0x114>)
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 800370c:	d09f      	beq.n	800364e <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_ERROR;
 800370e:	2701      	movs	r7, #1
 8003710:	e7f6      	b.n	8003700 <HAL_ADC_Start_DMA+0xc8>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003712:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 800371c:	d0b0      	beq.n	8003680 <HAL_ADC_Start_DMA+0x48>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800371e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003720:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003724:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003726:	4b09      	ldr	r3, [pc, #36]	@ (800374c <HAL_ADC_Start_DMA+0x114>)
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800372e:	d0b5      	beq.n	800369c <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003730:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003732:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003736:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800373a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800373c:	e7ae      	b.n	800369c <HAL_ADC_Start_DMA+0x64>
      __HAL_UNLOCK(hadc);
 800373e:	2300      	movs	r3, #0
 8003740:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
 8003744:	e7dc      	b.n	8003700 <HAL_ADC_Start_DMA+0xc8>
    __HAL_LOCK(hadc);
 8003746:	2702      	movs	r7, #2
 8003748:	e7da      	b.n	8003700 <HAL_ADC_Start_DMA+0xc8>
 800374a:	bf00      	nop
 800374c:	40012400 	.word	0x40012400
 8003750:	40012800 	.word	0x40012800
 8003754:	080031f7 	.word	0x080031f7
 8003758:	0800324b 	.word	0x0800324b
 800375c:	0800335b 	.word	0x0800335b

08003760 <ADC_ConversionStop_Disable>:
{
 8003760:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003762:	6803      	ldr	r3, [r0, #0]
 8003764:	689a      	ldr	r2, [r3, #8]
 8003766:	f012 0f01 	tst.w	r2, #1
 800376a:	d101      	bne.n	8003770 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 800376c:	2000      	movs	r0, #0
}
 800376e:	bd38      	pop	{r3, r4, r5, pc}
 8003770:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	f022 0201 	bic.w	r2, r2, #1
 8003778:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800377a:	f7ff fd21 	bl	80031c0 <HAL_GetTick>
 800377e:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003780:	6823      	ldr	r3, [r4, #0]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f013 0f01 	tst.w	r3, #1
 8003788:	d106      	bne.n	8003798 <ADC_ConversionStop_Disable+0x38>
  return HAL_OK;
 800378a:	2000      	movs	r0, #0
 800378c:	e7ef      	b.n	800376e <ADC_ConversionStop_Disable+0xe>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800378e:	6823      	ldr	r3, [r4, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f013 0f01 	tst.w	r3, #1
 8003796:	d013      	beq.n	80037c0 <ADC_ConversionStop_Disable+0x60>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003798:	f7ff fd12 	bl	80031c0 <HAL_GetTick>
 800379c:	1b43      	subs	r3, r0, r5
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d9f5      	bls.n	800378e <ADC_ConversionStop_Disable+0x2e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 80037a2:	6823      	ldr	r3, [r4, #0]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f013 0f01 	tst.w	r3, #1
 80037aa:	d0f0      	beq.n	800378e <ADC_ConversionStop_Disable+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037ac:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80037ae:	f043 0310 	orr.w	r3, r3, #16
 80037b2:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037b4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80037b6:	f043 0301 	orr.w	r3, r3, #1
 80037ba:	62e3      	str	r3, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 80037bc:	2001      	movs	r0, #1
 80037be:	e7d6      	b.n	800376e <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 80037c0:	2000      	movs	r0, #0
 80037c2:	e7d4      	b.n	800376e <ADC_ConversionStop_Disable+0xe>

080037c4 <HAL_ADC_Init>:
  if(hadc == NULL)
 80037c4:	2800      	cmp	r0, #0
 80037c6:	d07a      	beq.n	80038be <HAL_ADC_Init+0xfa>
{
 80037c8:	b570      	push	{r4, r5, r6, lr}
 80037ca:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 80037cc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d04f      	beq.n	8003872 <HAL_ADC_Init+0xae>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80037d2:	4620      	mov	r0, r4
 80037d4:	f7ff ffc4 	bl	8003760 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80037d8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80037da:	f013 0310 	ands.w	r3, r3, #16
 80037de:	d168      	bne.n	80038b2 <HAL_ADC_Init+0xee>
 80037e0:	2800      	cmp	r0, #0
 80037e2:	d166      	bne.n	80038b2 <HAL_ADC_Init+0xee>
    ADC_STATE_CLR_SET(hadc->State,
 80037e4:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80037e6:	f422 5288 	bic.w	r2, r2, #4352	@ 0x1100
 80037ea:	f022 0202 	bic.w	r2, r2, #2
 80037ee:	f042 0202 	orr.w	r2, r2, #2
 80037f2:	62a2      	str	r2, [r4, #40]	@ 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80037f4:	7b21      	ldrb	r1, [r4, #12]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80037f6:	6862      	ldr	r2, [r4, #4]
 80037f8:	69e5      	ldr	r5, [r4, #28]
 80037fa:	432a      	orrs	r2, r5
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80037fc:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003800:	68a5      	ldr	r5, [r4, #8]
 8003802:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8003806:	d004      	beq.n	8003812 <HAL_ADC_Init+0x4e>
 8003808:	2d01      	cmp	r5, #1
 800380a:	bf14      	ite	ne
 800380c:	2500      	movne	r5, #0
 800380e:	2501      	moveq	r5, #1
 8003810:	022d      	lsls	r5, r5, #8
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003812:	7d26      	ldrb	r6, [r4, #20]
 8003814:	2e01      	cmp	r6, #1
 8003816:	d032      	beq.n	800387e <HAL_ADC_Init+0xba>
      MODIFY_REG(hadc->Instance->CR1,
 8003818:	6826      	ldr	r6, [r4, #0]
 800381a:	6871      	ldr	r1, [r6, #4]
 800381c:	f421 4169 	bic.w	r1, r1, #59648	@ 0xe900
 8003820:	4329      	orrs	r1, r5
 8003822:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8003824:	6825      	ldr	r5, [r4, #0]
 8003826:	68ae      	ldr	r6, [r5, #8]
 8003828:	4926      	ldr	r1, [pc, #152]	@ (80038c4 <HAL_ADC_Init+0x100>)
 800382a:	4031      	ands	r1, r6
 800382c:	4311      	orrs	r1, r2
 800382e:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003830:	68a1      	ldr	r1, [r4, #8]
 8003832:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8003836:	d001      	beq.n	800383c <HAL_ADC_Init+0x78>
 8003838:	2901      	cmp	r1, #1
 800383a:	d102      	bne.n	8003842 <HAL_ADC_Init+0x7e>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800383c:	6923      	ldr	r3, [r4, #16]
 800383e:	3b01      	subs	r3, #1
 8003840:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8003842:	6825      	ldr	r5, [r4, #0]
 8003844:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 8003846:	f421 0170 	bic.w	r1, r1, #15728640	@ 0xf00000
 800384a:	430b      	orrs	r3, r1
 800384c:	62eb      	str	r3, [r5, #44]	@ 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800384e:	6823      	ldr	r3, [r4, #0]
 8003850:	6899      	ldr	r1, [r3, #8]
 8003852:	4b1d      	ldr	r3, [pc, #116]	@ (80038c8 <HAL_ADC_Init+0x104>)
 8003854:	400b      	ands	r3, r1
 8003856:	429a      	cmp	r2, r3
 8003858:	d022      	beq.n	80038a0 <HAL_ADC_Init+0xdc>
      ADC_STATE_CLR_SET(hadc->State,
 800385a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800385c:	f023 0312 	bic.w	r3, r3, #18
 8003860:	f043 0310 	orr.w	r3, r3, #16
 8003864:	62a3      	str	r3, [r4, #40]	@ 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003866:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003868:	f043 0301 	orr.w	r3, r3, #1
 800386c:	62e3      	str	r3, [r4, #44]	@ 0x2c
      tmp_hal_status = HAL_ERROR;
 800386e:	2001      	movs	r0, #1
 8003870:	e024      	b.n	80038bc <HAL_ADC_Init+0xf8>
    ADC_CLEAR_ERRORCODE(hadc);
 8003872:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8003874:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    HAL_ADC_MspInit(hadc);
 8003878:	f7ff f94a 	bl	8002b10 <HAL_ADC_MspInit>
 800387c:	e7a9      	b.n	80037d2 <HAL_ADC_Init+0xe>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800387e:	b931      	cbnz	r1, 800388e <HAL_ADC_Init+0xca>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003880:	69a1      	ldr	r1, [r4, #24]
 8003882:	3901      	subs	r1, #1
 8003884:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 8003888:	f441 6500 	orr.w	r5, r1, #2048	@ 0x800
 800388c:	e7c4      	b.n	8003818 <HAL_ADC_Init+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800388e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003890:	f041 0120 	orr.w	r1, r1, #32
 8003894:	62a1      	str	r1, [r4, #40]	@ 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003896:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003898:	f041 0101 	orr.w	r1, r1, #1
 800389c:	62e1      	str	r1, [r4, #44]	@ 0x2c
 800389e:	e7bb      	b.n	8003818 <HAL_ADC_Init+0x54>
      ADC_CLEAR_ERRORCODE(hadc);
 80038a0:	2300      	movs	r3, #0
 80038a2:	62e3      	str	r3, [r4, #44]	@ 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80038a4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80038a6:	f023 0303 	bic.w	r3, r3, #3
 80038aa:	f043 0301 	orr.w	r3, r3, #1
 80038ae:	62a3      	str	r3, [r4, #40]	@ 0x28
 80038b0:	e004      	b.n	80038bc <HAL_ADC_Init+0xf8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038b2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80038b4:	f043 0310 	orr.w	r3, r3, #16
 80038b8:	62a3      	str	r3, [r4, #40]	@ 0x28
    tmp_hal_status = HAL_ERROR;
 80038ba:	2001      	movs	r0, #1
}
 80038bc:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80038be:	2001      	movs	r0, #1
}
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	ffe1f7fd 	.word	0xffe1f7fd
 80038c8:	ff1f0efe 	.word	0xff1f0efe

080038cc <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80038cc:	4770      	bx	lr
	...

080038d0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038d0:	4907      	ldr	r1, [pc, #28]	@ (80038f0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80038d2:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80038d4:	0203      	lsls	r3, r0, #8
 80038d6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80038de:	0412      	lsls	r2, r2, #16
 80038e0:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80038ec:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80038ee:	4770      	bx	lr
 80038f0:	e000ed00 	.word	0xe000ed00

080038f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038f4:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038f6:	4b18      	ldr	r3, [pc, #96]	@ (8003958 <HAL_NVIC_SetPriority+0x64>)
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038fe:	f1c3 0c07 	rsb	ip, r3, #7
 8003902:	f1bc 0f04 	cmp.w	ip, #4
 8003906:	bf28      	it	cs
 8003908:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800390c:	f103 0e04 	add.w	lr, r3, #4
 8003910:	f1be 0f06 	cmp.w	lr, #6
 8003914:	bf8c      	ite	hi
 8003916:	3b03      	subhi	r3, #3
 8003918:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800391a:	f04f 3eff 	mov.w	lr, #4294967295
 800391e:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003922:	ea21 010c 	bic.w	r1, r1, ip
 8003926:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003928:	fa0e fe03 	lsl.w	lr, lr, r3
 800392c:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003930:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8003932:	2800      	cmp	r0, #0
 8003934:	db09      	blt.n	800394a <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003936:	0109      	lsls	r1, r1, #4
 8003938:	b2c9      	uxtb	r1, r1
 800393a:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 800393e:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8003942:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003946:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800394a:	f000 000f 	and.w	r0, r0, #15
 800394e:	0109      	lsls	r1, r1, #4
 8003950:	b2c9      	uxtb	r1, r1
 8003952:	4b02      	ldr	r3, [pc, #8]	@ (800395c <HAL_NVIC_SetPriority+0x68>)
 8003954:	5419      	strb	r1, [r3, r0]
 8003956:	e7f6      	b.n	8003946 <HAL_NVIC_SetPriority+0x52>
 8003958:	e000ed00 	.word	0xe000ed00
 800395c:	e000ed14 	.word	0xe000ed14

08003960 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003960:	2800      	cmp	r0, #0
 8003962:	db07      	blt.n	8003974 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003964:	0941      	lsrs	r1, r0, #5
 8003966:	f000 001f 	and.w	r0, r0, #31
 800396a:	2301      	movs	r3, #1
 800396c:	4083      	lsls	r3, r0
 800396e:	4a02      	ldr	r2, [pc, #8]	@ (8003978 <HAL_NVIC_EnableIRQ+0x18>)
 8003970:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	e000e100 	.word	0xe000e100

0800397c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800397c:	3801      	subs	r0, #1
 800397e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8003982:	d20b      	bcs.n	800399c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003984:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003988:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800398a:	4a05      	ldr	r2, [pc, #20]	@ (80039a0 <HAL_SYSTICK_Config+0x24>)
 800398c:	21f0      	movs	r1, #240	@ 0xf0
 800398e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003992:	2000      	movs	r0, #0
 8003994:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003996:	2207      	movs	r2, #7
 8003998:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800399a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800399c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800399e:	4770      	bx	lr
 80039a0:	e000ed00 	.word	0xe000ed00

080039a4 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80039a4:	b360      	cbz	r0, 8003a00 <HAL_DMA_Init+0x5c>
{
 80039a6:	b410      	push	{r4}
 80039a8:	4602      	mov	r2, r0
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80039aa:	6801      	ldr	r1, [r0, #0]
 80039ac:	4b15      	ldr	r3, [pc, #84]	@ (8003a04 <HAL_DMA_Init+0x60>)
 80039ae:	440b      	add	r3, r1
 80039b0:	4815      	ldr	r0, [pc, #84]	@ (8003a08 <HAL_DMA_Init+0x64>)
 80039b2:	fba0 0303 	umull	r0, r3, r0, r3
 80039b6:	091b      	lsrs	r3, r3, #4
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	6413      	str	r3, [r2, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80039bc:	4b13      	ldr	r3, [pc, #76]	@ (8003a0c <HAL_DMA_Init+0x68>)
 80039be:	63d3      	str	r3, [r2, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039c0:	2302      	movs	r3, #2
 80039c2:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80039c6:	6808      	ldr	r0, [r1, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80039c8:	f420 507f 	bic.w	r0, r0, #16320	@ 0x3fc0
 80039cc:	f020 0030 	bic.w	r0, r0, #48	@ 0x30
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80039d0:	6853      	ldr	r3, [r2, #4]
 80039d2:	6894      	ldr	r4, [r2, #8]
 80039d4:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039d6:	68d4      	ldr	r4, [r2, #12]
 80039d8:	4323      	orrs	r3, r4
 80039da:	6914      	ldr	r4, [r2, #16]
 80039dc:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039de:	6954      	ldr	r4, [r2, #20]
 80039e0:	4323      	orrs	r3, r4
 80039e2:	6994      	ldr	r4, [r2, #24]
 80039e4:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80039e6:	69d4      	ldr	r4, [r2, #28]
 80039e8:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80039ea:	4303      	orrs	r3, r0

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80039ec:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039ee:	2000      	movs	r0, #0
 80039f0:	6390      	str	r0, [r2, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80039f2:	2301      	movs	r3, #1
 80039f4:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80039f8:	f882 0020 	strb.w	r0, [r2, #32]

  return HAL_OK;
}
 80039fc:	bc10      	pop	{r4}
 80039fe:	4770      	bx	lr
    return HAL_ERROR;
 8003a00:	2001      	movs	r0, #1
}
 8003a02:	4770      	bx	lr
 8003a04:	bffdfff8 	.word	0xbffdfff8
 8003a08:	cccccccd 	.word	0xcccccccd
 8003a0c:	40020000 	.word	0x40020000

08003a10 <HAL_DMA_Start_IT>:

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003a10:	f890 c020 	ldrb.w	ip, [r0, #32]
 8003a14:	f1bc 0f01 	cmp.w	ip, #1
 8003a18:	d047      	beq.n	8003aaa <HAL_DMA_Start_IT+0x9a>
 8003a1a:	f04f 0c01 	mov.w	ip, #1
 8003a1e:	f880 c020 	strb.w	ip, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a22:	f890 c021 	ldrb.w	ip, [r0, #33]	@ 0x21
 8003a26:	fa5f fc8c 	uxtb.w	ip, ip
 8003a2a:	f1bc 0f01 	cmp.w	ip, #1
 8003a2e:	d004      	beq.n	8003a3a <HAL_DMA_Start_IT+0x2a>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003a30:	2300      	movs	r3, #0
 8003a32:	f880 3020 	strb.w	r3, [r0, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003a36:	2002      	movs	r0, #2
 8003a38:	4770      	bx	lr
{
 8003a3a:	b470      	push	{r4, r5, r6}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a3c:	2402      	movs	r4, #2
 8003a3e:	f880 4021 	strb.w	r4, [r0, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a42:	2400      	movs	r4, #0
 8003a44:	6384      	str	r4, [r0, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 8003a46:	6805      	ldr	r5, [r0, #0]
 8003a48:	682c      	ldr	r4, [r5, #0]
 8003a4a:	f024 0401 	bic.w	r4, r4, #1
 8003a4e:	602c      	str	r4, [r5, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003a50:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8003a52:	2401      	movs	r4, #1
 8003a54:	6c06      	ldr	r6, [r0, #64]	@ 0x40
 8003a56:	40b4      	lsls	r4, r6
 8003a58:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a5a:	6804      	ldr	r4, [r0, #0]
 8003a5c:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a5e:	6843      	ldr	r3, [r0, #4]
 8003a60:	2b10      	cmp	r3, #16
 8003a62:	d012      	beq.n	8003a8a <HAL_DMA_Start_IT+0x7a>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003a64:	6803      	ldr	r3, [r0, #0]
 8003a66:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003a68:	6803      	ldr	r3, [r0, #0]
 8003a6a:	60da      	str	r2, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8003a6c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8003a6e:	b18b      	cbz	r3, 8003a94 <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a70:	6802      	ldr	r2, [r0, #0]
 8003a72:	6813      	ldr	r3, [r2, #0]
 8003a74:	f043 030e 	orr.w	r3, r3, #14
 8003a78:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8003a7a:	6802      	ldr	r2, [r0, #0]
 8003a7c:	6813      	ldr	r3, [r2, #0]
 8003a7e:	f043 0301 	orr.w	r3, r3, #1
 8003a82:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a84:	2000      	movs	r0, #0
}
 8003a86:	bc70      	pop	{r4, r5, r6}
 8003a88:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8003a8a:	6803      	ldr	r3, [r0, #0]
 8003a8c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003a8e:	6803      	ldr	r3, [r0, #0]
 8003a90:	60d9      	str	r1, [r3, #12]
 8003a92:	e7eb      	b.n	8003a6c <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a94:	6802      	ldr	r2, [r0, #0]
 8003a96:	6813      	ldr	r3, [r2, #0]
 8003a98:	f023 0304 	bic.w	r3, r3, #4
 8003a9c:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003a9e:	6802      	ldr	r2, [r0, #0]
 8003aa0:	6813      	ldr	r3, [r2, #0]
 8003aa2:	f043 030a 	orr.w	r3, r3, #10
 8003aa6:	6013      	str	r3, [r2, #0]
 8003aa8:	e7e7      	b.n	8003a7a <HAL_DMA_Start_IT+0x6a>
  __HAL_LOCK(hdma);
 8003aaa:	2002      	movs	r0, #2
}
 8003aac:	4770      	bx	lr

08003aae <HAL_DMA_Abort>:
{
 8003aae:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ab0:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	2a02      	cmp	r2, #2
 8003ab8:	d006      	beq.n	8003ac8 <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003aba:	2204      	movs	r2, #4
 8003abc:	6382      	str	r2, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8003abe:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	f883 2020 	strb.w	r2, [r3, #32]
}
 8003ac6:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ac8:	6801      	ldr	r1, [r0, #0]
 8003aca:	680a      	ldr	r2, [r1, #0]
 8003acc:	f022 020e 	bic.w	r2, r2, #14
 8003ad0:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8003ad2:	6801      	ldr	r1, [r0, #0]
 8003ad4:	680a      	ldr	r2, [r1, #0]
 8003ad6:	f022 0201 	bic.w	r2, r2, #1
 8003ada:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003adc:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8003ade:	2101      	movs	r1, #1
 8003ae0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ae6:	6042      	str	r2, [r0, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8003ae8:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  return status; 
 8003aec:	2000      	movs	r0, #0
 8003aee:	e7e7      	b.n	8003ac0 <HAL_DMA_Abort+0x12>

08003af0 <HAL_DMA_Abort_IT>:
{  
 8003af0:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003af2:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d003      	beq.n	8003b04 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003afc:	2304      	movs	r3, #4
 8003afe:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8003b00:	2001      	movs	r0, #1
}
 8003b02:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b04:	6802      	ldr	r2, [r0, #0]
 8003b06:	6813      	ldr	r3, [r2, #0]
 8003b08:	f023 030e 	bic.w	r3, r3, #14
 8003b0c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8003b0e:	6802      	ldr	r2, [r0, #0]
 8003b10:	6813      	ldr	r3, [r2, #0]
 8003b12:	f023 0301 	bic.w	r3, r3, #1
 8003b16:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003b18:	6803      	ldr	r3, [r0, #0]
 8003b1a:	4a19      	ldr	r2, [pc, #100]	@ (8003b80 <HAL_DMA_Abort_IT+0x90>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d013      	beq.n	8003b48 <HAL_DMA_Abort_IT+0x58>
 8003b20:	3214      	adds	r2, #20
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d01e      	beq.n	8003b64 <HAL_DMA_Abort_IT+0x74>
 8003b26:	3214      	adds	r2, #20
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d01d      	beq.n	8003b68 <HAL_DMA_Abort_IT+0x78>
 8003b2c:	3214      	adds	r2, #20
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d01d      	beq.n	8003b6e <HAL_DMA_Abort_IT+0x7e>
 8003b32:	3214      	adds	r2, #20
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d01d      	beq.n	8003b74 <HAL_DMA_Abort_IT+0x84>
 8003b38:	3214      	adds	r2, #20
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	bf14      	ite	ne
 8003b3e:	f04f 7380 	movne.w	r3, #16777216	@ 0x1000000
 8003b42:	f44f 1380 	moveq.w	r3, #1048576	@ 0x100000
 8003b46:	e000      	b.n	8003b4a <HAL_DMA_Abort_IT+0x5a>
 8003b48:	2301      	movs	r3, #1
 8003b4a:	4a0e      	ldr	r2, [pc, #56]	@ (8003b84 <HAL_DMA_Abort_IT+0x94>)
 8003b4c:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8003b54:	2300      	movs	r3, #0
 8003b56:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8003b5a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8003b5c:	b16b      	cbz	r3, 8003b7a <HAL_DMA_Abort_IT+0x8a>
      hdma->XferAbortCallback(hdma);
 8003b5e:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8003b60:	2000      	movs	r0, #0
 8003b62:	e7ce      	b.n	8003b02 <HAL_DMA_Abort_IT+0x12>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003b64:	2310      	movs	r3, #16
 8003b66:	e7f0      	b.n	8003b4a <HAL_DMA_Abort_IT+0x5a>
 8003b68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b6c:	e7ed      	b.n	8003b4a <HAL_DMA_Abort_IT+0x5a>
 8003b6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b72:	e7ea      	b.n	8003b4a <HAL_DMA_Abort_IT+0x5a>
 8003b74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003b78:	e7e7      	b.n	8003b4a <HAL_DMA_Abort_IT+0x5a>
  HAL_StatusTypeDef status = HAL_OK;
 8003b7a:	2000      	movs	r0, #0
 8003b7c:	e7c1      	b.n	8003b02 <HAL_DMA_Abort_IT+0x12>
 8003b7e:	bf00      	nop
 8003b80:	40020008 	.word	0x40020008
 8003b84:	40020000 	.word	0x40020000

08003b88 <HAL_DMA_IRQHandler>:
{
 8003b88:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b8a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8003b8c:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003b8e:	6804      	ldr	r4, [r0, #0]
 8003b90:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003b92:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8003b94:	2304      	movs	r3, #4
 8003b96:	408b      	lsls	r3, r1
 8003b98:	4213      	tst	r3, r2
 8003b9a:	d034      	beq.n	8003c06 <HAL_DMA_IRQHandler+0x7e>
 8003b9c:	f015 0f04 	tst.w	r5, #4
 8003ba0:	d031      	beq.n	8003c06 <HAL_DMA_IRQHandler+0x7e>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ba2:	6823      	ldr	r3, [r4, #0]
 8003ba4:	f013 0f20 	tst.w	r3, #32
 8003ba8:	d103      	bne.n	8003bb2 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003baa:	6823      	ldr	r3, [r4, #0]
 8003bac:	f023 0304 	bic.w	r3, r3, #4
 8003bb0:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003bb2:	6803      	ldr	r3, [r0, #0]
 8003bb4:	4a42      	ldr	r2, [pc, #264]	@ (8003cc0 <HAL_DMA_IRQHandler+0x138>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d013      	beq.n	8003be2 <HAL_DMA_IRQHandler+0x5a>
 8003bba:	3214      	adds	r2, #20
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d017      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x68>
 8003bc0:	3214      	adds	r2, #20
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d016      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x6c>
 8003bc6:	3214      	adds	r2, #20
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d016      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x72>
 8003bcc:	3214      	adds	r2, #20
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d016      	beq.n	8003c00 <HAL_DMA_IRQHandler+0x78>
 8003bd2:	3214      	adds	r2, #20
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	bf14      	ite	ne
 8003bd8:	f04f 6380 	movne.w	r3, #67108864	@ 0x4000000
 8003bdc:	f44f 0380 	moveq.w	r3, #4194304	@ 0x400000
 8003be0:	e000      	b.n	8003be4 <HAL_DMA_IRQHandler+0x5c>
 8003be2:	2304      	movs	r3, #4
 8003be4:	4a37      	ldr	r2, [pc, #220]	@ (8003cc4 <HAL_DMA_IRQHandler+0x13c>)
 8003be6:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8003be8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8003bea:	b103      	cbz	r3, 8003bee <HAL_DMA_IRQHandler+0x66>
      hdma->XferHalfCpltCallback(hdma);
 8003bec:	4798      	blx	r3
}
 8003bee:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003bf0:	2340      	movs	r3, #64	@ 0x40
 8003bf2:	e7f7      	b.n	8003be4 <HAL_DMA_IRQHandler+0x5c>
 8003bf4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003bf8:	e7f4      	b.n	8003be4 <HAL_DMA_IRQHandler+0x5c>
 8003bfa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003bfe:	e7f1      	b.n	8003be4 <HAL_DMA_IRQHandler+0x5c>
 8003c00:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003c04:	e7ee      	b.n	8003be4 <HAL_DMA_IRQHandler+0x5c>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003c06:	2302      	movs	r3, #2
 8003c08:	408b      	lsls	r3, r1
 8003c0a:	4213      	tst	r3, r2
 8003c0c:	d03b      	beq.n	8003c86 <HAL_DMA_IRQHandler+0xfe>
 8003c0e:	f015 0f02 	tst.w	r5, #2
 8003c12:	d038      	beq.n	8003c86 <HAL_DMA_IRQHandler+0xfe>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c14:	6823      	ldr	r3, [r4, #0]
 8003c16:	f013 0f20 	tst.w	r3, #32
 8003c1a:	d106      	bne.n	8003c2a <HAL_DMA_IRQHandler+0xa2>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003c1c:	6823      	ldr	r3, [r4, #0]
 8003c1e:	f023 030a 	bic.w	r3, r3, #10
 8003c22:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003c24:	2301      	movs	r3, #1
 8003c26:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003c2a:	6803      	ldr	r3, [r0, #0]
 8003c2c:	4a24      	ldr	r2, [pc, #144]	@ (8003cc0 <HAL_DMA_IRQHandler+0x138>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d013      	beq.n	8003c5a <HAL_DMA_IRQHandler+0xd2>
 8003c32:	3214      	adds	r2, #20
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d01b      	beq.n	8003c70 <HAL_DMA_IRQHandler+0xe8>
 8003c38:	3214      	adds	r2, #20
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d01a      	beq.n	8003c74 <HAL_DMA_IRQHandler+0xec>
 8003c3e:	3214      	adds	r2, #20
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d01a      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xf2>
 8003c44:	3214      	adds	r2, #20
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d01a      	beq.n	8003c80 <HAL_DMA_IRQHandler+0xf8>
 8003c4a:	3214      	adds	r2, #20
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	bf14      	ite	ne
 8003c50:	f04f 7300 	movne.w	r3, #33554432	@ 0x2000000
 8003c54:	f44f 1300 	moveq.w	r3, #2097152	@ 0x200000
 8003c58:	e000      	b.n	8003c5c <HAL_DMA_IRQHandler+0xd4>
 8003c5a:	2302      	movs	r3, #2
 8003c5c:	4a19      	ldr	r2, [pc, #100]	@ (8003cc4 <HAL_DMA_IRQHandler+0x13c>)
 8003c5e:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8003c60:	2300      	movs	r3, #0
 8003c62:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8003c66:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d0c0      	beq.n	8003bee <HAL_DMA_IRQHandler+0x66>
      hdma->XferCpltCallback(hdma);
 8003c6c:	4798      	blx	r3
 8003c6e:	e7be      	b.n	8003bee <HAL_DMA_IRQHandler+0x66>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003c70:	2320      	movs	r3, #32
 8003c72:	e7f3      	b.n	8003c5c <HAL_DMA_IRQHandler+0xd4>
 8003c74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c78:	e7f0      	b.n	8003c5c <HAL_DMA_IRQHandler+0xd4>
 8003c7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003c7e:	e7ed      	b.n	8003c5c <HAL_DMA_IRQHandler+0xd4>
 8003c80:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c84:	e7ea      	b.n	8003c5c <HAL_DMA_IRQHandler+0xd4>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003c86:	2308      	movs	r3, #8
 8003c88:	408b      	lsls	r3, r1
 8003c8a:	4213      	tst	r3, r2
 8003c8c:	d0af      	beq.n	8003bee <HAL_DMA_IRQHandler+0x66>
 8003c8e:	f015 0f08 	tst.w	r5, #8
 8003c92:	d0ac      	beq.n	8003bee <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c94:	6823      	ldr	r3, [r4, #0]
 8003c96:	f023 030e 	bic.w	r3, r3, #14
 8003c9a:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c9c:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003ca2:	fa03 f202 	lsl.w	r2, r3, r2
 8003ca6:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ca8:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8003caa:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8003cae:	2300      	movs	r3, #0
 8003cb0:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8003cb4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d099      	beq.n	8003bee <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8003cba:	4798      	blx	r3
  return;
 8003cbc:	e797      	b.n	8003bee <HAL_DMA_IRQHandler+0x66>
 8003cbe:	bf00      	nop
 8003cc0:	40020008 	.word	0x40020008
 8003cc4:	40020000 	.word	0x40020000

08003cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ccc:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cce:	f8d1 9000 	ldr.w	r9, [r1]
 8003cd2:	f1b9 0f00 	cmp.w	r9, #0
 8003cd6:	f000 8126 	beq.w	8003f26 <HAL_GPIO_Init+0x25e>
 8003cda:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8003cdc:	4613      	mov	r3, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003cde:	4d93      	ldr	r5, [pc, #588]	@ (8003f2c <HAL_GPIO_Init+0x264>)
      switch (GPIO_Init->Mode)
 8003ce0:	4c93      	ldr	r4, [pc, #588]	@ (8003f30 <HAL_GPIO_Init+0x268>)
 8003ce2:	4e94      	ldr	r6, [pc, #592]	@ (8003f34 <HAL_GPIO_Init+0x26c>)
 8003ce4:	f8df e250 	ldr.w	lr, [pc, #592]	@ 8003f38 <HAL_GPIO_Init+0x270>
 8003ce8:	4694      	mov	ip, r2
 8003cea:	e0be      	b.n	8003e6a <HAL_GPIO_Init+0x1a2>
 8003cec:	45a1      	cmp	r9, r4
 8003cee:	d00d      	beq.n	8003d0c <HAL_GPIO_Init+0x44>
 8003cf0:	d904      	bls.n	8003cfc <HAL_GPIO_Init+0x34>
 8003cf2:	45b1      	cmp	r9, r6
 8003cf4:	d00a      	beq.n	8003d0c <HAL_GPIO_Init+0x44>
 8003cf6:	45f1      	cmp	r9, lr
 8003cf8:	d008      	beq.n	8003d0c <HAL_GPIO_Init+0x44>
 8003cfa:	e01b      	b.n	8003d34 <HAL_GPIO_Init+0x6c>
 8003cfc:	f8df a23c 	ldr.w	sl, [pc, #572]	@ 8003f3c <HAL_GPIO_Init+0x274>
 8003d00:	45d1      	cmp	r9, sl
 8003d02:	d003      	beq.n	8003d0c <HAL_GPIO_Init+0x44>
 8003d04:	f50a 2a70 	add.w	sl, sl, #983040	@ 0xf0000
 8003d08:	45d1      	cmp	r9, sl
 8003d0a:	d10f      	bne.n	8003d2c <HAL_GPIO_Init+0x64>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003d0c:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8003d10:	f1bc 0f00 	cmp.w	ip, #0
 8003d14:	f000 80fb 	beq.w	8003f0e <HAL_GPIO_Init+0x246>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003d18:	f1bc 0f01 	cmp.w	ip, #1
            GPIOx->BSRR = ioposition;
 8003d1c:	bf0c      	ite	eq
 8003d1e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8003d22:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d26:	f04f 0c08 	mov.w	ip, #8
 8003d2a:	e003      	b.n	8003d34 <HAL_GPIO_Init+0x6c>
      switch (GPIO_Init->Mode)
 8003d2c:	f5aa 1a80 	sub.w	sl, sl, #1048576	@ 0x100000
 8003d30:	45d1      	cmp	r9, sl
 8003d32:	d0eb      	beq.n	8003d0c <HAL_GPIO_Init+0x44>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d34:	2fff      	cmp	r7, #255	@ 0xff
 8003d36:	bf99      	ittee	ls
 8003d38:	4681      	movls	r9, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d3a:	4692      	movls	sl, r2
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d3c:	f100 0904 	addhi.w	r9, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d40:	f1a2 0a20 	subhi.w	sl, r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003d44:	f8d9 8000 	ldr.w	r8, [r9]
 8003d48:	f04f 0b0f 	mov.w	fp, #15
 8003d4c:	fa0b fb0a 	lsl.w	fp, fp, sl
 8003d50:	ea28 080b 	bic.w	r8, r8, fp
 8003d54:	fa0c fa0a 	lsl.w	sl, ip, sl
 8003d58:	ea48 080a 	orr.w	r8, r8, sl
 8003d5c:	f8c9 8000 	str.w	r8, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d60:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8003d64:	f018 5f80 	tst.w	r8, #268435456	@ 0x10000000
 8003d68:	d078      	beq.n	8003e5c <HAL_GPIO_Init+0x194>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003d6a:	f8d5 8018 	ldr.w	r8, [r5, #24]
 8003d6e:	f048 0801 	orr.w	r8, r8, #1
 8003d72:	f8c5 8018 	str.w	r8, [r5, #24]
 8003d76:	f8d5 8018 	ldr.w	r8, [r5, #24]
 8003d7a:	f008 0801 	and.w	r8, r8, #1
 8003d7e:	f8cd 8004 	str.w	r8, [sp, #4]
 8003d82:	f8dd 8004 	ldr.w	r8, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8003d86:	f023 0803 	bic.w	r8, r3, #3
 8003d8a:	f108 4880 	add.w	r8, r8, #1073741824	@ 0x40000000
 8003d8e:	f508 3880 	add.w	r8, r8, #65536	@ 0x10000
 8003d92:	f8d8 a008 	ldr.w	sl, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003d96:	f003 0b03 	and.w	fp, r3, #3
 8003d9a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8003d9e:	f04f 090f 	mov.w	r9, #15
 8003da2:	fa09 f90b 	lsl.w	r9, r9, fp
 8003da6:	ea2a 0a09 	bic.w	sl, sl, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003daa:	f8df 9194 	ldr.w	r9, [pc, #404]	@ 8003f40 <HAL_GPIO_Init+0x278>
 8003dae:	4548      	cmp	r0, r9
 8003db0:	f000 80b0 	beq.w	8003f14 <HAL_GPIO_Init+0x24c>
 8003db4:	f509 6980 	add.w	r9, r9, #1024	@ 0x400
 8003db8:	4548      	cmp	r0, r9
 8003dba:	f000 80ae 	beq.w	8003f1a <HAL_GPIO_Init+0x252>
 8003dbe:	f509 6980 	add.w	r9, r9, #1024	@ 0x400
 8003dc2:	4548      	cmp	r0, r9
 8003dc4:	f000 80ac 	beq.w	8003f20 <HAL_GPIO_Init+0x258>
 8003dc8:	f509 6980 	add.w	r9, r9, #1024	@ 0x400
 8003dcc:	4548      	cmp	r0, r9
 8003dce:	bf14      	ite	ne
 8003dd0:	f04f 0904 	movne.w	r9, #4
 8003dd4:	f04f 0903 	moveq.w	r9, #3
 8003dd8:	fa09 f90b 	lsl.w	r9, r9, fp
 8003ddc:	ea49 090a 	orr.w	r9, r9, sl
        AFIO->EXTICR[position >> 2u] = temp;
 8003de0:	f8c8 9008 	str.w	r9, [r8, #8]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003de4:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8003de8:	f418 1f80 	tst.w	r8, #1048576	@ 0x100000
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003dec:	f8df 9154 	ldr.w	r9, [pc, #340]	@ 8003f44 <HAL_GPIO_Init+0x27c>
 8003df0:	f8d9 8008 	ldr.w	r8, [r9, #8]
 8003df4:	bf14      	ite	ne
 8003df6:	ea48 0807 	orrne.w	r8, r8, r7
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003dfa:	ea28 0807 	biceq.w	r8, r8, r7
 8003dfe:	f8c9 8008 	str.w	r8, [r9, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e02:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8003e06:	f418 1f00 	tst.w	r8, #2097152	@ 0x200000
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e0a:	f8df 9138 	ldr.w	r9, [pc, #312]	@ 8003f44 <HAL_GPIO_Init+0x27c>
 8003e0e:	f8d9 800c 	ldr.w	r8, [r9, #12]
 8003e12:	bf14      	ite	ne
 8003e14:	ea48 0807 	orrne.w	r8, r8, r7
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003e18:	ea28 0807 	biceq.w	r8, r8, r7
 8003e1c:	f8c9 800c 	str.w	r8, [r9, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e20:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8003e24:	f418 3f00 	tst.w	r8, #131072	@ 0x20000
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003e28:	f8df 9118 	ldr.w	r9, [pc, #280]	@ 8003f44 <HAL_GPIO_Init+0x27c>
 8003e2c:	f8d9 8004 	ldr.w	r8, [r9, #4]
 8003e30:	bf14      	ite	ne
 8003e32:	ea48 0807 	orrne.w	r8, r8, r7
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003e36:	ea28 0807 	biceq.w	r8, r8, r7
 8003e3a:	f8c9 8004 	str.w	r8, [r9, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e3e:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8003e42:	f418 3f80 	tst.w	r8, #65536	@ 0x10000
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003e46:	f8df 90fc 	ldr.w	r9, [pc, #252]	@ 8003f44 <HAL_GPIO_Init+0x27c>
 8003e4a:	f8d9 8000 	ldr.w	r8, [r9]
 8003e4e:	bf14      	ite	ne
 8003e50:	ea48 0707 	orrne.w	r7, r8, r7
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003e54:	ea28 0707 	biceq.w	r7, r8, r7
 8003e58:	f8c9 7000 	str.w	r7, [r9]
        }
      }
    }

	position++;
 8003e5c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e5e:	f8d1 9000 	ldr.w	r9, [r1]
 8003e62:	3204      	adds	r2, #4
 8003e64:	fa39 f703 	lsrs.w	r7, r9, r3
 8003e68:	d05d      	beq.n	8003f26 <HAL_GPIO_Init+0x25e>
    ioposition = (0x01uL << position);
 8003e6a:	f04f 0801 	mov.w	r8, #1
 8003e6e:	fa08 f803 	lsl.w	r8, r8, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e72:	ea08 0709 	and.w	r7, r8, r9
    if (iocurrent == ioposition)
 8003e76:	ea38 0909 	bics.w	r9, r8, r9
 8003e7a:	d1ef      	bne.n	8003e5c <HAL_GPIO_Init+0x194>
      switch (GPIO_Init->Mode)
 8003e7c:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8003e80:	f1b9 0f12 	cmp.w	r9, #18
 8003e84:	f63f af32 	bhi.w	8003cec <HAL_GPIO_Init+0x24>
 8003e88:	f1b9 0f12 	cmp.w	r9, #18
 8003e8c:	f63f af52 	bhi.w	8003d34 <HAL_GPIO_Init+0x6c>
 8003e90:	f20f 0a04 	addw	sl, pc, #4
 8003e94:	f85a f029 	ldr.w	pc, [sl, r9, lsl #2]
 8003e98:	08003d0d 	.word	0x08003d0d
 8003e9c:	08003ee5 	.word	0x08003ee5
 8003ea0:	08003ef5 	.word	0x08003ef5
 8003ea4:	08003f09 	.word	0x08003f09
 8003ea8:	08003d35 	.word	0x08003d35
 8003eac:	08003d35 	.word	0x08003d35
 8003eb0:	08003d35 	.word	0x08003d35
 8003eb4:	08003d35 	.word	0x08003d35
 8003eb8:	08003d35 	.word	0x08003d35
 8003ebc:	08003d35 	.word	0x08003d35
 8003ec0:	08003d35 	.word	0x08003d35
 8003ec4:	08003d35 	.word	0x08003d35
 8003ec8:	08003d35 	.word	0x08003d35
 8003ecc:	08003d35 	.word	0x08003d35
 8003ed0:	08003d35 	.word	0x08003d35
 8003ed4:	08003d35 	.word	0x08003d35
 8003ed8:	08003d35 	.word	0x08003d35
 8003edc:	08003eeb 	.word	0x08003eeb
 8003ee0:	08003eff 	.word	0x08003eff
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003ee4:	f8d1 c00c 	ldr.w	ip, [r1, #12]
          break;
 8003ee8:	e724      	b.n	8003d34 <HAL_GPIO_Init+0x6c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003eea:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8003eee:	f10c 0c04 	add.w	ip, ip, #4
          break;
 8003ef2:	e71f      	b.n	8003d34 <HAL_GPIO_Init+0x6c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003ef4:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8003ef8:	f10c 0c08 	add.w	ip, ip, #8
          break;
 8003efc:	e71a      	b.n	8003d34 <HAL_GPIO_Init+0x6c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003efe:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8003f02:	f10c 0c0c 	add.w	ip, ip, #12
          break;
 8003f06:	e715      	b.n	8003d34 <HAL_GPIO_Init+0x6c>
      switch (GPIO_Init->Mode)
 8003f08:	f04f 0c00 	mov.w	ip, #0
 8003f0c:	e712      	b.n	8003d34 <HAL_GPIO_Init+0x6c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003f0e:	f04f 0c04 	mov.w	ip, #4
 8003f12:	e70f      	b.n	8003d34 <HAL_GPIO_Init+0x6c>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003f14:	f04f 0900 	mov.w	r9, #0
 8003f18:	e75e      	b.n	8003dd8 <HAL_GPIO_Init+0x110>
 8003f1a:	f04f 0901 	mov.w	r9, #1
 8003f1e:	e75b      	b.n	8003dd8 <HAL_GPIO_Init+0x110>
 8003f20:	f04f 0902 	mov.w	r9, #2
 8003f24:	e758      	b.n	8003dd8 <HAL_GPIO_Init+0x110>
  }
}
 8003f26:	b003      	add	sp, #12
 8003f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	10220000 	.word	0x10220000
 8003f34:	10310000 	.word	0x10310000
 8003f38:	10320000 	.word	0x10320000
 8003f3c:	10120000 	.word	0x10120000
 8003f40:	40010800 	.word	0x40010800
 8003f44:	40010400 	.word	0x40010400

08003f48 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f48:	6883      	ldr	r3, [r0, #8]
 8003f4a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8003f4c:	bf14      	ite	ne
 8003f4e:	2001      	movne	r0, #1
 8003f50:	2000      	moveq	r0, #0
 8003f52:	4770      	bx	lr

08003f54 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f54:	b10a      	cbz	r2, 8003f5a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f56:	6101      	str	r1, [r0, #16]
 8003f58:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f5a:	0409      	lsls	r1, r1, #16
 8003f5c:	6101      	str	r1, [r0, #16]
  }
}
 8003f5e:	4770      	bx	lr

08003f60 <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003f60:	4770      	bx	lr
	...

08003f64 <HAL_GPIO_EXTI_IRQHandler>:
{
 8003f64:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003f66:	4b05      	ldr	r3, [pc, #20]	@ (8003f7c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	4203      	tst	r3, r0
 8003f6c:	d100      	bne.n	8003f70 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 8003f6e:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f70:	4b02      	ldr	r3, [pc, #8]	@ (8003f7c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003f72:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f74:	f7ff fff4 	bl	8003f60 <HAL_GPIO_EXTI_Callback>
}
 8003f78:	e7f9      	b.n	8003f6e <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003f7a:	bf00      	nop
 8003f7c:	40010400 	.word	0x40010400

08003f80 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f80:	6803      	ldr	r3, [r0, #0]
 8003f82:	695a      	ldr	r2, [r3, #20]
 8003f84:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8003f88:	d101      	bne.n	8003f8e <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 8003f8a:	2000      	movs	r0, #0
}
 8003f8c:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f8e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f92:	615a      	str	r2, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f94:	2300      	movs	r3, #0
 8003f96:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f98:	2220      	movs	r2, #32
 8003f9a:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f9e:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fa2:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003fa4:	f042 0204 	orr.w	r2, r2, #4
 8003fa8:	6402      	str	r2, [r0, #64]	@ 0x40
    __HAL_UNLOCK(hi2c);
 8003faa:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    return HAL_ERROR;
 8003fae:	2001      	movs	r0, #1
 8003fb0:	4770      	bx	lr

08003fb2 <I2C_WaitOnFlagUntilTimeout>:
{
 8003fb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fb6:	4605      	mov	r5, r0
 8003fb8:	460c      	mov	r4, r1
 8003fba:	4616      	mov	r6, r2
 8003fbc:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fbe:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8003fc2:	f1b8 0f01 	cmp.w	r8, #1
 8003fc6:	682b      	ldr	r3, [r5, #0]
 8003fc8:	bf0c      	ite	eq
 8003fca:	695b      	ldreq	r3, [r3, #20]
 8003fcc:	699b      	ldrne	r3, [r3, #24]
 8003fce:	ea24 0c03 	bic.w	ip, r4, r3
 8003fd2:	fa1f fc8c 	uxth.w	ip, ip
 8003fd6:	fabc fc8c 	clz	ip, ip
 8003fda:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8003fde:	4566      	cmp	r6, ip
 8003fe0:	d127      	bne.n	8004032 <I2C_WaitOnFlagUntilTimeout+0x80>
    if (Timeout != HAL_MAX_DELAY)
 8003fe2:	f1b7 3fff 	cmp.w	r7, #4294967295
 8003fe6:	d0ec      	beq.n	8003fc2 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe8:	f7ff f8ea 	bl	80031c0 <HAL_GetTick>
 8003fec:	9b06      	ldr	r3, [sp, #24]
 8003fee:	1ac0      	subs	r0, r0, r3
 8003ff0:	42b8      	cmp	r0, r7
 8003ff2:	d801      	bhi.n	8003ff8 <I2C_WaitOnFlagUntilTimeout+0x46>
 8003ff4:	2f00      	cmp	r7, #0
 8003ff6:	d1e4      	bne.n	8003fc2 <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ff8:	f1b8 0f01 	cmp.w	r8, #1
 8003ffc:	682b      	ldr	r3, [r5, #0]
 8003ffe:	bf0c      	ite	eq
 8004000:	695b      	ldreq	r3, [r3, #20]
 8004002:	699b      	ldrne	r3, [r3, #24]
 8004004:	ea24 0303 	bic.w	r3, r4, r3
 8004008:	b29b      	uxth	r3, r3
 800400a:	fab3 f383 	clz	r3, r3
 800400e:	095b      	lsrs	r3, r3, #5
 8004010:	429e      	cmp	r6, r3
 8004012:	d1d6      	bne.n	8003fc2 <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004014:	2300      	movs	r3, #0
 8004016:	632b      	str	r3, [r5, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004018:	2220      	movs	r2, #32
 800401a:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800401e:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004022:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8004024:	f042 0220 	orr.w	r2, r2, #32
 8004028:	642a      	str	r2, [r5, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 800402a:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
          return HAL_ERROR;
 800402e:	2001      	movs	r0, #1
 8004030:	e000      	b.n	8004034 <I2C_WaitOnFlagUntilTimeout+0x82>
  return HAL_OK;
 8004032:	2000      	movs	r0, #0
}
 8004034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004038 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8004038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800403c:	4605      	mov	r5, r0
 800403e:	460e      	mov	r6, r1
 8004040:	4617      	mov	r7, r2
 8004042:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004044:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8004048:	f1b8 0f01 	cmp.w	r8, #1
 800404c:	682b      	ldr	r3, [r5, #0]
 800404e:	bf0c      	ite	eq
 8004050:	695c      	ldreq	r4, [r3, #20]
 8004052:	699c      	ldrne	r4, [r3, #24]
 8004054:	ea26 0404 	bic.w	r4, r6, r4
 8004058:	b2a4      	uxth	r4, r4
 800405a:	3c00      	subs	r4, #0
 800405c:	bf18      	it	ne
 800405e:	2401      	movne	r4, #1
 8004060:	2c00      	cmp	r4, #0
 8004062:	d044      	beq.n	80040ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004064:	682b      	ldr	r3, [r5, #0]
 8004066:	695a      	ldr	r2, [r3, #20]
 8004068:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800406c:	d127      	bne.n	80040be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
    if (Timeout != HAL_MAX_DELAY)
 800406e:	f1b7 3fff 	cmp.w	r7, #4294967295
 8004072:	d0e9      	beq.n	8004048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004074:	f7ff f8a4 	bl	80031c0 <HAL_GetTick>
 8004078:	eba0 0009 	sub.w	r0, r0, r9
 800407c:	42b8      	cmp	r0, r7
 800407e:	d801      	bhi.n	8004084 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4c>
 8004080:	2f00      	cmp	r7, #0
 8004082:	d1e1      	bne.n	8004048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004084:	f1b8 0f01 	cmp.w	r8, #1
 8004088:	682b      	ldr	r3, [r5, #0]
 800408a:	bf0c      	ite	eq
 800408c:	695b      	ldreq	r3, [r3, #20]
 800408e:	699b      	ldrne	r3, [r3, #24]
 8004090:	ea26 0303 	bic.w	r3, r6, r3
 8004094:	b29b      	uxth	r3, r3
 8004096:	3b00      	subs	r3, #0
 8004098:	bf18      	it	ne
 800409a:	2301      	movne	r3, #1
 800409c:	2b00      	cmp	r3, #0
 800409e:	d0d3      	beq.n	8004048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040a0:	2300      	movs	r3, #0
 80040a2:	632b      	str	r3, [r5, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040a4:	2220      	movs	r2, #32
 80040a6:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040aa:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040ae:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 80040b0:	f042 0220 	orr.w	r2, r2, #32
 80040b4:	642a      	str	r2, [r5, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80040b6:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
          return HAL_ERROR;
 80040ba:	2001      	movs	r0, #1
 80040bc:	e015      	b.n	80040ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb2>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040c4:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040c6:	682b      	ldr	r3, [r5, #0]
 80040c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040cc:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80040ce:	2300      	movs	r3, #0
 80040d0:	632b      	str	r3, [r5, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040d2:	2220      	movs	r2, #32
 80040d4:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040d8:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040dc:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 80040de:	f042 0204 	orr.w	r2, r2, #4
 80040e2:	642a      	str	r2, [r5, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 80040e4:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
      return HAL_ERROR;
 80040e8:	2001      	movs	r0, #1
}
 80040ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 80040ee:	2000      	movs	r0, #0
 80040f0:	e7fb      	b.n	80040ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb2>

080040f2 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 80040f2:	b570      	push	{r4, r5, r6, lr}
 80040f4:	4604      	mov	r4, r0
 80040f6:	460d      	mov	r5, r1
 80040f8:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040fa:	6823      	ldr	r3, [r4, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004102:	d121      	bne.n	8004148 <I2C_WaitOnTXEFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004104:	4620      	mov	r0, r4
 8004106:	f7ff ff3b 	bl	8003f80 <I2C_IsAcknowledgeFailed>
 800410a:	b9f8      	cbnz	r0, 800414c <I2C_WaitOnTXEFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 800410c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004110:	d0f3      	beq.n	80040fa <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004112:	f7ff f855 	bl	80031c0 <HAL_GetTick>
 8004116:	1b80      	subs	r0, r0, r6
 8004118:	42a8      	cmp	r0, r5
 800411a:	d801      	bhi.n	8004120 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 800411c:	2d00      	cmp	r5, #0
 800411e:	d1ec      	bne.n	80040fa <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004120:	6823      	ldr	r3, [r4, #0]
 8004122:	695b      	ldr	r3, [r3, #20]
 8004124:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004128:	d1e7      	bne.n	80040fa <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 800412a:	2300      	movs	r3, #0
 800412c:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800412e:	2220      	movs	r2, #32
 8004130:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004134:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004138:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800413a:	f042 0220 	orr.w	r2, r2, #32
 800413e:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8004140:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8004144:	2001      	movs	r0, #1
 8004146:	e000      	b.n	800414a <I2C_WaitOnTXEFlagUntilTimeout+0x58>
  return HAL_OK;
 8004148:	2000      	movs	r0, #0
}
 800414a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800414c:	2001      	movs	r0, #1
 800414e:	e7fc      	b.n	800414a <I2C_WaitOnTXEFlagUntilTimeout+0x58>

08004150 <I2C_RequestMemoryWrite>:
{
 8004150:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004154:	b085      	sub	sp, #20
 8004156:	4604      	mov	r4, r0
 8004158:	460d      	mov	r5, r1
 800415a:	4691      	mov	r9, r2
 800415c:	461f      	mov	r7, r3
 800415e:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 8004162:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004164:	6803      	ldr	r3, [r0, #0]
 8004166:	6819      	ldr	r1, [r3, #0]
 8004168:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800416c:	6019      	str	r1, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800416e:	9600      	str	r6, [sp, #0]
 8004170:	4643      	mov	r3, r8
 8004172:	2200      	movs	r2, #0
 8004174:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004178:	f7ff ff1b 	bl	8003fb2 <I2C_WaitOnFlagUntilTimeout>
 800417c:	b970      	cbnz	r0, 800419c <I2C_RequestMemoryWrite+0x4c>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800417e:	6823      	ldr	r3, [r4, #0]
 8004180:	f005 05fe 	and.w	r5, r5, #254	@ 0xfe
 8004184:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004186:	4633      	mov	r3, r6
 8004188:	4642      	mov	r2, r8
 800418a:	4928      	ldr	r1, [pc, #160]	@ (800422c <I2C_RequestMemoryWrite+0xdc>)
 800418c:	4620      	mov	r0, r4
 800418e:	f7ff ff53 	bl	8004038 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004192:	b168      	cbz	r0, 80041b0 <I2C_RequestMemoryWrite+0x60>
    return HAL_ERROR;
 8004194:	2001      	movs	r0, #1
}
 8004196:	b005      	add	sp, #20
 8004198:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800419c:	6823      	ldr	r3, [r4, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80041a4:	d040      	beq.n	8004228 <I2C_RequestMemoryWrite+0xd8>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80041aa:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 80041ac:	2003      	movs	r0, #3
 80041ae:	e7f2      	b.n	8004196 <I2C_RequestMemoryWrite+0x46>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041b0:	2300      	movs	r3, #0
 80041b2:	9303      	str	r3, [sp, #12]
 80041b4:	6823      	ldr	r3, [r4, #0]
 80041b6:	695a      	ldr	r2, [r3, #20]
 80041b8:	9203      	str	r2, [sp, #12]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	9303      	str	r3, [sp, #12]
 80041be:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041c0:	4632      	mov	r2, r6
 80041c2:	4641      	mov	r1, r8
 80041c4:	4620      	mov	r0, r4
 80041c6:	f7ff ff94 	bl	80040f2 <I2C_WaitOnTXEFlagUntilTimeout>
 80041ca:	b930      	cbnz	r0, 80041da <I2C_RequestMemoryWrite+0x8a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041cc:	2f01      	cmp	r7, #1
 80041ce:	d110      	bne.n	80041f2 <I2C_RequestMemoryWrite+0xa2>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	fa5f f689 	uxtb.w	r6, r9
 80041d6:	611e      	str	r6, [r3, #16]
 80041d8:	e7dd      	b.n	8004196 <I2C_RequestMemoryWrite+0x46>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041da:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80041dc:	2b04      	cmp	r3, #4
 80041de:	d001      	beq.n	80041e4 <I2C_RequestMemoryWrite+0x94>
    return HAL_ERROR;
 80041e0:	2001      	movs	r0, #1
 80041e2:	e7d8      	b.n	8004196 <I2C_RequestMemoryWrite+0x46>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041e4:	6822      	ldr	r2, [r4, #0]
 80041e6:	6813      	ldr	r3, [r2, #0]
 80041e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041ec:	6013      	str	r3, [r2, #0]
    return HAL_ERROR;
 80041ee:	2001      	movs	r0, #1
 80041f0:	e7d1      	b.n	8004196 <I2C_RequestMemoryWrite+0x46>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041f2:	6823      	ldr	r3, [r4, #0]
 80041f4:	ea4f 2219 	mov.w	r2, r9, lsr #8
 80041f8:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041fa:	4632      	mov	r2, r6
 80041fc:	4641      	mov	r1, r8
 80041fe:	4620      	mov	r0, r4
 8004200:	f7ff ff77 	bl	80040f2 <I2C_WaitOnTXEFlagUntilTimeout>
 8004204:	b920      	cbnz	r0, 8004210 <I2C_RequestMemoryWrite+0xc0>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004206:	6823      	ldr	r3, [r4, #0]
 8004208:	fa5f f689 	uxtb.w	r6, r9
 800420c:	611e      	str	r6, [r3, #16]
 800420e:	e7c2      	b.n	8004196 <I2C_RequestMemoryWrite+0x46>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004210:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004212:	2b04      	cmp	r3, #4
 8004214:	d001      	beq.n	800421a <I2C_RequestMemoryWrite+0xca>
      return HAL_ERROR;
 8004216:	2001      	movs	r0, #1
 8004218:	e7bd      	b.n	8004196 <I2C_RequestMemoryWrite+0x46>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800421a:	6822      	ldr	r2, [r4, #0]
 800421c:	6813      	ldr	r3, [r2, #0]
 800421e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004222:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 8004224:	2001      	movs	r0, #1
 8004226:	e7b6      	b.n	8004196 <I2C_RequestMemoryWrite+0x46>
    return HAL_TIMEOUT;
 8004228:	2003      	movs	r0, #3
 800422a:	e7b4      	b.n	8004196 <I2C_RequestMemoryWrite+0x46>
 800422c:	00010002 	.word	0x00010002

08004230 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8004230:	b570      	push	{r4, r5, r6, lr}
 8004232:	4604      	mov	r4, r0
 8004234:	460d      	mov	r5, r1
 8004236:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004238:	6823      	ldr	r3, [r4, #0]
 800423a:	695b      	ldr	r3, [r3, #20]
 800423c:	f013 0f04 	tst.w	r3, #4
 8004240:	d121      	bne.n	8004286 <I2C_WaitOnBTFFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004242:	4620      	mov	r0, r4
 8004244:	f7ff fe9c 	bl	8003f80 <I2C_IsAcknowledgeFailed>
 8004248:	b9f8      	cbnz	r0, 800428a <I2C_WaitOnBTFFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 800424a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800424e:	d0f3      	beq.n	8004238 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004250:	f7fe ffb6 	bl	80031c0 <HAL_GetTick>
 8004254:	1b80      	subs	r0, r0, r6
 8004256:	42a8      	cmp	r0, r5
 8004258:	d801      	bhi.n	800425e <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 800425a:	2d00      	cmp	r5, #0
 800425c:	d1ec      	bne.n	8004238 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800425e:	6823      	ldr	r3, [r4, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	f013 0f04 	tst.w	r3, #4
 8004266:	d1e7      	bne.n	8004238 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004268:	2300      	movs	r3, #0
 800426a:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800426c:	2220      	movs	r2, #32
 800426e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004272:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004276:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004278:	f042 0220 	orr.w	r2, r2, #32
 800427c:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 800427e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8004282:	2001      	movs	r0, #1
 8004284:	e000      	b.n	8004288 <I2C_WaitOnBTFFlagUntilTimeout+0x58>
  return HAL_OK;
 8004286:	2000      	movs	r0, #0
}
 8004288:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800428a:	2001      	movs	r0, #1
 800428c:	e7fc      	b.n	8004288 <I2C_WaitOnBTFFlagUntilTimeout+0x58>
	...

08004290 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8004290:	2800      	cmp	r0, #0
 8004292:	f000 80b1 	beq.w	80043f8 <HAL_I2C_Init+0x168>
{
 8004296:	b538      	push	{r3, r4, r5, lr}
 8004298:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800429a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d074      	beq.n	800438c <HAL_I2C_Init+0xfc>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80042a2:	2324      	movs	r3, #36	@ 0x24
 80042a4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80042a8:	6822      	ldr	r2, [r4, #0]
 80042aa:	6813      	ldr	r3, [r2, #0]
 80042ac:	f023 0301 	bic.w	r3, r3, #1
 80042b0:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80042b2:	6822      	ldr	r2, [r4, #0]
 80042b4:	6813      	ldr	r3, [r2, #0]
 80042b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042ba:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80042bc:	6822      	ldr	r2, [r4, #0]
 80042be:	6813      	ldr	r3, [r2, #0]
 80042c0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80042c4:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80042c6:	f000 fc53 	bl	8004b70 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80042ca:	6862      	ldr	r2, [r4, #4]
 80042cc:	4b4c      	ldr	r3, [pc, #304]	@ (8004400 <HAL_I2C_Init+0x170>)
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d861      	bhi.n	8004396 <HAL_I2C_Init+0x106>
 80042d2:	4b4c      	ldr	r3, [pc, #304]	@ (8004404 <HAL_I2C_Init+0x174>)
 80042d4:	4298      	cmp	r0, r3
 80042d6:	f240 8091 	bls.w	80043fc <HAL_I2C_Init+0x16c>
  freqrange = I2C_FREQRANGE(pclk1);
 80042da:	494b      	ldr	r1, [pc, #300]	@ (8004408 <HAL_I2C_Init+0x178>)
 80042dc:	fba1 3100 	umull	r3, r1, r1, r0
 80042e0:	0c8b      	lsrs	r3, r1, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80042e2:	6825      	ldr	r5, [r4, #0]
 80042e4:	686a      	ldr	r2, [r5, #4]
 80042e6:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80042ea:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 80042ee:	606a      	str	r2, [r5, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042f0:	6821      	ldr	r1, [r4, #0]
 80042f2:	6a0a      	ldr	r2, [r1, #32]
 80042f4:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80042f8:	4d41      	ldr	r5, [pc, #260]	@ (8004400 <HAL_I2C_Init+0x170>)
 80042fa:	f8d4 c004 	ldr.w	ip, [r4, #4]
 80042fe:	45ac      	cmp	ip, r5
 8004300:	d84e      	bhi.n	80043a0 <HAL_I2C_Init+0x110>
 8004302:	3301      	adds	r3, #1
 8004304:	4313      	orrs	r3, r2
 8004306:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004308:	6821      	ldr	r1, [r4, #0]
 800430a:	69ca      	ldr	r2, [r1, #28]
 800430c:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 8004310:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004314:	6865      	ldr	r5, [r4, #4]
 8004316:	4b3a      	ldr	r3, [pc, #232]	@ (8004400 <HAL_I2C_Init+0x170>)
 8004318:	429d      	cmp	r5, r3
 800431a:	d84b      	bhi.n	80043b4 <HAL_I2C_Init+0x124>
 800431c:	1e43      	subs	r3, r0, #1
 800431e:	006d      	lsls	r5, r5, #1
 8004320:	fbb3 f3f5 	udiv	r3, r3, r5
 8004324:	3301      	adds	r3, #1
 8004326:	f640 70fc 	movw	r0, #4092	@ 0xffc
 800432a:	4203      	tst	r3, r0
 800432c:	d05e      	beq.n	80043ec <HAL_I2C_Init+0x15c>
 800432e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004332:	431a      	orrs	r2, r3
 8004334:	61ca      	str	r2, [r1, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004336:	6821      	ldr	r1, [r4, #0]
 8004338:	680a      	ldr	r2, [r1, #0]
 800433a:	69e3      	ldr	r3, [r4, #28]
 800433c:	6a20      	ldr	r0, [r4, #32]
 800433e:	4303      	orrs	r3, r0
 8004340:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8004344:	4313      	orrs	r3, r2
 8004346:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004348:	6821      	ldr	r1, [r4, #0]
 800434a:	688a      	ldr	r2, [r1, #8]
 800434c:	6923      	ldr	r3, [r4, #16]
 800434e:	68e0      	ldr	r0, [r4, #12]
 8004350:	4303      	orrs	r3, r0
 8004352:	f422 4203 	bic.w	r2, r2, #33536	@ 0x8300
 8004356:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800435a:	4313      	orrs	r3, r2
 800435c:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800435e:	6821      	ldr	r1, [r4, #0]
 8004360:	68ca      	ldr	r2, [r1, #12]
 8004362:	6963      	ldr	r3, [r4, #20]
 8004364:	69a0      	ldr	r0, [r4, #24]
 8004366:	4303      	orrs	r3, r0
 8004368:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800436c:	4313      	orrs	r3, r2
 800436e:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8004370:	6822      	ldr	r2, [r4, #0]
 8004372:	6813      	ldr	r3, [r2, #0]
 8004374:	f043 0301 	orr.w	r3, r3, #1
 8004378:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800437a:	2000      	movs	r0, #0
 800437c:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800437e:	2320      	movs	r3, #32
 8004380:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004384:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004386:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
}
 800438a:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800438c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8004390:	f7fe fc3e 	bl	8002c10 <HAL_I2C_MspInit>
 8004394:	e785      	b.n	80042a2 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004396:	4b1d      	ldr	r3, [pc, #116]	@ (800440c <HAL_I2C_Init+0x17c>)
 8004398:	4298      	cmp	r0, r3
 800439a:	d89e      	bhi.n	80042da <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 800439c:	2001      	movs	r0, #1
 800439e:	e7f4      	b.n	800438a <HAL_I2C_Init+0xfa>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043a0:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 80043a4:	fb05 f303 	mul.w	r3, r5, r3
 80043a8:	4d19      	ldr	r5, [pc, #100]	@ (8004410 <HAL_I2C_Init+0x180>)
 80043aa:	fba5 5303 	umull	r5, r3, r5, r3
 80043ae:	099b      	lsrs	r3, r3, #6
 80043b0:	3301      	adds	r3, #1
 80043b2:	e7a7      	b.n	8004304 <HAL_I2C_Init+0x74>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043b4:	68a3      	ldr	r3, [r4, #8]
 80043b6:	b95b      	cbnz	r3, 80043d0 <HAL_I2C_Init+0x140>
 80043b8:	1e43      	subs	r3, r0, #1
 80043ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80043be:	fbb3 f3f5 	udiv	r3, r3, r5
 80043c2:	3301      	adds	r3, #1
 80043c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043c8:	b193      	cbz	r3, 80043f0 <HAL_I2C_Init+0x160>
 80043ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043ce:	e7b0      	b.n	8004332 <HAL_I2C_Init+0xa2>
 80043d0:	1e43      	subs	r3, r0, #1
 80043d2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80043d6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80043da:	fbb3 f3f5 	udiv	r3, r3, r5
 80043de:	3301      	adds	r3, #1
 80043e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043e4:	b133      	cbz	r3, 80043f4 <HAL_I2C_Init+0x164>
 80043e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80043ea:	e7a2      	b.n	8004332 <HAL_I2C_Init+0xa2>
 80043ec:	2304      	movs	r3, #4
 80043ee:	e7a0      	b.n	8004332 <HAL_I2C_Init+0xa2>
 80043f0:	2301      	movs	r3, #1
 80043f2:	e79e      	b.n	8004332 <HAL_I2C_Init+0xa2>
 80043f4:	2301      	movs	r3, #1
 80043f6:	e79c      	b.n	8004332 <HAL_I2C_Init+0xa2>
    return HAL_ERROR;
 80043f8:	2001      	movs	r0, #1
}
 80043fa:	4770      	bx	lr
    return HAL_ERROR;
 80043fc:	2001      	movs	r0, #1
 80043fe:	e7c4      	b.n	800438a <HAL_I2C_Init+0xfa>
 8004400:	000186a0 	.word	0x000186a0
 8004404:	001e847f 	.word	0x001e847f
 8004408:	431bde83 	.word	0x431bde83
 800440c:	003d08ff 	.word	0x003d08ff
 8004410:	10624dd3 	.word	0x10624dd3

08004414 <HAL_I2C_Mem_Write>:
{
 8004414:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004418:	b083      	sub	sp, #12
 800441a:	4604      	mov	r4, r0
 800441c:	460f      	mov	r7, r1
 800441e:	4690      	mov	r8, r2
 8004420:	4699      	mov	r9, r3
 8004422:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
  uint32_t tickstart = HAL_GetTick();
 8004424:	f7fe fecc 	bl	80031c0 <HAL_GetTick>
 8004428:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800442a:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
 800442e:	b2c0      	uxtb	r0, r0
 8004430:	2820      	cmp	r0, #32
 8004432:	d003      	beq.n	800443c <HAL_I2C_Mem_Write+0x28>
    return HAL_BUSY;
 8004434:	2002      	movs	r0, #2
}
 8004436:	b003      	add	sp, #12
 8004438:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800443c:	9500      	str	r5, [sp, #0]
 800443e:	2319      	movs	r3, #25
 8004440:	2201      	movs	r2, #1
 8004442:	494d      	ldr	r1, [pc, #308]	@ (8004578 <HAL_I2C_Mem_Write+0x164>)
 8004444:	4620      	mov	r0, r4
 8004446:	f7ff fdb4 	bl	8003fb2 <I2C_WaitOnFlagUntilTimeout>
 800444a:	2800      	cmp	r0, #0
 800444c:	f040 808d 	bne.w	800456a <HAL_I2C_Mem_Write+0x156>
    __HAL_LOCK(hi2c);
 8004450:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8004454:	2b01      	cmp	r3, #1
 8004456:	f000 808a 	beq.w	800456e <HAL_I2C_Mem_Write+0x15a>
 800445a:	2301      	movs	r3, #1
 800445c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	f012 0f01 	tst.w	r2, #1
 8004468:	d103      	bne.n	8004472 <HAL_I2C_Mem_Write+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	f042 0201 	orr.w	r2, r2, #1
 8004470:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004472:	6822      	ldr	r2, [r4, #0]
 8004474:	6813      	ldr	r3, [r2, #0]
 8004476:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800447a:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800447c:	2321      	movs	r3, #33	@ 0x21
 800447e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004482:	2340      	movs	r3, #64	@ 0x40
 8004484:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004488:	2300      	movs	r3, #0
 800448a:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 800448c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800448e:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004490:	f8bd 302c 	ldrh.w	r3, [sp, #44]	@ 0x2c
 8004494:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004496:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004498:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800449a:	4b38      	ldr	r3, [pc, #224]	@ (800457c <HAL_I2C_Mem_Write+0x168>)
 800449c:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800449e:	9501      	str	r5, [sp, #4]
 80044a0:	9600      	str	r6, [sp, #0]
 80044a2:	464b      	mov	r3, r9
 80044a4:	4642      	mov	r2, r8
 80044a6:	4639      	mov	r1, r7
 80044a8:	4620      	mov	r0, r4
 80044aa:	f7ff fe51 	bl	8004150 <I2C_RequestMemoryWrite>
 80044ae:	2800      	cmp	r0, #0
 80044b0:	d15f      	bne.n	8004572 <HAL_I2C_Mem_Write+0x15e>
    while (hi2c->XferSize > 0U)
 80044b2:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80044b4:	b9d3      	cbnz	r3, 80044ec <HAL_I2C_Mem_Write+0xd8>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044b6:	462a      	mov	r2, r5
 80044b8:	4631      	mov	r1, r6
 80044ba:	4620      	mov	r0, r4
 80044bc:	f7ff feb8 	bl	8004230 <I2C_WaitOnBTFFlagUntilTimeout>
 80044c0:	2800      	cmp	r0, #0
 80044c2:	d044      	beq.n	800454e <HAL_I2C_Mem_Write+0x13a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80044c6:	2b04      	cmp	r3, #4
 80044c8:	d03a      	beq.n	8004540 <HAL_I2C_Mem_Write+0x12c>
      return HAL_ERROR;
 80044ca:	2001      	movs	r0, #1
 80044cc:	e7b3      	b.n	8004436 <HAL_I2C_Mem_Write+0x22>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044ce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80044d0:	2b04      	cmp	r3, #4
 80044d2:	d001      	beq.n	80044d8 <HAL_I2C_Mem_Write+0xc4>
        return HAL_ERROR;
 80044d4:	2001      	movs	r0, #1
 80044d6:	e7ae      	b.n	8004436 <HAL_I2C_Mem_Write+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044d8:	6822      	ldr	r2, [r4, #0]
 80044da:	6813      	ldr	r3, [r2, #0]
 80044dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80044e0:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 80044e2:	2001      	movs	r0, #1
 80044e4:	e7a7      	b.n	8004436 <HAL_I2C_Mem_Write+0x22>
    while (hi2c->XferSize > 0U)
 80044e6:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d0e4      	beq.n	80044b6 <HAL_I2C_Mem_Write+0xa2>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044ec:	462a      	mov	r2, r5
 80044ee:	4631      	mov	r1, r6
 80044f0:	4620      	mov	r0, r4
 80044f2:	f7ff fdfe 	bl	80040f2 <I2C_WaitOnTXEFlagUntilTimeout>
 80044f6:	2800      	cmp	r0, #0
 80044f8:	d1e9      	bne.n	80044ce <HAL_I2C_Mem_Write+0xba>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044fa:	6823      	ldr	r3, [r4, #0]
 80044fc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80044fe:	7812      	ldrb	r2, [r2, #0]
 8004500:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004502:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004504:	1c43      	adds	r3, r0, #1
 8004506:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8004508:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800450a:	3b01      	subs	r3, #1
 800450c:	b29b      	uxth	r3, r3
 800450e:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8004510:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8004512:	3901      	subs	r1, #1
 8004514:	b289      	uxth	r1, r1
 8004516:	8561      	strh	r1, [r4, #42]	@ 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004518:	6822      	ldr	r2, [r4, #0]
 800451a:	6951      	ldr	r1, [r2, #20]
 800451c:	f011 0f04 	tst.w	r1, #4
 8004520:	d0e1      	beq.n	80044e6 <HAL_I2C_Mem_Write+0xd2>
 8004522:	2b00      	cmp	r3, #0
 8004524:	d0c7      	beq.n	80044b6 <HAL_I2C_Mem_Write+0xa2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004526:	7843      	ldrb	r3, [r0, #1]
 8004528:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 800452a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800452c:	3301      	adds	r3, #1
 800452e:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferSize--;
 8004530:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8004532:	3b01      	subs	r3, #1
 8004534:	8523      	strh	r3, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 8004536:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004538:	3b01      	subs	r3, #1
 800453a:	b29b      	uxth	r3, r3
 800453c:	8563      	strh	r3, [r4, #42]	@ 0x2a
 800453e:	e7d2      	b.n	80044e6 <HAL_I2C_Mem_Write+0xd2>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004540:	6822      	ldr	r2, [r4, #0]
 8004542:	6813      	ldr	r3, [r2, #0]
 8004544:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004548:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 800454a:	2001      	movs	r0, #1
 800454c:	e773      	b.n	8004436 <HAL_I2C_Mem_Write+0x22>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800454e:	6822      	ldr	r2, [r4, #0]
 8004550:	6813      	ldr	r3, [r2, #0]
 8004552:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004556:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8004558:	2320      	movs	r3, #32
 800455a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800455e:	2300      	movs	r3, #0
 8004560:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    __HAL_UNLOCK(hi2c);
 8004564:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_OK;
 8004568:	e765      	b.n	8004436 <HAL_I2C_Mem_Write+0x22>
      return HAL_BUSY;
 800456a:	2002      	movs	r0, #2
 800456c:	e763      	b.n	8004436 <HAL_I2C_Mem_Write+0x22>
    __HAL_LOCK(hi2c);
 800456e:	2002      	movs	r0, #2
 8004570:	e761      	b.n	8004436 <HAL_I2C_Mem_Write+0x22>
      return HAL_ERROR;
 8004572:	2001      	movs	r0, #1
 8004574:	e75f      	b.n	8004436 <HAL_I2C_Mem_Write+0x22>
 8004576:	bf00      	nop
 8004578:	00100002 	.word	0x00100002
 800457c:	ffff0000 	.word	0xffff0000

08004580 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004580:	2800      	cmp	r0, #0
 8004582:	f000 8201 	beq.w	8004988 <HAL_RCC_OscConfig+0x408>
{
 8004586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800458e:	6803      	ldr	r3, [r0, #0]
 8004590:	f013 0f01 	tst.w	r3, #1
 8004594:	d02c      	beq.n	80045f0 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004596:	4b9f      	ldr	r3, [pc, #636]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f003 030c 	and.w	r3, r3, #12
 800459e:	2b04      	cmp	r3, #4
 80045a0:	d01d      	beq.n	80045de <HAL_RCC_OscConfig+0x5e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045a2:	4b9c      	ldr	r3, [pc, #624]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f003 030c 	and.w	r3, r3, #12
 80045aa:	2b08      	cmp	r3, #8
 80045ac:	d012      	beq.n	80045d4 <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045ae:	6863      	ldr	r3, [r4, #4]
 80045b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045b4:	d041      	beq.n	800463a <HAL_RCC_OscConfig+0xba>
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d155      	bne.n	8004666 <HAL_RCC_OscConfig+0xe6>
 80045ba:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80045be:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80045d0:	601a      	str	r2, [r3, #0]
 80045d2:	e037      	b.n	8004644 <HAL_RCC_OscConfig+0xc4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045d4:	4b8f      	ldr	r3, [pc, #572]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80045dc:	d0e7      	beq.n	80045ae <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045de:	4b8d      	ldr	r3, [pc, #564]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80045e6:	d003      	beq.n	80045f0 <HAL_RCC_OscConfig+0x70>
 80045e8:	6863      	ldr	r3, [r4, #4]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 81ce 	beq.w	800498c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045f0:	6823      	ldr	r3, [r4, #0]
 80045f2:	f013 0f02 	tst.w	r3, #2
 80045f6:	d075      	beq.n	80046e4 <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80045f8:	4b86      	ldr	r3, [pc, #536]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	f013 0f0c 	tst.w	r3, #12
 8004600:	d05f      	beq.n	80046c2 <HAL_RCC_OscConfig+0x142>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004602:	4b84      	ldr	r3, [pc, #528]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f003 030c 	and.w	r3, r3, #12
 800460a:	2b08      	cmp	r3, #8
 800460c:	d054      	beq.n	80046b8 <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800460e:	6923      	ldr	r3, [r4, #16]
 8004610:	2b00      	cmp	r3, #0
 8004612:	f000 808a 	beq.w	800472a <HAL_RCC_OscConfig+0x1aa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004616:	4b80      	ldr	r3, [pc, #512]	@ (8004818 <HAL_RCC_OscConfig+0x298>)
 8004618:	2201      	movs	r2, #1
 800461a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800461c:	f7fe fdd0 	bl	80031c0 <HAL_GetTick>
 8004620:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004622:	4e7c      	ldr	r6, [pc, #496]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 8004624:	6833      	ldr	r3, [r6, #0]
 8004626:	f013 0f02 	tst.w	r3, #2
 800462a:	d175      	bne.n	8004718 <HAL_RCC_OscConfig+0x198>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800462c:	f7fe fdc8 	bl	80031c0 <HAL_GetTick>
 8004630:	1b40      	subs	r0, r0, r5
 8004632:	2802      	cmp	r0, #2
 8004634:	d9f6      	bls.n	8004624 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_TIMEOUT;
 8004636:	2003      	movs	r0, #3
 8004638:	e1ad      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800463a:	4a76      	ldr	r2, [pc, #472]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 800463c:	6813      	ldr	r3, [r2, #0]
 800463e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004642:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004644:	6863      	ldr	r3, [r4, #4]
 8004646:	b343      	cbz	r3, 800469a <HAL_RCC_OscConfig+0x11a>
        tickstart = HAL_GetTick();
 8004648:	f7fe fdba 	bl	80031c0 <HAL_GetTick>
 800464c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800464e:	4e71      	ldr	r6, [pc, #452]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 8004650:	6833      	ldr	r3, [r6, #0]
 8004652:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004656:	d1cb      	bne.n	80045f0 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004658:	f7fe fdb2 	bl	80031c0 <HAL_GetTick>
 800465c:	1b40      	subs	r0, r0, r5
 800465e:	2864      	cmp	r0, #100	@ 0x64
 8004660:	d9f6      	bls.n	8004650 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 8004662:	2003      	movs	r0, #3
 8004664:	e197      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004666:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800466a:	d009      	beq.n	8004680 <HAL_RCC_OscConfig+0x100>
 800466c:	4b69      	ldr	r3, [pc, #420]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004674:	601a      	str	r2, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800467c:	601a      	str	r2, [r3, #0]
 800467e:	e7e1      	b.n	8004644 <HAL_RCC_OscConfig+0xc4>
 8004680:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004684:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800468e:	601a      	str	r2, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004696:	601a      	str	r2, [r3, #0]
 8004698:	e7d4      	b.n	8004644 <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 800469a:	f7fe fd91 	bl	80031c0 <HAL_GetTick>
 800469e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046a0:	4e5c      	ldr	r6, [pc, #368]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 80046a2:	6833      	ldr	r3, [r6, #0]
 80046a4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80046a8:	d0a2      	beq.n	80045f0 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046aa:	f7fe fd89 	bl	80031c0 <HAL_GetTick>
 80046ae:	1b40      	subs	r0, r0, r5
 80046b0:	2864      	cmp	r0, #100	@ 0x64
 80046b2:	d9f6      	bls.n	80046a2 <HAL_RCC_OscConfig+0x122>
            return HAL_TIMEOUT;
 80046b4:	2003      	movs	r0, #3
 80046b6:	e16e      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80046b8:	4b56      	ldr	r3, [pc, #344]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80046c0:	d1a5      	bne.n	800460e <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046c2:	4b54      	ldr	r3, [pc, #336]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f013 0f02 	tst.w	r3, #2
 80046ca:	d003      	beq.n	80046d4 <HAL_RCC_OscConfig+0x154>
 80046cc:	6923      	ldr	r3, [r4, #16]
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	f040 815e 	bne.w	8004990 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046d4:	4a4f      	ldr	r2, [pc, #316]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 80046d6:	6813      	ldr	r3, [r2, #0]
 80046d8:	6961      	ldr	r1, [r4, #20]
 80046da:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80046de:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80046e2:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046e4:	6823      	ldr	r3, [r4, #0]
 80046e6:	f013 0f08 	tst.w	r3, #8
 80046ea:	d03d      	beq.n	8004768 <HAL_RCC_OscConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046ec:	69a3      	ldr	r3, [r4, #24]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d066      	beq.n	80047c0 <HAL_RCC_OscConfig+0x240>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046f2:	4b49      	ldr	r3, [pc, #292]	@ (8004818 <HAL_RCC_OscConfig+0x298>)
 80046f4:	2201      	movs	r2, #1
 80046f6:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046fa:	f7fe fd61 	bl	80031c0 <HAL_GetTick>
 80046fe:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004700:	4e44      	ldr	r6, [pc, #272]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 8004702:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8004704:	f013 0f02 	tst.w	r3, #2
 8004708:	d121      	bne.n	800474e <HAL_RCC_OscConfig+0x1ce>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800470a:	f7fe fd59 	bl	80031c0 <HAL_GetTick>
 800470e:	1b40      	subs	r0, r0, r5
 8004710:	2802      	cmp	r0, #2
 8004712:	d9f6      	bls.n	8004702 <HAL_RCC_OscConfig+0x182>
        {
          return HAL_TIMEOUT;
 8004714:	2003      	movs	r0, #3
 8004716:	e13e      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004718:	4a3e      	ldr	r2, [pc, #248]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 800471a:	6813      	ldr	r3, [r2, #0]
 800471c:	6961      	ldr	r1, [r4, #20]
 800471e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004722:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004726:	6013      	str	r3, [r2, #0]
 8004728:	e7dc      	b.n	80046e4 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 800472a:	4b3b      	ldr	r3, [pc, #236]	@ (8004818 <HAL_RCC_OscConfig+0x298>)
 800472c:	2200      	movs	r2, #0
 800472e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004730:	f7fe fd46 	bl	80031c0 <HAL_GetTick>
 8004734:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004736:	4e37      	ldr	r6, [pc, #220]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 8004738:	6833      	ldr	r3, [r6, #0]
 800473a:	f013 0f02 	tst.w	r3, #2
 800473e:	d0d1      	beq.n	80046e4 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004740:	f7fe fd3e 	bl	80031c0 <HAL_GetTick>
 8004744:	1b40      	subs	r0, r0, r5
 8004746:	2802      	cmp	r0, #2
 8004748:	d9f6      	bls.n	8004738 <HAL_RCC_OscConfig+0x1b8>
            return HAL_TIMEOUT;
 800474a:	2003      	movs	r0, #3
 800474c:	e123      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800474e:	4b33      	ldr	r3, [pc, #204]	@ (800481c <HAL_RCC_OscConfig+0x29c>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a33      	ldr	r2, [pc, #204]	@ (8004820 <HAL_RCC_OscConfig+0x2a0>)
 8004754:	fba2 2303 	umull	r2, r3, r2, r3
 8004758:	0a5b      	lsrs	r3, r3, #9
 800475a:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800475c:	bf00      	nop
  }
  while (Delay --);
 800475e:	9b01      	ldr	r3, [sp, #4]
 8004760:	1e5a      	subs	r2, r3, #1
 8004762:	9201      	str	r2, [sp, #4]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1f9      	bne.n	800475c <HAL_RCC_OscConfig+0x1dc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004768:	6823      	ldr	r3, [r4, #0]
 800476a:	f013 0f04 	tst.w	r3, #4
 800476e:	f000 809b 	beq.w	80048a8 <HAL_RCC_OscConfig+0x328>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004772:	4b28      	ldr	r3, [pc, #160]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 8004774:	69db      	ldr	r3, [r3, #28]
 8004776:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800477a:	d134      	bne.n	80047e6 <HAL_RCC_OscConfig+0x266>
      __HAL_RCC_PWR_CLK_ENABLE();
 800477c:	4b25      	ldr	r3, [pc, #148]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 800477e:	69da      	ldr	r2, [r3, #28]
 8004780:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004784:	61da      	str	r2, [r3, #28]
 8004786:	69db      	ldr	r3, [r3, #28]
 8004788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800478c:	9300      	str	r3, [sp, #0]
 800478e:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 8004790:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004792:	4b24      	ldr	r3, [pc, #144]	@ (8004824 <HAL_RCC_OscConfig+0x2a4>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800479a:	d026      	beq.n	80047ea <HAL_RCC_OscConfig+0x26a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800479c:	68e3      	ldr	r3, [r4, #12]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d042      	beq.n	8004828 <HAL_RCC_OscConfig+0x2a8>
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d158      	bne.n	8004858 <HAL_RCC_OscConfig+0x2d8>
 80047a6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80047aa:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 80047ae:	6a1a      	ldr	r2, [r3, #32]
 80047b0:	f022 0201 	bic.w	r2, r2, #1
 80047b4:	621a      	str	r2, [r3, #32]
 80047b6:	6a1a      	ldr	r2, [r3, #32]
 80047b8:	f022 0204 	bic.w	r2, r2, #4
 80047bc:	621a      	str	r2, [r3, #32]
 80047be:	e038      	b.n	8004832 <HAL_RCC_OscConfig+0x2b2>
      __HAL_RCC_LSI_DISABLE();
 80047c0:	4b15      	ldr	r3, [pc, #84]	@ (8004818 <HAL_RCC_OscConfig+0x298>)
 80047c2:	2200      	movs	r2, #0
 80047c4:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80047c8:	f7fe fcfa 	bl	80031c0 <HAL_GetTick>
 80047cc:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047ce:	4e11      	ldr	r6, [pc, #68]	@ (8004814 <HAL_RCC_OscConfig+0x294>)
 80047d0:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 80047d2:	f013 0f02 	tst.w	r3, #2
 80047d6:	d0c7      	beq.n	8004768 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047d8:	f7fe fcf2 	bl	80031c0 <HAL_GetTick>
 80047dc:	1b40      	subs	r0, r0, r5
 80047de:	2802      	cmp	r0, #2
 80047e0:	d9f6      	bls.n	80047d0 <HAL_RCC_OscConfig+0x250>
          return HAL_TIMEOUT;
 80047e2:	2003      	movs	r0, #3
 80047e4:	e0d7      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 80047e6:	2500      	movs	r5, #0
 80047e8:	e7d3      	b.n	8004792 <HAL_RCC_OscConfig+0x212>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047ea:	4a0e      	ldr	r2, [pc, #56]	@ (8004824 <HAL_RCC_OscConfig+0x2a4>)
 80047ec:	6813      	ldr	r3, [r2, #0]
 80047ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047f2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80047f4:	f7fe fce4 	bl	80031c0 <HAL_GetTick>
 80047f8:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047fa:	4f0a      	ldr	r7, [pc, #40]	@ (8004824 <HAL_RCC_OscConfig+0x2a4>)
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004802:	d1cb      	bne.n	800479c <HAL_RCC_OscConfig+0x21c>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004804:	f7fe fcdc 	bl	80031c0 <HAL_GetTick>
 8004808:	1b80      	subs	r0, r0, r6
 800480a:	2864      	cmp	r0, #100	@ 0x64
 800480c:	d9f6      	bls.n	80047fc <HAL_RCC_OscConfig+0x27c>
          return HAL_TIMEOUT;
 800480e:	2003      	movs	r0, #3
 8004810:	e0c1      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
 8004812:	bf00      	nop
 8004814:	40021000 	.word	0x40021000
 8004818:	42420000 	.word	0x42420000
 800481c:	200000fc 	.word	0x200000fc
 8004820:	10624dd3 	.word	0x10624dd3
 8004824:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004828:	4a5e      	ldr	r2, [pc, #376]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
 800482a:	6a13      	ldr	r3, [r2, #32]
 800482c:	f043 0301 	orr.w	r3, r3, #1
 8004830:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004832:	68e3      	ldr	r3, [r4, #12]
 8004834:	b333      	cbz	r3, 8004884 <HAL_RCC_OscConfig+0x304>
      tickstart = HAL_GetTick();
 8004836:	f7fe fcc3 	bl	80031c0 <HAL_GetTick>
 800483a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800483c:	4f59      	ldr	r7, [pc, #356]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800483e:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004842:	6a3b      	ldr	r3, [r7, #32]
 8004844:	f013 0f02 	tst.w	r3, #2
 8004848:	d12d      	bne.n	80048a6 <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800484a:	f7fe fcb9 	bl	80031c0 <HAL_GetTick>
 800484e:	1b80      	subs	r0, r0, r6
 8004850:	4540      	cmp	r0, r8
 8004852:	d9f6      	bls.n	8004842 <HAL_RCC_OscConfig+0x2c2>
          return HAL_TIMEOUT;
 8004854:	2003      	movs	r0, #3
 8004856:	e09e      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004858:	2b05      	cmp	r3, #5
 800485a:	d009      	beq.n	8004870 <HAL_RCC_OscConfig+0x2f0>
 800485c:	4b51      	ldr	r3, [pc, #324]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
 800485e:	6a1a      	ldr	r2, [r3, #32]
 8004860:	f022 0201 	bic.w	r2, r2, #1
 8004864:	621a      	str	r2, [r3, #32]
 8004866:	6a1a      	ldr	r2, [r3, #32]
 8004868:	f022 0204 	bic.w	r2, r2, #4
 800486c:	621a      	str	r2, [r3, #32]
 800486e:	e7e0      	b.n	8004832 <HAL_RCC_OscConfig+0x2b2>
 8004870:	4b4c      	ldr	r3, [pc, #304]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
 8004872:	6a1a      	ldr	r2, [r3, #32]
 8004874:	f042 0204 	orr.w	r2, r2, #4
 8004878:	621a      	str	r2, [r3, #32]
 800487a:	6a1a      	ldr	r2, [r3, #32]
 800487c:	f042 0201 	orr.w	r2, r2, #1
 8004880:	621a      	str	r2, [r3, #32]
 8004882:	e7d6      	b.n	8004832 <HAL_RCC_OscConfig+0x2b2>
      tickstart = HAL_GetTick();
 8004884:	f7fe fc9c 	bl	80031c0 <HAL_GetTick>
 8004888:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800488a:	4f46      	ldr	r7, [pc, #280]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800488c:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004890:	6a3b      	ldr	r3, [r7, #32]
 8004892:	f013 0f02 	tst.w	r3, #2
 8004896:	d006      	beq.n	80048a6 <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004898:	f7fe fc92 	bl	80031c0 <HAL_GetTick>
 800489c:	1b80      	subs	r0, r0, r6
 800489e:	4540      	cmp	r0, r8
 80048a0:	d9f6      	bls.n	8004890 <HAL_RCC_OscConfig+0x310>
          return HAL_TIMEOUT;
 80048a2:	2003      	movs	r0, #3
 80048a4:	e077      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
    if (pwrclkchanged == SET)
 80048a6:	b9e5      	cbnz	r5, 80048e2 <HAL_RCC_OscConfig+0x362>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048a8:	69e3      	ldr	r3, [r4, #28]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d072      	beq.n	8004994 <HAL_RCC_OscConfig+0x414>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048ae:	4a3d      	ldr	r2, [pc, #244]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
 80048b0:	6852      	ldr	r2, [r2, #4]
 80048b2:	f002 020c 	and.w	r2, r2, #12
 80048b6:	2a08      	cmp	r2, #8
 80048b8:	d056      	beq.n	8004968 <HAL_RCC_OscConfig+0x3e8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d017      	beq.n	80048ee <HAL_RCC_OscConfig+0x36e>
        __HAL_RCC_PLL_DISABLE();
 80048be:	4b3a      	ldr	r3, [pc, #232]	@ (80049a8 <HAL_RCC_OscConfig+0x428>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80048c4:	f7fe fc7c 	bl	80031c0 <HAL_GetTick>
 80048c8:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048ca:	4d36      	ldr	r5, [pc, #216]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
 80048cc:	682b      	ldr	r3, [r5, #0]
 80048ce:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80048d2:	d047      	beq.n	8004964 <HAL_RCC_OscConfig+0x3e4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d4:	f7fe fc74 	bl	80031c0 <HAL_GetTick>
 80048d8:	1b00      	subs	r0, r0, r4
 80048da:	2802      	cmp	r0, #2
 80048dc:	d9f6      	bls.n	80048cc <HAL_RCC_OscConfig+0x34c>
            return HAL_TIMEOUT;
 80048de:	2003      	movs	r0, #3
 80048e0:	e059      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 80048e2:	4a30      	ldr	r2, [pc, #192]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
 80048e4:	69d3      	ldr	r3, [r2, #28]
 80048e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048ea:	61d3      	str	r3, [r2, #28]
 80048ec:	e7dc      	b.n	80048a8 <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_PLL_DISABLE();
 80048ee:	4b2e      	ldr	r3, [pc, #184]	@ (80049a8 <HAL_RCC_OscConfig+0x428>)
 80048f0:	2200      	movs	r2, #0
 80048f2:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80048f4:	f7fe fc64 	bl	80031c0 <HAL_GetTick>
 80048f8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048fa:	4e2a      	ldr	r6, [pc, #168]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
 80048fc:	6833      	ldr	r3, [r6, #0]
 80048fe:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004902:	d006      	beq.n	8004912 <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004904:	f7fe fc5c 	bl	80031c0 <HAL_GetTick>
 8004908:	1b40      	subs	r0, r0, r5
 800490a:	2802      	cmp	r0, #2
 800490c:	d9f6      	bls.n	80048fc <HAL_RCC_OscConfig+0x37c>
            return HAL_TIMEOUT;
 800490e:	2003      	movs	r0, #3
 8004910:	e041      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004912:	6a23      	ldr	r3, [r4, #32]
 8004914:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004918:	d01a      	beq.n	8004950 <HAL_RCC_OscConfig+0x3d0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800491a:	4922      	ldr	r1, [pc, #136]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
 800491c:	684a      	ldr	r2, [r1, #4]
 800491e:	6a23      	ldr	r3, [r4, #32]
 8004920:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004922:	4303      	orrs	r3, r0
 8004924:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 8004928:	4313      	orrs	r3, r2
 800492a:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 800492c:	4b1e      	ldr	r3, [pc, #120]	@ (80049a8 <HAL_RCC_OscConfig+0x428>)
 800492e:	2201      	movs	r2, #1
 8004930:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004932:	f7fe fc45 	bl	80031c0 <HAL_GetTick>
 8004936:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004938:	4d1a      	ldr	r5, [pc, #104]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
 800493a:	682b      	ldr	r3, [r5, #0]
 800493c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004940:	d10e      	bne.n	8004960 <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004942:	f7fe fc3d 	bl	80031c0 <HAL_GetTick>
 8004946:	1b00      	subs	r0, r0, r4
 8004948:	2802      	cmp	r0, #2
 800494a:	d9f6      	bls.n	800493a <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 800494c:	2003      	movs	r0, #3
 800494e:	e022      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004950:	4a14      	ldr	r2, [pc, #80]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
 8004952:	6853      	ldr	r3, [r2, #4]
 8004954:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004958:	68a1      	ldr	r1, [r4, #8]
 800495a:	430b      	orrs	r3, r1
 800495c:	6053      	str	r3, [r2, #4]
 800495e:	e7dc      	b.n	800491a <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 8004960:	2000      	movs	r0, #0
 8004962:	e018      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
 8004964:	2000      	movs	r0, #0
 8004966:	e016      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004968:	2b01      	cmp	r3, #1
 800496a:	d017      	beq.n	800499c <HAL_RCC_OscConfig+0x41c>
        pll_config = RCC->CFGR;
 800496c:	4b0d      	ldr	r3, [pc, #52]	@ (80049a4 <HAL_RCC_OscConfig+0x424>)
 800496e:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004970:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8004974:	6a22      	ldr	r2, [r4, #32]
 8004976:	4291      	cmp	r1, r2
 8004978:	d112      	bne.n	80049a0 <HAL_RCC_OscConfig+0x420>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800497a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800497e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004980:	1a18      	subs	r0, r3, r0
 8004982:	bf18      	it	ne
 8004984:	2001      	movne	r0, #1
 8004986:	e006      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 8004988:	2001      	movs	r0, #1
}
 800498a:	4770      	bx	lr
        return HAL_ERROR;
 800498c:	2001      	movs	r0, #1
 800498e:	e002      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 8004990:	2001      	movs	r0, #1
 8004992:	e000      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 8004994:	2000      	movs	r0, #0
}
 8004996:	b002      	add	sp, #8
 8004998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 800499c:	2001      	movs	r0, #1
 800499e:	e7fa      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 80049a0:	2001      	movs	r0, #1
 80049a2:	e7f8      	b.n	8004996 <HAL_RCC_OscConfig+0x416>
 80049a4:	40021000 	.word	0x40021000
 80049a8:	42420000 	.word	0x42420000

080049ac <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80049ac:	4b0f      	ldr	r3, [pc, #60]	@ (80049ec <HAL_RCC_GetSysClockFreq+0x40>)
 80049ae:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80049b0:	f003 020c 	and.w	r2, r3, #12
 80049b4:	2a08      	cmp	r2, #8
 80049b6:	d001      	beq.n	80049bc <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 80049b8:	480d      	ldr	r0, [pc, #52]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x44>)
}
 80049ba:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80049bc:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80049c0:	490c      	ldr	r1, [pc, #48]	@ (80049f4 <HAL_RCC_GetSysClockFreq+0x48>)
 80049c2:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80049c4:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80049c8:	d00b      	beq.n	80049e2 <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80049ca:	4b08      	ldr	r3, [pc, #32]	@ (80049ec <HAL_RCC_GetSysClockFreq+0x40>)
 80049cc:	685b      	ldr	r3, [r3, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80049ce:	4a08      	ldr	r2, [pc, #32]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x44>)
 80049d0:	fb02 f000 	mul.w	r0, r2, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80049d4:	f3c3 4340 	ubfx	r3, r3, #17, #1
 80049d8:	4a07      	ldr	r2, [pc, #28]	@ (80049f8 <HAL_RCC_GetSysClockFreq+0x4c>)
 80049da:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80049dc:	fbb0 f0f3 	udiv	r0, r0, r3
 80049e0:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049e2:	4b06      	ldr	r3, [pc, #24]	@ (80049fc <HAL_RCC_GetSysClockFreq+0x50>)
 80049e4:	fb03 f000 	mul.w	r0, r3, r0
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	40021000 	.word	0x40021000
 80049f0:	007a1200 	.word	0x007a1200
 80049f4:	0800c2a4 	.word	0x0800c2a4
 80049f8:	0800c2a0 	.word	0x0800c2a0
 80049fc:	003d0900 	.word	0x003d0900

08004a00 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004a00:	2800      	cmp	r0, #0
 8004a02:	f000 80a2 	beq.w	8004b4a <HAL_RCC_ClockConfig+0x14a>
{
 8004a06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a0a:	460d      	mov	r5, r1
 8004a0c:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a0e:	4b53      	ldr	r3, [pc, #332]	@ (8004b5c <HAL_RCC_ClockConfig+0x15c>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0307 	and.w	r3, r3, #7
 8004a16:	428b      	cmp	r3, r1
 8004a18:	d20b      	bcs.n	8004a32 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a1a:	4a50      	ldr	r2, [pc, #320]	@ (8004b5c <HAL_RCC_ClockConfig+0x15c>)
 8004a1c:	6813      	ldr	r3, [r2, #0]
 8004a1e:	f023 0307 	bic.w	r3, r3, #7
 8004a22:	430b      	orrs	r3, r1
 8004a24:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a26:	6813      	ldr	r3, [r2, #0]
 8004a28:	f003 0307 	and.w	r3, r3, #7
 8004a2c:	428b      	cmp	r3, r1
 8004a2e:	f040 808e 	bne.w	8004b4e <HAL_RCC_ClockConfig+0x14e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a32:	6823      	ldr	r3, [r4, #0]
 8004a34:	f013 0f02 	tst.w	r3, #2
 8004a38:	d017      	beq.n	8004a6a <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a3a:	f013 0f04 	tst.w	r3, #4
 8004a3e:	d004      	beq.n	8004a4a <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a40:	4a47      	ldr	r2, [pc, #284]	@ (8004b60 <HAL_RCC_ClockConfig+0x160>)
 8004a42:	6853      	ldr	r3, [r2, #4]
 8004a44:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004a48:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a4a:	6823      	ldr	r3, [r4, #0]
 8004a4c:	f013 0f08 	tst.w	r3, #8
 8004a50:	d004      	beq.n	8004a5c <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a52:	4a43      	ldr	r2, [pc, #268]	@ (8004b60 <HAL_RCC_ClockConfig+0x160>)
 8004a54:	6853      	ldr	r3, [r2, #4]
 8004a56:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004a5a:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a5c:	4a40      	ldr	r2, [pc, #256]	@ (8004b60 <HAL_RCC_ClockConfig+0x160>)
 8004a5e:	6853      	ldr	r3, [r2, #4]
 8004a60:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a64:	68a1      	ldr	r1, [r4, #8]
 8004a66:	430b      	orrs	r3, r1
 8004a68:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a6a:	6823      	ldr	r3, [r4, #0]
 8004a6c:	f013 0f01 	tst.w	r3, #1
 8004a70:	d031      	beq.n	8004ad6 <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a72:	6862      	ldr	r2, [r4, #4]
 8004a74:	2a01      	cmp	r2, #1
 8004a76:	d020      	beq.n	8004aba <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a78:	2a02      	cmp	r2, #2
 8004a7a:	d025      	beq.n	8004ac8 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a7c:	4b38      	ldr	r3, [pc, #224]	@ (8004b60 <HAL_RCC_ClockConfig+0x160>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f013 0f02 	tst.w	r3, #2
 8004a84:	d065      	beq.n	8004b52 <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a86:	4936      	ldr	r1, [pc, #216]	@ (8004b60 <HAL_RCC_ClockConfig+0x160>)
 8004a88:	684b      	ldr	r3, [r1, #4]
 8004a8a:	f023 0303 	bic.w	r3, r3, #3
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8004a92:	f7fe fb95 	bl	80031c0 <HAL_GetTick>
 8004a96:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a98:	4f31      	ldr	r7, [pc, #196]	@ (8004b60 <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a9a:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f003 030c 	and.w	r3, r3, #12
 8004aa4:	6862      	ldr	r2, [r4, #4]
 8004aa6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004aaa:	d014      	beq.n	8004ad6 <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aac:	f7fe fb88 	bl	80031c0 <HAL_GetTick>
 8004ab0:	1b80      	subs	r0, r0, r6
 8004ab2:	4540      	cmp	r0, r8
 8004ab4:	d9f3      	bls.n	8004a9e <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 8004ab6:	2003      	movs	r0, #3
 8004ab8:	e045      	b.n	8004b46 <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aba:	4b29      	ldr	r3, [pc, #164]	@ (8004b60 <HAL_RCC_ClockConfig+0x160>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004ac2:	d1e0      	bne.n	8004a86 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8004ac4:	2001      	movs	r0, #1
 8004ac6:	e03e      	b.n	8004b46 <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ac8:	4b25      	ldr	r3, [pc, #148]	@ (8004b60 <HAL_RCC_ClockConfig+0x160>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004ad0:	d1d9      	bne.n	8004a86 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8004ad2:	2001      	movs	r0, #1
 8004ad4:	e037      	b.n	8004b46 <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ad6:	4b21      	ldr	r3, [pc, #132]	@ (8004b5c <HAL_RCC_ClockConfig+0x15c>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0307 	and.w	r3, r3, #7
 8004ade:	42ab      	cmp	r3, r5
 8004ae0:	d90a      	bls.n	8004af8 <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ae2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b5c <HAL_RCC_ClockConfig+0x15c>)
 8004ae4:	6813      	ldr	r3, [r2, #0]
 8004ae6:	f023 0307 	bic.w	r3, r3, #7
 8004aea:	432b      	orrs	r3, r5
 8004aec:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aee:	6813      	ldr	r3, [r2, #0]
 8004af0:	f003 0307 	and.w	r3, r3, #7
 8004af4:	42ab      	cmp	r3, r5
 8004af6:	d12e      	bne.n	8004b56 <HAL_RCC_ClockConfig+0x156>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004af8:	6823      	ldr	r3, [r4, #0]
 8004afa:	f013 0f04 	tst.w	r3, #4
 8004afe:	d006      	beq.n	8004b0e <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b00:	4a17      	ldr	r2, [pc, #92]	@ (8004b60 <HAL_RCC_ClockConfig+0x160>)
 8004b02:	6853      	ldr	r3, [r2, #4]
 8004b04:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004b08:	68e1      	ldr	r1, [r4, #12]
 8004b0a:	430b      	orrs	r3, r1
 8004b0c:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b0e:	6823      	ldr	r3, [r4, #0]
 8004b10:	f013 0f08 	tst.w	r3, #8
 8004b14:	d007      	beq.n	8004b26 <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b16:	4a12      	ldr	r2, [pc, #72]	@ (8004b60 <HAL_RCC_ClockConfig+0x160>)
 8004b18:	6853      	ldr	r3, [r2, #4]
 8004b1a:	6921      	ldr	r1, [r4, #16]
 8004b1c:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8004b20:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004b24:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b26:	f7ff ff41 	bl	80049ac <HAL_RCC_GetSysClockFreq>
 8004b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b60 <HAL_RCC_ClockConfig+0x160>)
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004b32:	4a0c      	ldr	r2, [pc, #48]	@ (8004b64 <HAL_RCC_ClockConfig+0x164>)
 8004b34:	5cd3      	ldrb	r3, [r2, r3]
 8004b36:	40d8      	lsrs	r0, r3
 8004b38:	4b0b      	ldr	r3, [pc, #44]	@ (8004b68 <HAL_RCC_ClockConfig+0x168>)
 8004b3a:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8004b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b6c <HAL_RCC_ClockConfig+0x16c>)
 8004b3e:	6818      	ldr	r0, [r3, #0]
 8004b40:	f7fe fafa 	bl	8003138 <HAL_InitTick>
  return HAL_OK;
 8004b44:	2000      	movs	r0, #0
}
 8004b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8004b4a:	2001      	movs	r0, #1
}
 8004b4c:	4770      	bx	lr
    return HAL_ERROR;
 8004b4e:	2001      	movs	r0, #1
 8004b50:	e7f9      	b.n	8004b46 <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 8004b52:	2001      	movs	r0, #1
 8004b54:	e7f7      	b.n	8004b46 <HAL_RCC_ClockConfig+0x146>
    return HAL_ERROR;
 8004b56:	2001      	movs	r0, #1
 8004b58:	e7f5      	b.n	8004b46 <HAL_RCC_ClockConfig+0x146>
 8004b5a:	bf00      	nop
 8004b5c:	40022000 	.word	0x40022000
 8004b60:	40021000 	.word	0x40021000
 8004b64:	0800c290 	.word	0x0800c290
 8004b68:	200000fc 	.word	0x200000fc
 8004b6c:	20000104 	.word	0x20000104

08004b70 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b70:	4b04      	ldr	r3, [pc, #16]	@ (8004b84 <HAL_RCC_GetPCLK1Freq+0x14>)
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004b78:	4a03      	ldr	r2, [pc, #12]	@ (8004b88 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004b7a:	5cd3      	ldrb	r3, [r2, r3]
 8004b7c:	4a03      	ldr	r2, [pc, #12]	@ (8004b8c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004b7e:	6810      	ldr	r0, [r2, #0]
}
 8004b80:	40d8      	lsrs	r0, r3
 8004b82:	4770      	bx	lr
 8004b84:	40021000 	.word	0x40021000
 8004b88:	0800c288 	.word	0x0800c288
 8004b8c:	200000fc 	.word	0x200000fc

08004b90 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b90:	4b04      	ldr	r3, [pc, #16]	@ (8004ba4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8004b98:	4a03      	ldr	r2, [pc, #12]	@ (8004ba8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004b9a:	5cd3      	ldrb	r3, [r2, r3]
 8004b9c:	4a03      	ldr	r2, [pc, #12]	@ (8004bac <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004b9e:	6810      	ldr	r0, [r2, #0]
}
 8004ba0:	40d8      	lsrs	r0, r3
 8004ba2:	4770      	bx	lr
 8004ba4:	40021000 	.word	0x40021000
 8004ba8:	0800c288 	.word	0x0800c288
 8004bac:	200000fc 	.word	0x200000fc

08004bb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bb4:	b082      	sub	sp, #8
 8004bb6:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004bb8:	6803      	ldr	r3, [r0, #0]
 8004bba:	f013 0f01 	tst.w	r3, #1
 8004bbe:	d036      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bc0:	4b3f      	ldr	r3, [pc, #252]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8004bc2:	69db      	ldr	r3, [r3, #28]
 8004bc4:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004bc8:	d149      	bne.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0xae>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bca:	4b3d      	ldr	r3, [pc, #244]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8004bcc:	69da      	ldr	r2, [r3, #28]
 8004bce:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004bd2:	61da      	str	r2, [r3, #28]
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bda:	9301      	str	r3, [sp, #4]
 8004bdc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004bde:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004be0:	4b38      	ldr	r3, [pc, #224]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004be8:	d03b      	beq.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004bea:	4b35      	ldr	r3, [pc, #212]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8004bec:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004bee:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8004bf2:	d013      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8004bf4:	6862      	ldr	r2, [r4, #4]
 8004bf6:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d00e      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x6c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004bfe:	4a30      	ldr	r2, [pc, #192]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8004c00:	6a13      	ldr	r3, [r2, #32]
 8004c02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c06:	4930      	ldr	r1, [pc, #192]	@ (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8004c08:	2601      	movs	r6, #1
 8004c0a:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c0e:	2600      	movs	r6, #0
 8004c10:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004c14:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004c16:	f013 0f01 	tst.w	r3, #1
 8004c1a:	d136      	bne.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0xda>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c1c:	4a28      	ldr	r2, [pc, #160]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8004c1e:	6a13      	ldr	r3, [r2, #32]
 8004c20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c24:	6861      	ldr	r1, [r4, #4]
 8004c26:	430b      	orrs	r3, r1
 8004c28:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004c2a:	2d00      	cmp	r5, #0
 8004c2c:	d13e      	bne.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0xfc>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c2e:	6823      	ldr	r3, [r4, #0]
 8004c30:	f013 0f02 	tst.w	r3, #2
 8004c34:	d006      	beq.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c36:	4a22      	ldr	r2, [pc, #136]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8004c38:	6853      	ldr	r3, [r2, #4]
 8004c3a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004c3e:	68a1      	ldr	r1, [r4, #8]
 8004c40:	430b      	orrs	r3, r1
 8004c42:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004c44:	6823      	ldr	r3, [r4, #0]
 8004c46:	f013 0f10 	tst.w	r3, #16
 8004c4a:	d034      	beq.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c4c:	4a1c      	ldr	r2, [pc, #112]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8004c4e:	6853      	ldr	r3, [r2, #4]
 8004c50:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004c54:	68e1      	ldr	r1, [r4, #12]
 8004c56:	430b      	orrs	r3, r1
 8004c58:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004c5a:	2000      	movs	r0, #0
 8004c5c:	e02c      	b.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x108>
    FlagStatus pwrclkchanged = RESET;
 8004c5e:	2500      	movs	r5, #0
 8004c60:	e7be      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c62:	4a18      	ldr	r2, [pc, #96]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8004c64:	6813      	ldr	r3, [r2, #0]
 8004c66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c6a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004c6c:	f7fe faa8 	bl	80031c0 <HAL_GetTick>
 8004c70:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c72:	4f14      	ldr	r7, [pc, #80]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004c7a:	d1b6      	bne.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c7c:	f7fe faa0 	bl	80031c0 <HAL_GetTick>
 8004c80:	1b80      	subs	r0, r0, r6
 8004c82:	2864      	cmp	r0, #100	@ 0x64
 8004c84:	d9f6      	bls.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xc4>
          return HAL_TIMEOUT;
 8004c86:	2003      	movs	r0, #3
 8004c88:	e016      	b.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        tickstart = HAL_GetTick();
 8004c8a:	f7fe fa99 	bl	80031c0 <HAL_GetTick>
 8004c8e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c90:	4f0b      	ldr	r7, [pc, #44]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c92:	f241 3888 	movw	r8, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c96:	6a3b      	ldr	r3, [r7, #32]
 8004c98:	f013 0f02 	tst.w	r3, #2
 8004c9c:	d1be      	bne.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c9e:	f7fe fa8f 	bl	80031c0 <HAL_GetTick>
 8004ca2:	1b80      	subs	r0, r0, r6
 8004ca4:	4540      	cmp	r0, r8
 8004ca6:	d9f6      	bls.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0xe6>
            return HAL_TIMEOUT;
 8004ca8:	2003      	movs	r0, #3
 8004caa:	e005      	b.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x108>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cac:	69d3      	ldr	r3, [r2, #28]
 8004cae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cb2:	61d3      	str	r3, [r2, #28]
 8004cb4:	e7bb      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
  return HAL_OK;
 8004cb6:	2000      	movs	r0, #0
}
 8004cb8:	b002      	add	sp, #8
 8004cba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cbe:	bf00      	nop
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	40007000 	.word	0x40007000
 8004cc8:	42420000 	.word	0x42420000

08004ccc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ccc:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cce:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cd0:	6a02      	ldr	r2, [r0, #32]
 8004cd2:	f022 0201 	bic.w	r2, r2, #1
 8004cd6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cd8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cda:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004cdc:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ce0:	680d      	ldr	r5, [r1, #0]
 8004ce2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ce4:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ce8:	688d      	ldr	r5, [r1, #8]
 8004cea:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004cec:	4d0b      	ldr	r5, [pc, #44]	@ (8004d1c <TIM_OC1_SetConfig+0x50>)
 8004cee:	42a8      	cmp	r0, r5
 8004cf0:	d006      	beq.n	8004d00 <TIM_OC1_SetConfig+0x34>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cf2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cf4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cf6:	684a      	ldr	r2, [r1, #4]
 8004cf8:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cfa:	6203      	str	r3, [r0, #32]
}
 8004cfc:	bc70      	pop	{r4, r5, r6}
 8004cfe:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d00:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8004d04:	68cd      	ldr	r5, [r1, #12]
 8004d06:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d08:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d0c:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d10:	694d      	ldr	r5, [r1, #20]
 8004d12:	698e      	ldr	r6, [r1, #24]
 8004d14:	4335      	orrs	r5, r6
 8004d16:	432c      	orrs	r4, r5
 8004d18:	e7eb      	b.n	8004cf2 <TIM_OC1_SetConfig+0x26>
 8004d1a:	bf00      	nop
 8004d1c:	40012c00 	.word	0x40012c00

08004d20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d20:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d22:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d24:	6a02      	ldr	r2, [r0, #32]
 8004d26:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d2a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d2c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d2e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d30:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d34:	680d      	ldr	r5, [r1, #0]
 8004d36:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d3c:	688d      	ldr	r5, [r1, #8]
 8004d3e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d42:	4d0c      	ldr	r5, [pc, #48]	@ (8004d74 <TIM_OC3_SetConfig+0x54>)
 8004d44:	42a8      	cmp	r0, r5
 8004d46:	d006      	beq.n	8004d56 <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d48:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d4a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d4c:	684a      	ldr	r2, [r1, #4]
 8004d4e:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d50:	6203      	str	r3, [r0, #32]
}
 8004d52:	bc70      	pop	{r4, r5, r6}
 8004d54:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d56:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d5a:	68cd      	ldr	r5, [r1, #12]
 8004d5c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d60:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d64:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d68:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d6a:	698e      	ldr	r6, [r1, #24]
 8004d6c:	4335      	orrs	r5, r6
 8004d6e:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8004d72:	e7e9      	b.n	8004d48 <TIM_OC3_SetConfig+0x28>
 8004d74:	40012c00 	.word	0x40012c00

08004d78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d78:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d7a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d7c:	6a02      	ldr	r2, [r0, #32]
 8004d7e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d82:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d84:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d86:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d88:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d8c:	680d      	ldr	r5, [r1, #0]
 8004d8e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d92:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d96:	688d      	ldr	r5, [r1, #8]
 8004d98:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d9c:	4d07      	ldr	r5, [pc, #28]	@ (8004dbc <TIM_OC4_SetConfig+0x44>)
 8004d9e:	42a8      	cmp	r0, r5
 8004da0:	d006      	beq.n	8004db0 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004da2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004da4:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004da6:	684a      	ldr	r2, [r1, #4]
 8004da8:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004daa:	6203      	str	r3, [r0, #32]
}
 8004dac:	bc30      	pop	{r4, r5}
 8004dae:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004db0:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004db4:	694d      	ldr	r5, [r1, #20]
 8004db6:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8004dba:	e7f2      	b.n	8004da2 <TIM_OC4_SetConfig+0x2a>
 8004dbc:	40012c00 	.word	0x40012c00

08004dc0 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004dc0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d122      	bne.n	8004e10 <HAL_TIM_Base_Start+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 8004dca:	2302      	movs	r3, #2
 8004dcc:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dd0:	6803      	ldr	r3, [r0, #0]
 8004dd2:	4a11      	ldr	r2, [pc, #68]	@ (8004e18 <HAL_TIM_Base_Start+0x58>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d010      	beq.n	8004dfa <HAL_TIM_Base_Start+0x3a>
 8004dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ddc:	d00d      	beq.n	8004dfa <HAL_TIM_Base_Start+0x3a>
 8004dde:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d009      	beq.n	8004dfa <HAL_TIM_Base_Start+0x3a>
 8004de6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d005      	beq.n	8004dfa <HAL_TIM_Base_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	f042 0201 	orr.w	r2, r2, #1
 8004df4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004df6:	2000      	movs	r0, #0
 8004df8:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dfa:	689a      	ldr	r2, [r3, #8]
 8004dfc:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e00:	2a06      	cmp	r2, #6
 8004e02:	d007      	beq.n	8004e14 <HAL_TIM_Base_Start+0x54>
      __HAL_TIM_ENABLE(htim);
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	f042 0201 	orr.w	r2, r2, #1
 8004e0a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004e0c:	2000      	movs	r0, #0
 8004e0e:	4770      	bx	lr
    return HAL_ERROR;
 8004e10:	2001      	movs	r0, #1
 8004e12:	4770      	bx	lr
  return HAL_OK;
 8004e14:	2000      	movs	r0, #0
}
 8004e16:	4770      	bx	lr
 8004e18:	40012c00 	.word	0x40012c00

08004e1c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004e1c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d127      	bne.n	8004e76 <HAL_TIM_Base_Start_IT+0x5a>
  htim->State = HAL_TIM_STATE_BUSY;
 8004e26:	2302      	movs	r3, #2
 8004e28:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e2c:	6802      	ldr	r2, [r0, #0]
 8004e2e:	68d3      	ldr	r3, [r2, #12]
 8004e30:	f043 0301 	orr.w	r3, r3, #1
 8004e34:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e36:	6803      	ldr	r3, [r0, #0]
 8004e38:	4a11      	ldr	r2, [pc, #68]	@ (8004e80 <HAL_TIM_Base_Start_IT+0x64>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d010      	beq.n	8004e60 <HAL_TIM_Base_Start_IT+0x44>
 8004e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e42:	d00d      	beq.n	8004e60 <HAL_TIM_Base_Start_IT+0x44>
 8004e44:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d009      	beq.n	8004e60 <HAL_TIM_Base_Start_IT+0x44>
 8004e4c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d005      	beq.n	8004e60 <HAL_TIM_Base_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	f042 0201 	orr.w	r2, r2, #1
 8004e5a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004e5c:	2000      	movs	r0, #0
 8004e5e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e60:	689a      	ldr	r2, [r3, #8]
 8004e62:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e66:	2a06      	cmp	r2, #6
 8004e68:	d007      	beq.n	8004e7a <HAL_TIM_Base_Start_IT+0x5e>
      __HAL_TIM_ENABLE(htim);
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	f042 0201 	orr.w	r2, r2, #1
 8004e70:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004e72:	2000      	movs	r0, #0
 8004e74:	4770      	bx	lr
    return HAL_ERROR;
 8004e76:	2001      	movs	r0, #1
 8004e78:	4770      	bx	lr
  return HAL_OK;
 8004e7a:	2000      	movs	r0, #0
}
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	40012c00 	.word	0x40012c00

08004e84 <HAL_TIM_OC_MspInit>:
}
 8004e84:	4770      	bx	lr

08004e86 <HAL_TIM_PWM_MspInit>:
}
 8004e86:	4770      	bx	lr

08004e88 <HAL_TIM_PeriodElapsedCallback>:
}
 8004e88:	4770      	bx	lr

08004e8a <HAL_TIM_OC_DelayElapsedCallback>:
}
 8004e8a:	4770      	bx	lr

08004e8c <HAL_TIM_IC_CaptureCallback>:
}
 8004e8c:	4770      	bx	lr

08004e8e <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8004e8e:	4770      	bx	lr

08004e90 <HAL_TIM_TriggerCallback>:
}
 8004e90:	4770      	bx	lr

08004e92 <HAL_TIM_IRQHandler>:
{
 8004e92:	b510      	push	{r4, lr}
 8004e94:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e96:	6803      	ldr	r3, [r0, #0]
 8004e98:	691a      	ldr	r2, [r3, #16]
 8004e9a:	f012 0f02 	tst.w	r2, #2
 8004e9e:	d011      	beq.n	8004ec4 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ea0:	68da      	ldr	r2, [r3, #12]
 8004ea2:	f012 0f02 	tst.w	r2, #2
 8004ea6:	d00d      	beq.n	8004ec4 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ea8:	f06f 0202 	mvn.w	r2, #2
 8004eac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004eb2:	6803      	ldr	r3, [r0, #0]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	f013 0f03 	tst.w	r3, #3
 8004eba:	d070      	beq.n	8004f9e <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8004ebc:	f7ff ffe6 	bl	8004e8c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ec4:	6823      	ldr	r3, [r4, #0]
 8004ec6:	691a      	ldr	r2, [r3, #16]
 8004ec8:	f012 0f04 	tst.w	r2, #4
 8004ecc:	d012      	beq.n	8004ef4 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ece:	68da      	ldr	r2, [r3, #12]
 8004ed0:	f012 0f04 	tst.w	r2, #4
 8004ed4:	d00e      	beq.n	8004ef4 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ed6:	f06f 0204 	mvn.w	r2, #4
 8004eda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004edc:	2302      	movs	r3, #2
 8004ede:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ee0:	6823      	ldr	r3, [r4, #0]
 8004ee2:	699b      	ldr	r3, [r3, #24]
 8004ee4:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8004ee8:	d05f      	beq.n	8004faa <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8004eea:	4620      	mov	r0, r4
 8004eec:	f7ff ffce 	bl	8004e8c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ef4:	6823      	ldr	r3, [r4, #0]
 8004ef6:	691a      	ldr	r2, [r3, #16]
 8004ef8:	f012 0f08 	tst.w	r2, #8
 8004efc:	d012      	beq.n	8004f24 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004efe:	68da      	ldr	r2, [r3, #12]
 8004f00:	f012 0f08 	tst.w	r2, #8
 8004f04:	d00e      	beq.n	8004f24 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f06:	f06f 0208 	mvn.w	r2, #8
 8004f0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f0c:	2304      	movs	r3, #4
 8004f0e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f10:	6823      	ldr	r3, [r4, #0]
 8004f12:	69db      	ldr	r3, [r3, #28]
 8004f14:	f013 0f03 	tst.w	r3, #3
 8004f18:	d04e      	beq.n	8004fb8 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8004f1a:	4620      	mov	r0, r4
 8004f1c:	f7ff ffb6 	bl	8004e8c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f20:	2300      	movs	r3, #0
 8004f22:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f24:	6823      	ldr	r3, [r4, #0]
 8004f26:	691a      	ldr	r2, [r3, #16]
 8004f28:	f012 0f10 	tst.w	r2, #16
 8004f2c:	d012      	beq.n	8004f54 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f2e:	68da      	ldr	r2, [r3, #12]
 8004f30:	f012 0f10 	tst.w	r2, #16
 8004f34:	d00e      	beq.n	8004f54 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f36:	f06f 0210 	mvn.w	r2, #16
 8004f3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f3c:	2308      	movs	r3, #8
 8004f3e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f40:	6823      	ldr	r3, [r4, #0]
 8004f42:	69db      	ldr	r3, [r3, #28]
 8004f44:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8004f48:	d03d      	beq.n	8004fc6 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 8004f4a:	4620      	mov	r0, r4
 8004f4c:	f7ff ff9e 	bl	8004e8c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f50:	2300      	movs	r3, #0
 8004f52:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f54:	6823      	ldr	r3, [r4, #0]
 8004f56:	691a      	ldr	r2, [r3, #16]
 8004f58:	f012 0f01 	tst.w	r2, #1
 8004f5c:	d003      	beq.n	8004f66 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f5e:	68da      	ldr	r2, [r3, #12]
 8004f60:	f012 0f01 	tst.w	r2, #1
 8004f64:	d136      	bne.n	8004fd4 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f66:	6823      	ldr	r3, [r4, #0]
 8004f68:	691a      	ldr	r2, [r3, #16]
 8004f6a:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8004f6e:	d003      	beq.n	8004f78 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f70:	68da      	ldr	r2, [r3, #12]
 8004f72:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8004f76:	d134      	bne.n	8004fe2 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f78:	6823      	ldr	r3, [r4, #0]
 8004f7a:	691a      	ldr	r2, [r3, #16]
 8004f7c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8004f80:	d003      	beq.n	8004f8a <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f82:	68da      	ldr	r2, [r3, #12]
 8004f84:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8004f88:	d132      	bne.n	8004ff0 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f8a:	6823      	ldr	r3, [r4, #0]
 8004f8c:	691a      	ldr	r2, [r3, #16]
 8004f8e:	f012 0f20 	tst.w	r2, #32
 8004f92:	d003      	beq.n	8004f9c <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f94:	68da      	ldr	r2, [r3, #12]
 8004f96:	f012 0f20 	tst.w	r2, #32
 8004f9a:	d130      	bne.n	8004ffe <HAL_TIM_IRQHandler+0x16c>
}
 8004f9c:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f9e:	f7ff ff74 	bl	8004e8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fa2:	4620      	mov	r0, r4
 8004fa4:	f7ff ff73 	bl	8004e8e <HAL_TIM_PWM_PulseFinishedCallback>
 8004fa8:	e78a      	b.n	8004ec0 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004faa:	4620      	mov	r0, r4
 8004fac:	f7ff ff6d 	bl	8004e8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fb0:	4620      	mov	r0, r4
 8004fb2:	f7ff ff6c 	bl	8004e8e <HAL_TIM_PWM_PulseFinishedCallback>
 8004fb6:	e79b      	b.n	8004ef0 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fb8:	4620      	mov	r0, r4
 8004fba:	f7ff ff66 	bl	8004e8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fbe:	4620      	mov	r0, r4
 8004fc0:	f7ff ff65 	bl	8004e8e <HAL_TIM_PWM_PulseFinishedCallback>
 8004fc4:	e7ac      	b.n	8004f20 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fc6:	4620      	mov	r0, r4
 8004fc8:	f7ff ff5f 	bl	8004e8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fcc:	4620      	mov	r0, r4
 8004fce:	f7ff ff5e 	bl	8004e8e <HAL_TIM_PWM_PulseFinishedCallback>
 8004fd2:	e7bd      	b.n	8004f50 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004fd4:	f06f 0201 	mvn.w	r2, #1
 8004fd8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004fda:	4620      	mov	r0, r4
 8004fdc:	f7ff ff54 	bl	8004e88 <HAL_TIM_PeriodElapsedCallback>
 8004fe0:	e7c1      	b.n	8004f66 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004fe2:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004fe6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004fe8:	4620      	mov	r0, r4
 8004fea:	f000 fb3f 	bl	800566c <HAL_TIMEx_BreakCallback>
 8004fee:	e7c3      	b.n	8004f78 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ff0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ff4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004ff6:	4620      	mov	r0, r4
 8004ff8:	f7ff ff4a 	bl	8004e90 <HAL_TIM_TriggerCallback>
 8004ffc:	e7c5      	b.n	8004f8a <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ffe:	f06f 0220 	mvn.w	r2, #32
 8005002:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8005004:	4620      	mov	r0, r4
 8005006:	f000 fb30 	bl	800566a <HAL_TIMEx_CommutCallback>
}
 800500a:	e7c7      	b.n	8004f9c <HAL_TIM_IRQHandler+0x10a>

0800500c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 800500c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800500e:	4a25      	ldr	r2, [pc, #148]	@ (80050a4 <TIM_Base_SetConfig+0x98>)
 8005010:	4290      	cmp	r0, r2
 8005012:	d014      	beq.n	800503e <TIM_Base_SetConfig+0x32>
 8005014:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005018:	d026      	beq.n	8005068 <TIM_Base_SetConfig+0x5c>
 800501a:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800501e:	4290      	cmp	r0, r2
 8005020:	d036      	beq.n	8005090 <TIM_Base_SetConfig+0x84>
 8005022:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005026:	4290      	cmp	r0, r2
 8005028:	d037      	beq.n	800509a <TIM_Base_SetConfig+0x8e>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800502a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800502e:	694a      	ldr	r2, [r1, #20]
 8005030:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005032:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005034:	688b      	ldr	r3, [r1, #8]
 8005036:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005038:	680b      	ldr	r3, [r1, #0]
 800503a:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800503c:	e025      	b.n	800508a <TIM_Base_SetConfig+0x7e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800503e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005042:	684a      	ldr	r2, [r1, #4]
 8005044:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8005046:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800504a:	68ca      	ldr	r2, [r1, #12]
 800504c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800504e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005052:	694a      	ldr	r2, [r1, #20]
 8005054:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005056:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005058:	688b      	ldr	r3, [r1, #8]
 800505a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800505c:	680b      	ldr	r3, [r1, #0]
 800505e:	6283      	str	r3, [r0, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005060:	690a      	ldr	r2, [r1, #16]
 8005062:	4b10      	ldr	r3, [pc, #64]	@ (80050a4 <TIM_Base_SetConfig+0x98>)
 8005064:	631a      	str	r2, [r3, #48]	@ 0x30
 8005066:	e010      	b.n	800508a <TIM_Base_SetConfig+0x7e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005068:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800506c:	684a      	ldr	r2, [r1, #4]
 800506e:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8005070:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005074:	68ca      	ldr	r2, [r1, #12]
 8005076:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005078:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800507c:	694a      	ldr	r2, [r1, #20]
 800507e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005080:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005082:	688b      	ldr	r3, [r1, #8]
 8005084:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005086:	680b      	ldr	r3, [r1, #0]
 8005088:	6283      	str	r3, [r0, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 800508a:	2301      	movs	r3, #1
 800508c:	6143      	str	r3, [r0, #20]
}
 800508e:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005090:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005094:	684a      	ldr	r2, [r1, #4]
 8005096:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005098:	e7ea      	b.n	8005070 <TIM_Base_SetConfig+0x64>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800509a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800509e:	684a      	ldr	r2, [r1, #4]
 80050a0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050a2:	e7e5      	b.n	8005070 <TIM_Base_SetConfig+0x64>
 80050a4:	40012c00 	.word	0x40012c00

080050a8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80050a8:	b340      	cbz	r0, 80050fc <HAL_TIM_Base_Init+0x54>
{
 80050aa:	b510      	push	{r4, lr}
 80050ac:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80050ae:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80050b2:	b1f3      	cbz	r3, 80050f2 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80050b4:	2302      	movs	r3, #2
 80050b6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050ba:	4621      	mov	r1, r4
 80050bc:	f851 0b04 	ldr.w	r0, [r1], #4
 80050c0:	f7ff ffa4 	bl	800500c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050c4:	2301      	movs	r3, #1
 80050c6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050ca:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80050ce:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80050d2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80050d6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050da:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80050de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050e2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80050e6:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80050ea:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80050ee:	2000      	movs	r0, #0
}
 80050f0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80050f2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80050f6:	f7fd fdc7 	bl	8002c88 <HAL_TIM_Base_MspInit>
 80050fa:	e7db      	b.n	80050b4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80050fc:	2001      	movs	r0, #1
}
 80050fe:	4770      	bx	lr

08005100 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8005100:	b340      	cbz	r0, 8005154 <HAL_TIM_OC_Init+0x54>
{
 8005102:	b510      	push	{r4, lr}
 8005104:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005106:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800510a:	b1f3      	cbz	r3, 800514a <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800510c:	2302      	movs	r3, #2
 800510e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005112:	4621      	mov	r1, r4
 8005114:	f851 0b04 	ldr.w	r0, [r1], #4
 8005118:	f7ff ff78 	bl	800500c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800511c:	2301      	movs	r3, #1
 800511e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005122:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005126:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800512a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800512e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005132:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005136:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800513a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800513e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005142:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005146:	2000      	movs	r0, #0
}
 8005148:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800514a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 800514e:	f7ff fe99 	bl	8004e84 <HAL_TIM_OC_MspInit>
 8005152:	e7db      	b.n	800510c <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8005154:	2001      	movs	r0, #1
}
 8005156:	4770      	bx	lr

08005158 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005158:	b340      	cbz	r0, 80051ac <HAL_TIM_PWM_Init+0x54>
{
 800515a:	b510      	push	{r4, lr}
 800515c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800515e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005162:	b1f3      	cbz	r3, 80051a2 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005164:	2302      	movs	r3, #2
 8005166:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800516a:	4621      	mov	r1, r4
 800516c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005170:	f7ff ff4c 	bl	800500c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005174:	2301      	movs	r3, #1
 8005176:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800517a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800517e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005182:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005186:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800518a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800518e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005192:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005196:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800519a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800519e:	2000      	movs	r0, #0
}
 80051a0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80051a2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80051a6:	f7ff fe6e 	bl	8004e86 <HAL_TIM_PWM_MspInit>
 80051aa:	e7db      	b.n	8005164 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80051ac:	2001      	movs	r0, #1
}
 80051ae:	4770      	bx	lr

080051b0 <TIM_OC2_SetConfig>:
{
 80051b0:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 80051b2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051b4:	6a02      	ldr	r2, [r0, #32]
 80051b6:	f022 0210 	bic.w	r2, r2, #16
 80051ba:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80051bc:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80051be:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051c0:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051c4:	680d      	ldr	r5, [r1, #0]
 80051c6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80051ca:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051ce:	688d      	ldr	r5, [r1, #8]
 80051d0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051d4:	4d0c      	ldr	r5, [pc, #48]	@ (8005208 <TIM_OC2_SetConfig+0x58>)
 80051d6:	42a8      	cmp	r0, r5
 80051d8:	d006      	beq.n	80051e8 <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 80051da:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80051dc:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80051de:	684a      	ldr	r2, [r1, #4]
 80051e0:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80051e2:	6203      	str	r3, [r0, #32]
}
 80051e4:	bc70      	pop	{r4, r5, r6}
 80051e6:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 80051e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80051ec:	68cd      	ldr	r5, [r1, #12]
 80051ee:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80051f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80051f6:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80051fa:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051fc:	698e      	ldr	r6, [r1, #24]
 80051fe:	4335      	orrs	r5, r6
 8005200:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8005204:	e7e9      	b.n	80051da <TIM_OC2_SetConfig+0x2a>
 8005206:	bf00      	nop
 8005208:	40012c00 	.word	0x40012c00

0800520c <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 800520c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005210:	2b01      	cmp	r3, #1
 8005212:	d028      	beq.n	8005266 <HAL_TIM_OC_ConfigChannel+0x5a>
{
 8005214:	b510      	push	{r4, lr}
 8005216:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8005218:	2301      	movs	r3, #1
 800521a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800521e:	2a0c      	cmp	r2, #12
 8005220:	d81c      	bhi.n	800525c <HAL_TIM_OC_ConfigChannel+0x50>
 8005222:	e8df f002 	tbb	[pc, r2]
 8005226:	1b07      	.short	0x1b07
 8005228:	1b0c1b1b 	.word	0x1b0c1b1b
 800522c:	1b111b1b 	.word	0x1b111b1b
 8005230:	1b1b      	.short	0x1b1b
 8005232:	16          	.byte	0x16
 8005233:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005234:	6800      	ldr	r0, [r0, #0]
 8005236:	f7ff fd49 	bl	8004ccc <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800523a:	2000      	movs	r0, #0
      break;
 800523c:	e00f      	b.n	800525e <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800523e:	6800      	ldr	r0, [r0, #0]
 8005240:	f7ff ffb6 	bl	80051b0 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005244:	2000      	movs	r0, #0
      break;
 8005246:	e00a      	b.n	800525e <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005248:	6800      	ldr	r0, [r0, #0]
 800524a:	f7ff fd69 	bl	8004d20 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800524e:	2000      	movs	r0, #0
      break;
 8005250:	e005      	b.n	800525e <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005252:	6800      	ldr	r0, [r0, #0]
 8005254:	f7ff fd90 	bl	8004d78 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005258:	2000      	movs	r0, #0
      break;
 800525a:	e000      	b.n	800525e <HAL_TIM_OC_ConfigChannel+0x52>
  switch (Channel)
 800525c:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800525e:	2300      	movs	r3, #0
 8005260:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8005264:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8005266:	2002      	movs	r0, #2
}
 8005268:	4770      	bx	lr

0800526a <HAL_TIM_PWM_ConfigChannel>:
{
 800526a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800526c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005270:	2b01      	cmp	r3, #1
 8005272:	d066      	beq.n	8005342 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8005274:	4604      	mov	r4, r0
 8005276:	460d      	mov	r5, r1
 8005278:	2301      	movs	r3, #1
 800527a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800527e:	2a0c      	cmp	r2, #12
 8005280:	d85a      	bhi.n	8005338 <HAL_TIM_PWM_ConfigChannel+0xce>
 8005282:	e8df f002 	tbb	[pc, r2]
 8005286:	5907      	.short	0x5907
 8005288:	591b5959 	.word	0x591b5959
 800528c:	59305959 	.word	0x59305959
 8005290:	5959      	.short	0x5959
 8005292:	44          	.byte	0x44
 8005293:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005294:	6800      	ldr	r0, [r0, #0]
 8005296:	f7ff fd19 	bl	8004ccc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800529a:	6822      	ldr	r2, [r4, #0]
 800529c:	6993      	ldr	r3, [r2, #24]
 800529e:	f043 0308 	orr.w	r3, r3, #8
 80052a2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052a4:	6822      	ldr	r2, [r4, #0]
 80052a6:	6993      	ldr	r3, [r2, #24]
 80052a8:	f023 0304 	bic.w	r3, r3, #4
 80052ac:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052ae:	6822      	ldr	r2, [r4, #0]
 80052b0:	6993      	ldr	r3, [r2, #24]
 80052b2:	6929      	ldr	r1, [r5, #16]
 80052b4:	430b      	orrs	r3, r1
 80052b6:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80052b8:	2000      	movs	r0, #0
      break;
 80052ba:	e03e      	b.n	800533a <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052bc:	6800      	ldr	r0, [r0, #0]
 80052be:	f7ff ff77 	bl	80051b0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80052c2:	6822      	ldr	r2, [r4, #0]
 80052c4:	6993      	ldr	r3, [r2, #24]
 80052c6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80052ca:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80052cc:	6822      	ldr	r2, [r4, #0]
 80052ce:	6993      	ldr	r3, [r2, #24]
 80052d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052d4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80052d6:	6822      	ldr	r2, [r4, #0]
 80052d8:	6993      	ldr	r3, [r2, #24]
 80052da:	6929      	ldr	r1, [r5, #16]
 80052dc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80052e0:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80052e2:	2000      	movs	r0, #0
      break;
 80052e4:	e029      	b.n	800533a <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052e6:	6800      	ldr	r0, [r0, #0]
 80052e8:	f7ff fd1a 	bl	8004d20 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052ec:	6822      	ldr	r2, [r4, #0]
 80052ee:	69d3      	ldr	r3, [r2, #28]
 80052f0:	f043 0308 	orr.w	r3, r3, #8
 80052f4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052f6:	6822      	ldr	r2, [r4, #0]
 80052f8:	69d3      	ldr	r3, [r2, #28]
 80052fa:	f023 0304 	bic.w	r3, r3, #4
 80052fe:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005300:	6822      	ldr	r2, [r4, #0]
 8005302:	69d3      	ldr	r3, [r2, #28]
 8005304:	6929      	ldr	r1, [r5, #16]
 8005306:	430b      	orrs	r3, r1
 8005308:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800530a:	2000      	movs	r0, #0
      break;
 800530c:	e015      	b.n	800533a <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800530e:	6800      	ldr	r0, [r0, #0]
 8005310:	f7ff fd32 	bl	8004d78 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005314:	6822      	ldr	r2, [r4, #0]
 8005316:	69d3      	ldr	r3, [r2, #28]
 8005318:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800531c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800531e:	6822      	ldr	r2, [r4, #0]
 8005320:	69d3      	ldr	r3, [r2, #28]
 8005322:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005326:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005328:	6822      	ldr	r2, [r4, #0]
 800532a:	69d3      	ldr	r3, [r2, #28]
 800532c:	6929      	ldr	r1, [r5, #16]
 800532e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005332:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005334:	2000      	movs	r0, #0
      break;
 8005336:	e000      	b.n	800533a <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8005338:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800533a:	2300      	movs	r3, #0
 800533c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8005340:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8005342:	2002      	movs	r0, #2
 8005344:	e7fc      	b.n	8005340 <HAL_TIM_PWM_ConfigChannel+0xd6>

08005346 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005346:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005348:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800534a:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800534e:	430a      	orrs	r2, r1
 8005350:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005354:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005358:	6082      	str	r2, [r0, #8]
}
 800535a:	bc10      	pop	{r4}
 800535c:	4770      	bx	lr

0800535e <HAL_TIM_ConfigClockSource>:
{
 800535e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005360:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005364:	2b01      	cmp	r3, #1
 8005366:	f000 80ad 	beq.w	80054c4 <HAL_TIM_ConfigClockSource+0x166>
 800536a:	4604      	mov	r4, r0
 800536c:	2301      	movs	r3, #1
 800536e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8005372:	2302      	movs	r3, #2
 8005374:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8005378:	6802      	ldr	r2, [r0, #0]
 800537a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800537c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005380:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8005384:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8005386:	680b      	ldr	r3, [r1, #0]
 8005388:	2b60      	cmp	r3, #96	@ 0x60
 800538a:	d060      	beq.n	800544e <HAL_TIM_ConfigClockSource+0xf0>
 800538c:	d83d      	bhi.n	800540a <HAL_TIM_ConfigClockSource+0xac>
 800538e:	2b40      	cmp	r3, #64	@ 0x40
 8005390:	d079      	beq.n	8005486 <HAL_TIM_ConfigClockSource+0x128>
 8005392:	d91c      	bls.n	80053ce <HAL_TIM_ConfigClockSource+0x70>
 8005394:	2b50      	cmp	r3, #80	@ 0x50
 8005396:	d136      	bne.n	8005406 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005398:	6803      	ldr	r3, [r0, #0]
                               sClockSourceConfig->ClockPolarity,
 800539a:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800539c:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800539e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053a0:	6a1a      	ldr	r2, [r3, #32]
 80053a2:	f022 0201 	bic.w	r2, r2, #1
 80053a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053a8:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053aa:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80053ae:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80053b2:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80053b6:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80053b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053ba:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053bc:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 80053be:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80053c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053c4:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 80053c8:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80053ca:	2000      	movs	r0, #0
}
 80053cc:	e012      	b.n	80053f4 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 80053ce:	2b20      	cmp	r3, #32
 80053d0:	d002      	beq.n	80053d8 <HAL_TIM_ConfigClockSource+0x7a>
 80053d2:	d90b      	bls.n	80053ec <HAL_TIM_ConfigClockSource+0x8e>
 80053d4:	2b30      	cmp	r3, #48	@ 0x30
 80053d6:	d114      	bne.n	8005402 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80053d8:	6821      	ldr	r1, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 80053da:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80053dc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053e0:	4313      	orrs	r3, r2
 80053e2:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80053e6:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80053e8:	2000      	movs	r0, #0
}
 80053ea:	e003      	b.n	80053f4 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 80053ec:	f033 0210 	bics.w	r2, r3, #16
 80053f0:	d0f2      	beq.n	80053d8 <HAL_TIM_ConfigClockSource+0x7a>
 80053f2:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 80053f4:	2301      	movs	r3, #1
 80053f6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80053fa:	2300      	movs	r3, #0
 80053fc:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8005400:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8005402:	2001      	movs	r0, #1
 8005404:	e7f6      	b.n	80053f4 <HAL_TIM_ConfigClockSource+0x96>
 8005406:	2001      	movs	r0, #1
 8005408:	e7f4      	b.n	80053f4 <HAL_TIM_ConfigClockSource+0x96>
 800540a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800540e:	d055      	beq.n	80054bc <HAL_TIM_ConfigClockSource+0x15e>
 8005410:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005414:	d10c      	bne.n	8005430 <HAL_TIM_ConfigClockSource+0xd2>
      TIM_ETR_SetConfig(htim->Instance,
 8005416:	68cb      	ldr	r3, [r1, #12]
 8005418:	684a      	ldr	r2, [r1, #4]
 800541a:	6889      	ldr	r1, [r1, #8]
 800541c:	6800      	ldr	r0, [r0, #0]
 800541e:	f7ff ff92 	bl	8005346 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005422:	6822      	ldr	r2, [r4, #0]
 8005424:	6893      	ldr	r3, [r2, #8]
 8005426:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800542a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800542c:	2000      	movs	r0, #0
      break;
 800542e:	e7e1      	b.n	80053f4 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8005430:	2b70      	cmp	r3, #112	@ 0x70
 8005432:	d145      	bne.n	80054c0 <HAL_TIM_ConfigClockSource+0x162>
      TIM_ETR_SetConfig(htim->Instance,
 8005434:	68cb      	ldr	r3, [r1, #12]
 8005436:	684a      	ldr	r2, [r1, #4]
 8005438:	6889      	ldr	r1, [r1, #8]
 800543a:	6800      	ldr	r0, [r0, #0]
 800543c:	f7ff ff83 	bl	8005346 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005440:	6822      	ldr	r2, [r4, #0]
 8005442:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005444:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005448:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800544a:	2000      	movs	r0, #0
      break;
 800544c:	e7d2      	b.n	80053f4 <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800544e:	6803      	ldr	r3, [r0, #0]
                               sClockSourceConfig->ClockPolarity,
 8005450:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005452:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8005454:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005456:	6a19      	ldr	r1, [r3, #32]
 8005458:	f021 0110 	bic.w	r1, r1, #16
 800545c:	6219      	str	r1, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800545e:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005460:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005464:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005468:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800546c:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8005470:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8005472:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005474:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8005476:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005478:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800547c:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8005480:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005482:	2000      	movs	r0, #0
}
 8005484:	e7b6      	b.n	80053f4 <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005486:	6803      	ldr	r3, [r0, #0]
                               sClockSourceConfig->ClockPolarity,
 8005488:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800548a:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800548c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800548e:	6a1a      	ldr	r2, [r3, #32]
 8005490:	f022 0201 	bic.w	r2, r2, #1
 8005494:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005496:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005498:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800549c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054a0:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80054a4:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80054a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054a8:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054aa:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 80054ac:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80054ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054b2:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 80054b6:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80054b8:	2000      	movs	r0, #0
}
 80054ba:	e79b      	b.n	80053f4 <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 80054bc:	2000      	movs	r0, #0
 80054be:	e799      	b.n	80053f4 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 80054c0:	2001      	movs	r0, #1
 80054c2:	e797      	b.n	80053f4 <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 80054c4:	2002      	movs	r0, #2
 80054c6:	e79b      	b.n	8005400 <HAL_TIM_ConfigClockSource+0xa2>

080054c8 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80054c8:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80054cc:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80054ce:	f04f 0c01 	mov.w	ip, #1
 80054d2:	fa0c fc01 	lsl.w	ip, ip, r1
  TIMx->CCER &= ~tmp;
 80054d6:	ea23 030c 	bic.w	r3, r3, ip
 80054da:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80054dc:	6a03      	ldr	r3, [r0, #32]
 80054de:	408a      	lsls	r2, r1
 80054e0:	431a      	orrs	r2, r3
 80054e2:	6202      	str	r2, [r0, #32]
}
 80054e4:	4770      	bx	lr
	...

080054e8 <HAL_TIM_PWM_Start>:
{
 80054e8:	b510      	push	{r4, lr}
 80054ea:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054ec:	4608      	mov	r0, r1
 80054ee:	bb01      	cbnz	r1, 8005532 <HAL_TIM_PWM_Start+0x4a>
 80054f0:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d152      	bne.n	80055a0 <HAL_TIM_PWM_Start+0xb8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054fa:	2302      	movs	r3, #2
 80054fc:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005500:	2201      	movs	r2, #1
 8005502:	4601      	mov	r1, r0
 8005504:	6820      	ldr	r0, [r4, #0]
 8005506:	f7ff ffdf 	bl	80054c8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	4a26      	ldr	r2, [pc, #152]	@ (80055a8 <HAL_TIM_PWM_Start+0xc0>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d034      	beq.n	800557c <HAL_TIM_PWM_Start+0x94>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005512:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005516:	d038      	beq.n	800558a <HAL_TIM_PWM_Start+0xa2>
 8005518:	4a24      	ldr	r2, [pc, #144]	@ (80055ac <HAL_TIM_PWM_Start+0xc4>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d035      	beq.n	800558a <HAL_TIM_PWM_Start+0xa2>
 800551e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005522:	4293      	cmp	r3, r2
 8005524:	d031      	beq.n	800558a <HAL_TIM_PWM_Start+0xa2>
    __HAL_TIM_ENABLE(htim);
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	f042 0201 	orr.w	r2, r2, #1
 800552c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800552e:	2000      	movs	r0, #0
 8005530:	e035      	b.n	800559e <HAL_TIM_PWM_Start+0xb6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005532:	2904      	cmp	r1, #4
 8005534:	d00c      	beq.n	8005550 <HAL_TIM_PWM_Start+0x68>
 8005536:	2908      	cmp	r1, #8
 8005538:	bf0c      	ite	eq
 800553a:	f894 3040 	ldrbeq.w	r3, [r4, #64]	@ 0x40
 800553e:	f894 3041 	ldrbne.w	r3, [r4, #65]	@ 0x41
 8005542:	b2db      	uxtb	r3, r3
 8005544:	3b01      	subs	r3, #1
 8005546:	bf18      	it	ne
 8005548:	2301      	movne	r3, #1
 800554a:	b143      	cbz	r3, 800555e <HAL_TIM_PWM_Start+0x76>
    return HAL_ERROR;
 800554c:	2001      	movs	r0, #1
 800554e:	e026      	b.n	800559e <HAL_TIM_PWM_Start+0xb6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005550:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8005554:	b2db      	uxtb	r3, r3
 8005556:	3b01      	subs	r3, #1
 8005558:	bf18      	it	ne
 800555a:	2301      	movne	r3, #1
 800555c:	e7f5      	b.n	800554a <HAL_TIM_PWM_Start+0x62>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800555e:	2804      	cmp	r0, #4
 8005560:	d008      	beq.n	8005574 <HAL_TIM_PWM_Start+0x8c>
 8005562:	2808      	cmp	r0, #8
 8005564:	f04f 0302 	mov.w	r3, #2
 8005568:	bf0c      	ite	eq
 800556a:	f884 3040 	strbeq.w	r3, [r4, #64]	@ 0x40
 800556e:	f884 3041 	strbne.w	r3, [r4, #65]	@ 0x41
 8005572:	e7c5      	b.n	8005500 <HAL_TIM_PWM_Start+0x18>
 8005574:	2302      	movs	r3, #2
 8005576:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800557a:	e7c1      	b.n	8005500 <HAL_TIM_PWM_Start+0x18>
    __HAL_TIM_MOE_ENABLE(htim);
 800557c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800557e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005582:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005584:	6823      	ldr	r3, [r4, #0]
 8005586:	4293      	cmp	r3, r2
 8005588:	d1c3      	bne.n	8005512 <HAL_TIM_PWM_Start+0x2a>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800558a:	689a      	ldr	r2, [r3, #8]
 800558c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005590:	2a06      	cmp	r2, #6
 8005592:	d007      	beq.n	80055a4 <HAL_TIM_PWM_Start+0xbc>
      __HAL_TIM_ENABLE(htim);
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	f042 0201 	orr.w	r2, r2, #1
 800559a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800559c:	2000      	movs	r0, #0
}
 800559e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80055a0:	2001      	movs	r0, #1
 80055a2:	e7fc      	b.n	800559e <HAL_TIM_PWM_Start+0xb6>
  return HAL_OK;
 80055a4:	2000      	movs	r0, #0
 80055a6:	e7fa      	b.n	800559e <HAL_TIM_PWM_Start+0xb6>
 80055a8:	40012c00 	.word	0x40012c00
 80055ac:	40000400 	.word	0x40000400

080055b0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055b0:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80055b4:	2a01      	cmp	r2, #1
 80055b6:	d02b      	beq.n	8005610 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 80055b8:	b430      	push	{r4, r5}
 80055ba:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80055bc:	2201      	movs	r2, #1
 80055be:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c2:	2202      	movs	r2, #2
 80055c4:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055c8:	6804      	ldr	r4, [r0, #0]
 80055ca:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055cc:	68a0      	ldr	r0, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055ce:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055d2:	680d      	ldr	r5, [r1, #0]
 80055d4:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055d6:	6062      	str	r2, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	4c0e      	ldr	r4, [pc, #56]	@ (8005614 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80055dc:	42a2      	cmp	r2, r4
 80055de:	d00a      	beq.n	80055f6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 80055e0:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80055e4:	d007      	beq.n	80055f6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 80055e6:	f5a4 3494 	sub.w	r4, r4, #75776	@ 0x12800
 80055ea:	42a2      	cmp	r2, r4
 80055ec:	d003      	beq.n	80055f6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 80055ee:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80055f2:	42a2      	cmp	r2, r4
 80055f4:	d104      	bne.n	8005600 <HAL_TIMEx_MasterConfigSynchronization+0x50>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055f6:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055fa:	6849      	ldr	r1, [r1, #4]
 80055fc:	4308      	orrs	r0, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055fe:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005600:	2201      	movs	r2, #1
 8005602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005606:	2000      	movs	r0, #0
 8005608:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 800560c:	bc30      	pop	{r4, r5}
 800560e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005610:	2002      	movs	r0, #2
}
 8005612:	4770      	bx	lr
 8005614:	40012c00 	.word	0x40012c00

08005618 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005618:	4602      	mov	r2, r0
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800561a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800561e:	2b01      	cmp	r3, #1
 8005620:	d021      	beq.n	8005666 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 8005622:	2301      	movs	r3, #1
 8005624:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005628:	68cb      	ldr	r3, [r1, #12]
 800562a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800562e:	6888      	ldr	r0, [r1, #8]
 8005630:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005632:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005636:	6848      	ldr	r0, [r1, #4]
 8005638:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800563a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800563e:	6808      	ldr	r0, [r1, #0]
 8005640:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005642:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005646:	6908      	ldr	r0, [r1, #16]
 8005648:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800564a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800564e:	6948      	ldr	r0, [r1, #20]
 8005650:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005652:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005656:	69c9      	ldr	r1, [r1, #28]
 8005658:	430b      	orrs	r3, r1


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800565a:	6811      	ldr	r1, [r2, #0]
 800565c:	644b      	str	r3, [r1, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800565e:	2000      	movs	r0, #0
 8005660:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
 8005664:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005666:	2002      	movs	r0, #2
}
 8005668:	4770      	bx	lr

0800566a <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800566a:	4770      	bx	lr

0800566c <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800566c:	4770      	bx	lr

0800566e <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800566e:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005670:	f102 030c 	add.w	r3, r2, #12
 8005674:	e853 3f00 	ldrex	r3, [r3]
 8005678:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567c:	320c      	adds	r2, #12
 800567e:	e842 3100 	strex	r1, r3, [r2]
 8005682:	2900      	cmp	r1, #0
 8005684:	d1f3      	bne.n	800566e <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005686:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005688:	f102 0314 	add.w	r3, r2, #20
 800568c:	e853 3f00 	ldrex	r3, [r3]
 8005690:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005694:	3214      	adds	r2, #20
 8005696:	e842 3100 	strex	r1, r3, [r2]
 800569a:	2900      	cmp	r1, #0
 800569c:	d1f3      	bne.n	8005686 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800569e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d005      	beq.n	80056b0 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056a4:	2320      	movs	r3, #32
 80056a6:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056aa:	2300      	movs	r3, #0
 80056ac:	6303      	str	r3, [r0, #48]	@ 0x30
}
 80056ae:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056b0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b2:	f102 030c 	add.w	r3, r2, #12
 80056b6:	e853 3f00 	ldrex	r3, [r3]
 80056ba:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056be:	320c      	adds	r2, #12
 80056c0:	e842 3100 	strex	r1, r3, [r2]
 80056c4:	2900      	cmp	r1, #0
 80056c6:	d1f3      	bne.n	80056b0 <UART_EndRxTransfer+0x42>
 80056c8:	e7ec      	b.n	80056a4 <UART_EndRxTransfer+0x36>
	...

080056cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056cc:	b510      	push	{r4, lr}
 80056ce:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056d0:	6802      	ldr	r2, [r0, #0]
 80056d2:	6913      	ldr	r3, [r2, #16]
 80056d4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80056d8:	68c1      	ldr	r1, [r0, #12]
 80056da:	430b      	orrs	r3, r1
 80056dc:	6113      	str	r3, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  MODIFY_REG(huart->Instance->CR1,
 80056de:	6801      	ldr	r1, [r0, #0]
 80056e0:	68ca      	ldr	r2, [r1, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80056e2:	6883      	ldr	r3, [r0, #8]
 80056e4:	6900      	ldr	r0, [r0, #16]
 80056e6:	4303      	orrs	r3, r0
 80056e8:	6960      	ldr	r0, [r4, #20]
 80056ea:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80056ec:	f422 52b0 	bic.w	r2, r2, #5632	@ 0x1600
 80056f0:	f022 020c 	bic.w	r2, r2, #12
 80056f4:	4313      	orrs	r3, r2
 80056f6:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056f8:	6822      	ldr	r2, [r4, #0]
 80056fa:	6953      	ldr	r3, [r2, #20]
 80056fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005700:	69a1      	ldr	r1, [r4, #24]
 8005702:	430b      	orrs	r3, r1
 8005704:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 8005706:	6822      	ldr	r2, [r4, #0]
 8005708:	4b11      	ldr	r3, [pc, #68]	@ (8005750 <UART_SetConfig+0x84>)
 800570a:	429a      	cmp	r2, r3
 800570c:	d01b      	beq.n	8005746 <UART_SetConfig+0x7a>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800570e:	f7ff fa2f 	bl	8004b70 <HAL_RCC_GetPCLK1Freq>
 8005712:	4603      	mov	r3, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005714:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005718:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800571c:	6862      	ldr	r2, [r4, #4]
 800571e:	0092      	lsls	r2, r2, #2
 8005720:	fbb3 f3f2 	udiv	r3, r3, r2
 8005724:	6820      	ldr	r0, [r4, #0]
 8005726:	490b      	ldr	r1, [pc, #44]	@ (8005754 <UART_SetConfig+0x88>)
 8005728:	fba1 4203 	umull	r4, r2, r1, r3
 800572c:	0952      	lsrs	r2, r2, #5
 800572e:	2464      	movs	r4, #100	@ 0x64
 8005730:	fb04 3312 	mls	r3, r4, r2, r3
 8005734:	011b      	lsls	r3, r3, #4
 8005736:	3332      	adds	r3, #50	@ 0x32
 8005738:	fba1 1303 	umull	r1, r3, r1, r3
 800573c:	0112      	lsls	r2, r2, #4
 800573e:	eb02 1253 	add.w	r2, r2, r3, lsr #5
 8005742:	6082      	str	r2, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 8005744:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 8005746:	f7ff fa23 	bl	8004b90 <HAL_RCC_GetPCLK2Freq>
 800574a:	4603      	mov	r3, r0
 800574c:	e7e2      	b.n	8005714 <UART_SetConfig+0x48>
 800574e:	bf00      	nop
 8005750:	40013800 	.word	0x40013800
 8005754:	51eb851f 	.word	0x51eb851f

08005758 <UART_WaitOnFlagUntilTimeout>:
{
 8005758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800575c:	4680      	mov	r8, r0
 800575e:	460e      	mov	r6, r1
 8005760:	4615      	mov	r5, r2
 8005762:	4699      	mov	r9, r3
 8005764:	9f08      	ldr	r7, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005766:	f8d8 3000 	ldr.w	r3, [r8]
 800576a:	681c      	ldr	r4, [r3, #0]
 800576c:	ea36 0404 	bics.w	r4, r6, r4
 8005770:	bf0c      	ite	eq
 8005772:	2401      	moveq	r4, #1
 8005774:	2400      	movne	r4, #0
 8005776:	42ac      	cmp	r4, r5
 8005778:	d12d      	bne.n	80057d6 <UART_WaitOnFlagUntilTimeout+0x7e>
    if (Timeout != HAL_MAX_DELAY)
 800577a:	f1b7 3fff 	cmp.w	r7, #4294967295
 800577e:	d0f4      	beq.n	800576a <UART_WaitOnFlagUntilTimeout+0x12>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005780:	b12f      	cbz	r7, 800578e <UART_WaitOnFlagUntilTimeout+0x36>
 8005782:	f7fd fd1d 	bl	80031c0 <HAL_GetTick>
 8005786:	eba0 0009 	sub.w	r0, r0, r9
 800578a:	42b8      	cmp	r0, r7
 800578c:	d9eb      	bls.n	8005766 <UART_WaitOnFlagUntilTimeout+0xe>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800578e:	f8d8 2000 	ldr.w	r2, [r8]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005792:	f102 030c 	add.w	r3, r2, #12
 8005796:	e853 3f00 	ldrex	r3, [r3]
 800579a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579e:	320c      	adds	r2, #12
 80057a0:	e842 3100 	strex	r1, r3, [r2]
 80057a4:	2900      	cmp	r1, #0
 80057a6:	d1f2      	bne.n	800578e <UART_WaitOnFlagUntilTimeout+0x36>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057a8:	f8d8 2000 	ldr.w	r2, [r8]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ac:	f102 0314 	add.w	r3, r2, #20
 80057b0:	e853 3f00 	ldrex	r3, [r3]
 80057b4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b8:	3214      	adds	r2, #20
 80057ba:	e842 3100 	strex	r1, r3, [r2]
 80057be:	2900      	cmp	r1, #0
 80057c0:	d1f2      	bne.n	80057a8 <UART_WaitOnFlagUntilTimeout+0x50>
        huart->gState  = HAL_UART_STATE_READY;
 80057c2:	2320      	movs	r3, #32
 80057c4:	f888 3041 	strb.w	r3, [r8, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80057c8:	f888 3042 	strb.w	r3, [r8, #66]	@ 0x42
        __HAL_UNLOCK(huart);
 80057cc:	2300      	movs	r3, #0
 80057ce:	f888 3040 	strb.w	r3, [r8, #64]	@ 0x40
        return HAL_TIMEOUT;
 80057d2:	2003      	movs	r0, #3
 80057d4:	e000      	b.n	80057d8 <UART_WaitOnFlagUntilTimeout+0x80>
  return HAL_OK;
 80057d6:	2000      	movs	r0, #0
}
 80057d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080057dc <HAL_UART_Init>:
  if (huart == NULL)
 80057dc:	b360      	cbz	r0, 8005838 <HAL_UART_Init+0x5c>
{
 80057de:	b510      	push	{r4, lr}
 80057e0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80057e2:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80057e6:	b313      	cbz	r3, 800582e <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 80057e8:	2324      	movs	r3, #36	@ 0x24
 80057ea:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 80057ee:	6822      	ldr	r2, [r4, #0]
 80057f0:	68d3      	ldr	r3, [r2, #12]
 80057f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057f6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80057f8:	4620      	mov	r0, r4
 80057fa:	f7ff ff67 	bl	80056cc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057fe:	6822      	ldr	r2, [r4, #0]
 8005800:	6913      	ldr	r3, [r2, #16]
 8005802:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8005806:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005808:	6822      	ldr	r2, [r4, #0]
 800580a:	6953      	ldr	r3, [r2, #20]
 800580c:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8005810:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8005812:	6822      	ldr	r2, [r4, #0]
 8005814:	68d3      	ldr	r3, [r2, #12]
 8005816:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800581a:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800581c:	2000      	movs	r0, #0
 800581e:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005820:	2320      	movs	r3, #32
 8005822:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005826:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800582a:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800582c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800582e:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8005832:	f7fd fab9 	bl	8002da8 <HAL_UART_MspInit>
 8005836:	e7d7      	b.n	80057e8 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8005838:	2001      	movs	r0, #1
}
 800583a:	4770      	bx	lr

0800583c <HAL_UART_Transmit>:
{
 800583c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005840:	b082      	sub	sp, #8
 8005842:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8005844:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b20      	cmp	r3, #32
 800584c:	d151      	bne.n	80058f2 <HAL_UART_Transmit+0xb6>
 800584e:	4604      	mov	r4, r0
 8005850:	460d      	mov	r5, r1
 8005852:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8005854:	2900      	cmp	r1, #0
 8005856:	d050      	beq.n	80058fa <HAL_UART_Transmit+0xbe>
 8005858:	b90a      	cbnz	r2, 800585e <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 800585a:	2001      	movs	r0, #1
 800585c:	e04a      	b.n	80058f4 <HAL_UART_Transmit+0xb8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800585e:	2300      	movs	r3, #0
 8005860:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005862:	2321      	movs	r3, #33	@ 0x21
 8005864:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8005868:	f7fd fcaa 	bl	80031c0 <HAL_GetTick>
 800586c:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 800586e:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005872:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005876:	68a3      	ldr	r3, [r4, #8]
 8005878:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800587c:	d009      	beq.n	8005892 <HAL_UART_Transmit+0x56>
      pdata16bits = NULL;
 800587e:	f04f 0a00 	mov.w	sl, #0
    while (huart->TxXferCount > 0U)
 8005882:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8005884:	b29b      	uxth	r3, r3
 8005886:	b343      	cbz	r3, 80058da <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005888:	f04f 0900 	mov.w	r9, #0
 800588c:	f04f 0880 	mov.w	r8, #128	@ 0x80
 8005890:	e014      	b.n	80058bc <HAL_UART_Transmit+0x80>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005892:	6923      	ldr	r3, [r4, #16]
 8005894:	b113      	cbz	r3, 800589c <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 8005896:	f04f 0a00 	mov.w	sl, #0
 800589a:	e7f2      	b.n	8005882 <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 800589c:	46aa      	mov	sl, r5
      pdata8bits  = NULL;
 800589e:	2500      	movs	r5, #0
 80058a0:	e7ef      	b.n	8005882 <HAL_UART_Transmit+0x46>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058a2:	6822      	ldr	r2, [r4, #0]
 80058a4:	f83a 3b02 	ldrh.w	r3, [sl], #2
 80058a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058ac:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 80058ae:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 80058b0:	3a01      	subs	r2, #1
 80058b2:	b292      	uxth	r2, r2
 80058b4:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80058b6:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	b173      	cbz	r3, 80058da <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058bc:	9600      	str	r6, [sp, #0]
 80058be:	463b      	mov	r3, r7
 80058c0:	464a      	mov	r2, r9
 80058c2:	4641      	mov	r1, r8
 80058c4:	4620      	mov	r0, r4
 80058c6:	f7ff ff47 	bl	8005758 <UART_WaitOnFlagUntilTimeout>
 80058ca:	b9c0      	cbnz	r0, 80058fe <HAL_UART_Transmit+0xc2>
      if (pdata8bits == NULL)
 80058cc:	2d00      	cmp	r5, #0
 80058ce:	d0e8      	beq.n	80058a2 <HAL_UART_Transmit+0x66>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80058d0:	6823      	ldr	r3, [r4, #0]
 80058d2:	f815 2b01 	ldrb.w	r2, [r5], #1
 80058d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80058d8:	e7e9      	b.n	80058ae <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058da:	9600      	str	r6, [sp, #0]
 80058dc:	463b      	mov	r3, r7
 80058de:	2200      	movs	r2, #0
 80058e0:	2140      	movs	r1, #64	@ 0x40
 80058e2:	4620      	mov	r0, r4
 80058e4:	f7ff ff38 	bl	8005758 <UART_WaitOnFlagUntilTimeout>
 80058e8:	b958      	cbnz	r0, 8005902 <HAL_UART_Transmit+0xc6>
    huart->gState = HAL_UART_STATE_READY;
 80058ea:	2320      	movs	r3, #32
 80058ec:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 80058f0:	e000      	b.n	80058f4 <HAL_UART_Transmit+0xb8>
    return HAL_BUSY;
 80058f2:	2002      	movs	r0, #2
}
 80058f4:	b002      	add	sp, #8
 80058f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 80058fa:	2001      	movs	r0, #1
 80058fc:	e7fa      	b.n	80058f4 <HAL_UART_Transmit+0xb8>
        return HAL_TIMEOUT;
 80058fe:	2003      	movs	r0, #3
 8005900:	e7f8      	b.n	80058f4 <HAL_UART_Transmit+0xb8>
      return HAL_TIMEOUT;
 8005902:	2003      	movs	r0, #3
 8005904:	e7f6      	b.n	80058f4 <HAL_UART_Transmit+0xb8>

08005906 <HAL_UART_Receive>:
{
 8005906:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800590a:	b082      	sub	sp, #8
 800590c:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 800590e:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8005912:	b2db      	uxtb	r3, r3
 8005914:	2b20      	cmp	r3, #32
 8005916:	d15a      	bne.n	80059ce <HAL_UART_Receive+0xc8>
 8005918:	4604      	mov	r4, r0
 800591a:	460d      	mov	r5, r1
 800591c:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800591e:	2900      	cmp	r1, #0
 8005920:	d059      	beq.n	80059d6 <HAL_UART_Receive+0xd0>
 8005922:	b90a      	cbnz	r2, 8005928 <HAL_UART_Receive+0x22>
      return  HAL_ERROR;
 8005924:	2001      	movs	r0, #1
 8005926:	e053      	b.n	80059d0 <HAL_UART_Receive+0xca>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005928:	2300      	movs	r3, #0
 800592a:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800592c:	2222      	movs	r2, #34	@ 0x22
 800592e:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005932:	6303      	str	r3, [r0, #48]	@ 0x30
    tickstart = HAL_GetTick();
 8005934:	f7fd fc44 	bl	80031c0 <HAL_GetTick>
 8005938:	4607      	mov	r7, r0
    huart->RxXferSize = Size;
 800593a:	f8a4 802c 	strh.w	r8, [r4, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800593e:	f8a4 802e 	strh.w	r8, [r4, #46]	@ 0x2e
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005942:	68a3      	ldr	r3, [r4, #8]
 8005944:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005948:	d00a      	beq.n	8005960 <HAL_UART_Receive+0x5a>
      pdata16bits = NULL;
 800594a:	f04f 0a00 	mov.w	sl, #0
    while (huart->RxXferCount > 0U)
 800594e:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8005950:	b29b      	uxth	r3, r3
 8005952:	2b00      	cmp	r3, #0
 8005954:	d036      	beq.n	80059c4 <HAL_UART_Receive+0xbe>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005956:	f04f 0900 	mov.w	r9, #0
 800595a:	f04f 0820 	mov.w	r8, #32
 800595e:	e01a      	b.n	8005996 <HAL_UART_Receive+0x90>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005960:	6923      	ldr	r3, [r4, #16]
 8005962:	b113      	cbz	r3, 800596a <HAL_UART_Receive+0x64>
      pdata16bits = NULL;
 8005964:	f04f 0a00 	mov.w	sl, #0
 8005968:	e7f1      	b.n	800594e <HAL_UART_Receive+0x48>
      pdata16bits = (uint16_t *) pData;
 800596a:	46aa      	mov	sl, r5
      pdata8bits  = NULL;
 800596c:	2500      	movs	r5, #0
 800596e:	e7ee      	b.n	800594e <HAL_UART_Receive+0x48>
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005970:	6823      	ldr	r3, [r4, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005978:	f82a 3b02 	strh.w	r3, [sl], #2
        pdata16bits++;
 800597c:	e004      	b.n	8005988 <HAL_UART_Receive+0x82>
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800597e:	6823      	ldr	r3, [r4, #0]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	b2db      	uxtb	r3, r3
 8005984:	f805 3b01 	strb.w	r3, [r5], #1
      huart->RxXferCount--;
 8005988:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
 800598a:	3a01      	subs	r2, #1
 800598c:	b292      	uxth	r2, r2
 800598e:	85e2      	strh	r2, [r4, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005990:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8005992:	b29b      	uxth	r3, r3
 8005994:	b1b3      	cbz	r3, 80059c4 <HAL_UART_Receive+0xbe>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005996:	9600      	str	r6, [sp, #0]
 8005998:	463b      	mov	r3, r7
 800599a:	464a      	mov	r2, r9
 800599c:	4641      	mov	r1, r8
 800599e:	4620      	mov	r0, r4
 80059a0:	f7ff feda 	bl	8005758 <UART_WaitOnFlagUntilTimeout>
 80059a4:	b9c8      	cbnz	r0, 80059da <HAL_UART_Receive+0xd4>
      if (pdata8bits == NULL)
 80059a6:	2d00      	cmp	r5, #0
 80059a8:	d0e2      	beq.n	8005970 <HAL_UART_Receive+0x6a>
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80059aa:	68a3      	ldr	r3, [r4, #8]
 80059ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059b0:	d0e5      	beq.n	800597e <HAL_UART_Receive+0x78>
 80059b2:	b913      	cbnz	r3, 80059ba <HAL_UART_Receive+0xb4>
 80059b4:	6923      	ldr	r3, [r4, #16]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d0e1      	beq.n	800597e <HAL_UART_Receive+0x78>
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80059ba:	6823      	ldr	r3, [r4, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059c2:	e7df      	b.n	8005984 <HAL_UART_Receive+0x7e>
    huart->RxState = HAL_UART_STATE_READY;
 80059c4:	2320      	movs	r3, #32
 80059c6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    return HAL_OK;
 80059ca:	2000      	movs	r0, #0
 80059cc:	e000      	b.n	80059d0 <HAL_UART_Receive+0xca>
    return HAL_BUSY;
 80059ce:	2002      	movs	r0, #2
}
 80059d0:	b002      	add	sp, #8
 80059d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 80059d6:	2001      	movs	r0, #1
 80059d8:	e7fa      	b.n	80059d0 <HAL_UART_Receive+0xca>
        return HAL_TIMEOUT;
 80059da:	2003      	movs	r0, #3
 80059dc:	e7f8      	b.n	80059d0 <HAL_UART_Receive+0xca>

080059de <HAL_UART_TxCpltCallback>:
}
 80059de:	4770      	bx	lr

080059e0 <HAL_UART_RxCpltCallback>:
}
 80059e0:	4770      	bx	lr

080059e2 <HAL_UART_ErrorCallback>:
}
 80059e2:	4770      	bx	lr

080059e4 <UART_DMAAbortOnError>:
{
 80059e4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059e6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 80059e8:	2300      	movs	r3, #0
 80059ea:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80059ec:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 80059ee:	f7ff fff8 	bl	80059e2 <HAL_UART_ErrorCallback>
}
 80059f2:	bd08      	pop	{r3, pc}

080059f4 <HAL_UARTEx_RxEventCallback>:
}
 80059f4:	4770      	bx	lr

080059f6 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059f6:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	2b22      	cmp	r3, #34	@ 0x22
 80059fe:	d11d      	bne.n	8005a3c <UART_Receive_IT+0x46>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a00:	6883      	ldr	r3, [r0, #8]
 8005a02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a06:	d006      	beq.n	8005a16 <UART_Receive_IT+0x20>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a08:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a0a:	b17b      	cbz	r3, 8005a2c <UART_Receive_IT+0x36>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a0c:	6803      	ldr	r3, [r0, #0]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a14:	e01a      	b.n	8005a4c <UART_Receive_IT+0x56>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a16:	6903      	ldr	r3, [r0, #16]
 8005a18:	b9a3      	cbnz	r3, 8005a44 <UART_Receive_IT+0x4e>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a1a:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a1c:	6803      	ldr	r3, [r0, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a24:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8005a26:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005a28:	3302      	adds	r3, #2
 8005a2a:	e012      	b.n	8005a52 <UART_Receive_IT+0x5c>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a2c:	6903      	ldr	r3, [r0, #16]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1ec      	bne.n	8005a0c <UART_Receive_IT+0x16>
 8005a32:	e008      	b.n	8005a46 <UART_Receive_IT+0x50>
        HAL_UART_RxCpltCallback(huart);
 8005a34:	f7ff ffd4 	bl	80059e0 <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8005a38:	2000      	movs	r0, #0
 8005a3a:	e048      	b.n	8005ace <UART_Receive_IT+0xd8>
    return HAL_BUSY;
 8005a3c:	2002      	movs	r0, #2
 8005a3e:	4770      	bx	lr
    return HAL_OK;
 8005a40:	2000      	movs	r0, #0
}
 8005a42:	4770      	bx	lr
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a44:	6a82      	ldr	r2, [r0, #40]	@ 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a46:	6803      	ldr	r3, [r0, #0]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8005a4e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005a50:	3301      	adds	r3, #1
      huart->pRxBuffPtr += 2U;
 8005a52:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8005a54:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 8005a56:	3b01      	subs	r3, #1
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d1ef      	bne.n	8005a40 <UART_Receive_IT+0x4a>
{
 8005a60:	b500      	push	{lr}
 8005a62:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a64:	6802      	ldr	r2, [r0, #0]
 8005a66:	68d3      	ldr	r3, [r2, #12]
 8005a68:	f023 0320 	bic.w	r3, r3, #32
 8005a6c:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a6e:	6802      	ldr	r2, [r0, #0]
 8005a70:	68d3      	ldr	r3, [r2, #12]
 8005a72:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a76:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a78:	6802      	ldr	r2, [r0, #0]
 8005a7a:	6953      	ldr	r3, [r2, #20]
 8005a7c:	f023 0301 	bic.w	r3, r3, #1
 8005a80:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8005a82:	2320      	movs	r3, #32
 8005a84:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a8c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d1d0      	bne.n	8005a34 <UART_Receive_IT+0x3e>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a92:	2300      	movs	r3, #0
 8005a94:	6303      	str	r3, [r0, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a96:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a98:	f102 030c 	add.w	r3, r2, #12
 8005a9c:	e853 3f00 	ldrex	r3, [r3]
 8005aa0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa4:	320c      	adds	r2, #12
 8005aa6:	e842 3100 	strex	r1, r3, [r2]
 8005aaa:	2900      	cmp	r1, #0
 8005aac:	d1f3      	bne.n	8005a96 <UART_Receive_IT+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005aae:	6803      	ldr	r3, [r0, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	f012 0f10 	tst.w	r2, #16
 8005ab6:	d006      	beq.n	8005ac6 <UART_Receive_IT+0xd0>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ab8:	2200      	movs	r2, #0
 8005aba:	9201      	str	r2, [sp, #4]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	9201      	str	r2, [sp, #4]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	9301      	str	r3, [sp, #4]
 8005ac4:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ac6:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8005ac8:	f7ff ff94 	bl	80059f4 <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 8005acc:	2000      	movs	r0, #0
}
 8005ace:	b003      	add	sp, #12
 8005ad0:	f85d fb04 	ldr.w	pc, [sp], #4

08005ad4 <HAL_UART_IRQHandler>:
{
 8005ad4:	b510      	push	{r4, lr}
 8005ad6:	b082      	sub	sp, #8
 8005ad8:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005ada:	6802      	ldr	r2, [r0, #0]
 8005adc:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ade:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ae0:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 8005ae2:	f013 0f0f 	tst.w	r3, #15
 8005ae6:	d109      	bne.n	8005afc <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ae8:	f013 0f20 	tst.w	r3, #32
 8005aec:	d00d      	beq.n	8005b0a <HAL_UART_IRQHandler+0x36>
 8005aee:	f010 0f20 	tst.w	r0, #32
 8005af2:	d00a      	beq.n	8005b0a <HAL_UART_IRQHandler+0x36>
      UART_Receive_IT(huart);
 8005af4:	4620      	mov	r0, r4
 8005af6:	f7ff ff7e 	bl	80059f6 <UART_Receive_IT>
      return;
 8005afa:	e018      	b.n	8005b2e <HAL_UART_IRQHandler+0x5a>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005afc:	f001 0101 	and.w	r1, r1, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005b00:	f400 7c90 	and.w	ip, r0, #288	@ 0x120
 8005b04:	ea5c 0c01 	orrs.w	ip, ip, r1
 8005b08:	d113      	bne.n	8005b32 <HAL_UART_IRQHandler+0x5e>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b0a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005b0c:	2901      	cmp	r1, #1
 8005b0e:	f000 8081 	beq.w	8005c14 <HAL_UART_IRQHandler+0x140>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005b12:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005b16:	d003      	beq.n	8005b20 <HAL_UART_IRQHandler+0x4c>
 8005b18:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8005b1c:	f040 811a 	bne.w	8005d54 <HAL_UART_IRQHandler+0x280>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b20:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8005b24:	d003      	beq.n	8005b2e <HAL_UART_IRQHandler+0x5a>
 8005b26:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8005b2a:	f040 8140 	bne.w	8005dae <HAL_UART_IRQHandler+0x2da>
}
 8005b2e:	b002      	add	sp, #8
 8005b30:	bd10      	pop	{r4, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005b32:	f013 0f01 	tst.w	r3, #1
 8005b36:	d006      	beq.n	8005b46 <HAL_UART_IRQHandler+0x72>
 8005b38:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8005b3c:	d003      	beq.n	8005b46 <HAL_UART_IRQHandler+0x72>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b3e:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8005b40:	f042 0201 	orr.w	r2, r2, #1
 8005b44:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b46:	f013 0f04 	tst.w	r3, #4
 8005b4a:	d00b      	beq.n	8005b64 <HAL_UART_IRQHandler+0x90>
 8005b4c:	b191      	cbz	r1, 8005b74 <HAL_UART_IRQHandler+0xa0>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b4e:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8005b50:	f042 0202 	orr.w	r2, r2, #2
 8005b54:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b56:	f013 0f02 	tst.w	r3, #2
 8005b5a:	d107      	bne.n	8005b6c <HAL_UART_IRQHandler+0x98>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b5c:	f013 0f08 	tst.w	r3, #8
 8005b60:	d10f      	bne.n	8005b82 <HAL_UART_IRQHandler+0xae>
 8005b62:	e012      	b.n	8005b8a <HAL_UART_IRQHandler+0xb6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b64:	f013 0f02 	tst.w	r3, #2
 8005b68:	d004      	beq.n	8005b74 <HAL_UART_IRQHandler+0xa0>
 8005b6a:	b119      	cbz	r1, 8005b74 <HAL_UART_IRQHandler+0xa0>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b6c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8005b6e:	f042 0204 	orr.w	r2, r2, #4
 8005b72:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b74:	f013 0f08 	tst.w	r3, #8
 8005b78:	d007      	beq.n	8005b8a <HAL_UART_IRQHandler+0xb6>
 8005b7a:	f000 0220 	and.w	r2, r0, #32
 8005b7e:	430a      	orrs	r2, r1
 8005b80:	d003      	beq.n	8005b8a <HAL_UART_IRQHandler+0xb6>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b82:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8005b84:	f042 0208 	orr.w	r2, r2, #8
 8005b88:	6462      	str	r2, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b8a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8005b8c:	2a00      	cmp	r2, #0
 8005b8e:	d0ce      	beq.n	8005b2e <HAL_UART_IRQHandler+0x5a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b90:	f013 0f20 	tst.w	r3, #32
 8005b94:	d002      	beq.n	8005b9c <HAL_UART_IRQHandler+0xc8>
 8005b96:	f010 0f20 	tst.w	r0, #32
 8005b9a:	d10e      	bne.n	8005bba <HAL_UART_IRQHandler+0xe6>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b9c:	6823      	ldr	r3, [r4, #0]
 8005b9e:	695b      	ldr	r3, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ba0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ba2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ba6:	f002 0208 	and.w	r2, r2, #8
 8005baa:	4313      	orrs	r3, r2
 8005bac:	d109      	bne.n	8005bc2 <HAL_UART_IRQHandler+0xee>
        HAL_UART_ErrorCallback(huart);
 8005bae:	4620      	mov	r0, r4
 8005bb0:	f7ff ff17 	bl	80059e2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	6463      	str	r3, [r4, #68]	@ 0x44
 8005bb8:	e7b9      	b.n	8005b2e <HAL_UART_IRQHandler+0x5a>
        UART_Receive_IT(huart);
 8005bba:	4620      	mov	r0, r4
 8005bbc:	f7ff ff1b 	bl	80059f6 <UART_Receive_IT>
 8005bc0:	e7ec      	b.n	8005b9c <HAL_UART_IRQHandler+0xc8>
        UART_EndRxTransfer(huart);
 8005bc2:	4620      	mov	r0, r4
 8005bc4:	f7ff fd53 	bl	800566e <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc8:	6823      	ldr	r3, [r4, #0]
 8005bca:	695b      	ldr	r3, [r3, #20]
 8005bcc:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8005bd0:	d01c      	beq.n	8005c0c <HAL_UART_IRQHandler+0x138>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bd2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd4:	f102 0314 	add.w	r3, r2, #20
 8005bd8:	e853 3f00 	ldrex	r3, [r3]
 8005bdc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be0:	3214      	adds	r2, #20
 8005be2:	e842 3100 	strex	r1, r3, [r2]
 8005be6:	2900      	cmp	r1, #0
 8005be8:	d1f3      	bne.n	8005bd2 <HAL_UART_IRQHandler+0xfe>
          if (huart->hdmarx != NULL)
 8005bea:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005bec:	b153      	cbz	r3, 8005c04 <HAL_UART_IRQHandler+0x130>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bee:	4a75      	ldr	r2, [pc, #468]	@ (8005dc4 <HAL_UART_IRQHandler+0x2f0>)
 8005bf0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005bf2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005bf4:	f7fd ff7c 	bl	8003af0 <HAL_DMA_Abort_IT>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	d098      	beq.n	8005b2e <HAL_UART_IRQHandler+0x5a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005bfc:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005bfe:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005c00:	4798      	blx	r3
 8005c02:	e794      	b.n	8005b2e <HAL_UART_IRQHandler+0x5a>
            HAL_UART_ErrorCallback(huart);
 8005c04:	4620      	mov	r0, r4
 8005c06:	f7ff feec 	bl	80059e2 <HAL_UART_ErrorCallback>
 8005c0a:	e790      	b.n	8005b2e <HAL_UART_IRQHandler+0x5a>
          HAL_UART_ErrorCallback(huart);
 8005c0c:	4620      	mov	r0, r4
 8005c0e:	f7ff fee8 	bl	80059e2 <HAL_UART_ErrorCallback>
 8005c12:	e78c      	b.n	8005b2e <HAL_UART_IRQHandler+0x5a>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005c14:	f013 0f10 	tst.w	r3, #16
 8005c18:	f43f af7b 	beq.w	8005b12 <HAL_UART_IRQHandler+0x3e>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005c1c:	f010 0f10 	tst.w	r0, #16
 8005c20:	f43f af77 	beq.w	8005b12 <HAL_UART_IRQHandler+0x3e>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c24:	2300      	movs	r3, #0
 8005c26:	9301      	str	r3, [sp, #4]
 8005c28:	6813      	ldr	r3, [r2, #0]
 8005c2a:	9301      	str	r3, [sp, #4]
 8005c2c:	6853      	ldr	r3, [r2, #4]
 8005c2e:	9301      	str	r3, [sp, #4]
 8005c30:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c32:	6953      	ldr	r3, [r2, #20]
 8005c34:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8005c38:	d050      	beq.n	8005cdc <HAL_UART_IRQHandler+0x208>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c3a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8005c3c:	6813      	ldr	r3, [r2, #0]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	f43f af73 	beq.w	8005b2e <HAL_UART_IRQHandler+0x5a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c48:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8005c4a:	4299      	cmp	r1, r3
 8005c4c:	f67f af6f 	bls.w	8005b2e <HAL_UART_IRQHandler+0x5a>
        huart->RxXferCount = nb_remaining_rx_data;
 8005c50:	85e3      	strh	r3, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c52:	6993      	ldr	r3, [r2, #24]
 8005c54:	2b20      	cmp	r3, #32
 8005c56:	d037      	beq.n	8005cc8 <HAL_UART_IRQHandler+0x1f4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c58:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5a:	f102 030c 	add.w	r3, r2, #12
 8005c5e:	e853 3f00 	ldrex	r3, [r3]
 8005c62:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c66:	320c      	adds	r2, #12
 8005c68:	e842 3100 	strex	r1, r3, [r2]
 8005c6c:	2900      	cmp	r1, #0
 8005c6e:	d1f3      	bne.n	8005c58 <HAL_UART_IRQHandler+0x184>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c70:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c72:	f102 0314 	add.w	r3, r2, #20
 8005c76:	e853 3f00 	ldrex	r3, [r3]
 8005c7a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c7e:	3214      	adds	r2, #20
 8005c80:	e842 3100 	strex	r1, r3, [r2]
 8005c84:	2900      	cmp	r1, #0
 8005c86:	d1f3      	bne.n	8005c70 <HAL_UART_IRQHandler+0x19c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c88:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8a:	f102 0314 	add.w	r3, r2, #20
 8005c8e:	e853 3f00 	ldrex	r3, [r3]
 8005c92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c96:	3214      	adds	r2, #20
 8005c98:	e842 3100 	strex	r1, r3, [r2]
 8005c9c:	2900      	cmp	r1, #0
 8005c9e:	d1f3      	bne.n	8005c88 <HAL_UART_IRQHandler+0x1b4>
          huart->RxState = HAL_UART_STATE_READY;
 8005ca0:	2320      	movs	r3, #32
 8005ca2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	6323      	str	r3, [r4, #48]	@ 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005caa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cac:	f102 030c 	add.w	r3, r2, #12
 8005cb0:	e853 3f00 	ldrex	r3, [r3]
 8005cb4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb8:	320c      	adds	r2, #12
 8005cba:	e842 3100 	strex	r1, r3, [r2]
 8005cbe:	2900      	cmp	r1, #0
 8005cc0:	d1f3      	bne.n	8005caa <HAL_UART_IRQHandler+0x1d6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005cc2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005cc4:	f7fd fef3 	bl	8003aae <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cc8:	2302      	movs	r3, #2
 8005cca:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ccc:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8005cce:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8005cd0:	1ac9      	subs	r1, r1, r3
 8005cd2:	b289      	uxth	r1, r1
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	f7ff fe8d 	bl	80059f4 <HAL_UARTEx_RxEventCallback>
 8005cda:	e728      	b.n	8005b2e <HAL_UART_IRQHandler+0x5a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005cdc:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8005cde:	b29a      	uxth	r2, r3
      if ((huart->RxXferCount > 0U)
 8005ce0:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	f43f af22 	beq.w	8005b2e <HAL_UART_IRQHandler+0x5a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005cea:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8005cec:	1a89      	subs	r1, r1, r2
 8005cee:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8005cf0:	2900      	cmp	r1, #0
 8005cf2:	f43f af1c 	beq.w	8005b2e <HAL_UART_IRQHandler+0x5a>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cf6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf8:	f102 030c 	add.w	r3, r2, #12
 8005cfc:	e853 3f00 	ldrex	r3, [r3]
 8005d00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d04:	320c      	adds	r2, #12
 8005d06:	e842 3000 	strex	r0, r3, [r2]
 8005d0a:	2800      	cmp	r0, #0
 8005d0c:	d1f3      	bne.n	8005cf6 <HAL_UART_IRQHandler+0x222>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d0e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d10:	f102 0314 	add.w	r3, r2, #20
 8005d14:	e853 3f00 	ldrex	r3, [r3]
 8005d18:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1c:	3214      	adds	r2, #20
 8005d1e:	e842 3000 	strex	r0, r3, [r2]
 8005d22:	2800      	cmp	r0, #0
 8005d24:	d1f3      	bne.n	8005d0e <HAL_UART_IRQHandler+0x23a>
        huart->RxState = HAL_UART_STATE_READY;
 8005d26:	2320      	movs	r3, #32
 8005d28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	6323      	str	r3, [r4, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d30:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d32:	f102 030c 	add.w	r3, r2, #12
 8005d36:	e853 3f00 	ldrex	r3, [r3]
 8005d3a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3e:	320c      	adds	r2, #12
 8005d40:	e842 3000 	strex	r0, r3, [r2]
 8005d44:	2800      	cmp	r0, #0
 8005d46:	d1f3      	bne.n	8005d30 <HAL_UART_IRQHandler+0x25c>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d48:	2302      	movs	r3, #2
 8005d4a:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d4c:	4620      	mov	r0, r4
 8005d4e:	f7ff fe51 	bl	80059f4 <HAL_UARTEx_RxEventCallback>
 8005d52:	e6ec      	b.n	8005b2e <HAL_UART_IRQHandler+0x5a>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d54:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b21      	cmp	r3, #33	@ 0x21
 8005d5c:	f47f aee7 	bne.w	8005b2e <HAL_UART_IRQHandler+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d60:	68a3      	ldr	r3, [r4, #8]
 8005d62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d66:	d016      	beq.n	8005d96 <HAL_UART_IRQHandler+0x2c2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d68:	6a23      	ldr	r3, [r4, #32]
 8005d6a:	1c59      	adds	r1, r3, #1
 8005d6c:	6221      	str	r1, [r4, #32]
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	6053      	str	r3, [r2, #4]
    if (--huart->TxXferCount == 0U)
 8005d72:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8005d74:	3b01      	subs	r3, #1
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	84e3      	strh	r3, [r4, #38]	@ 0x26
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	f47f aed7 	bne.w	8005b2e <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d80:	6822      	ldr	r2, [r4, #0]
 8005d82:	68d3      	ldr	r3, [r2, #12]
 8005d84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d88:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d8a:	6822      	ldr	r2, [r4, #0]
 8005d8c:	68d3      	ldr	r3, [r2, #12]
 8005d8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d92:	60d3      	str	r3, [r2, #12]
 8005d94:	e6cb      	b.n	8005b2e <HAL_UART_IRQHandler+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d96:	6923      	ldr	r3, [r4, #16]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1e5      	bne.n	8005d68 <HAL_UART_IRQHandler+0x294>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d9c:	6a23      	ldr	r3, [r4, #32]
 8005d9e:	881b      	ldrh	r3, [r3, #0]
 8005da0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005da4:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 8005da6:	6a23      	ldr	r3, [r4, #32]
 8005da8:	3302      	adds	r3, #2
 8005daa:	6223      	str	r3, [r4, #32]
 8005dac:	e7e1      	b.n	8005d72 <HAL_UART_IRQHandler+0x29e>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005dae:	68d3      	ldr	r3, [r2, #12]
 8005db0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005db4:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8005db6:	2320      	movs	r3, #32
 8005db8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 8005dbc:	4620      	mov	r0, r4
 8005dbe:	f7ff fe0e 	bl	80059de <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8005dc2:	e6b4      	b.n	8005b2e <HAL_UART_IRQHandler+0x5a>
 8005dc4:	080059e5 	.word	0x080059e5

08005dc8 <atoi>:
 8005dc8:	220a      	movs	r2, #10
 8005dca:	2100      	movs	r1, #0
 8005dcc:	f000 b87c 	b.w	8005ec8 <strtol>

08005dd0 <_strtol_l.constprop.0>:
 8005dd0:	2b24      	cmp	r3, #36	@ 0x24
 8005dd2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dd6:	4686      	mov	lr, r0
 8005dd8:	4690      	mov	r8, r2
 8005dda:	d801      	bhi.n	8005de0 <_strtol_l.constprop.0+0x10>
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d106      	bne.n	8005dee <_strtol_l.constprop.0+0x1e>
 8005de0:	f001 f8f6 	bl	8006fd0 <__errno>
 8005de4:	2316      	movs	r3, #22
 8005de6:	6003      	str	r3, [r0, #0]
 8005de8:	2000      	movs	r0, #0
 8005dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dee:	460d      	mov	r5, r1
 8005df0:	4833      	ldr	r0, [pc, #204]	@ (8005ec0 <_strtol_l.constprop.0+0xf0>)
 8005df2:	462a      	mov	r2, r5
 8005df4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005df8:	5d06      	ldrb	r6, [r0, r4]
 8005dfa:	f016 0608 	ands.w	r6, r6, #8
 8005dfe:	d1f8      	bne.n	8005df2 <_strtol_l.constprop.0+0x22>
 8005e00:	2c2d      	cmp	r4, #45	@ 0x2d
 8005e02:	d12d      	bne.n	8005e60 <_strtol_l.constprop.0+0x90>
 8005e04:	2601      	movs	r6, #1
 8005e06:	782c      	ldrb	r4, [r5, #0]
 8005e08:	1c95      	adds	r5, r2, #2
 8005e0a:	f033 0210 	bics.w	r2, r3, #16
 8005e0e:	d109      	bne.n	8005e24 <_strtol_l.constprop.0+0x54>
 8005e10:	2c30      	cmp	r4, #48	@ 0x30
 8005e12:	d12a      	bne.n	8005e6a <_strtol_l.constprop.0+0x9a>
 8005e14:	782a      	ldrb	r2, [r5, #0]
 8005e16:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005e1a:	2a58      	cmp	r2, #88	@ 0x58
 8005e1c:	d125      	bne.n	8005e6a <_strtol_l.constprop.0+0x9a>
 8005e1e:	2310      	movs	r3, #16
 8005e20:	786c      	ldrb	r4, [r5, #1]
 8005e22:	3502      	adds	r5, #2
 8005e24:	2200      	movs	r2, #0
 8005e26:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005e2a:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005e2e:	fbbc f9f3 	udiv	r9, ip, r3
 8005e32:	4610      	mov	r0, r2
 8005e34:	fb03 ca19 	mls	sl, r3, r9, ip
 8005e38:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005e3c:	2f09      	cmp	r7, #9
 8005e3e:	d81b      	bhi.n	8005e78 <_strtol_l.constprop.0+0xa8>
 8005e40:	463c      	mov	r4, r7
 8005e42:	42a3      	cmp	r3, r4
 8005e44:	dd27      	ble.n	8005e96 <_strtol_l.constprop.0+0xc6>
 8005e46:	1c57      	adds	r7, r2, #1
 8005e48:	d007      	beq.n	8005e5a <_strtol_l.constprop.0+0x8a>
 8005e4a:	4581      	cmp	r9, r0
 8005e4c:	d320      	bcc.n	8005e90 <_strtol_l.constprop.0+0xc0>
 8005e4e:	d101      	bne.n	8005e54 <_strtol_l.constprop.0+0x84>
 8005e50:	45a2      	cmp	sl, r4
 8005e52:	db1d      	blt.n	8005e90 <_strtol_l.constprop.0+0xc0>
 8005e54:	2201      	movs	r2, #1
 8005e56:	fb00 4003 	mla	r0, r0, r3, r4
 8005e5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e5e:	e7eb      	b.n	8005e38 <_strtol_l.constprop.0+0x68>
 8005e60:	2c2b      	cmp	r4, #43	@ 0x2b
 8005e62:	bf04      	itt	eq
 8005e64:	782c      	ldrbeq	r4, [r5, #0]
 8005e66:	1c95      	addeq	r5, r2, #2
 8005e68:	e7cf      	b.n	8005e0a <_strtol_l.constprop.0+0x3a>
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1da      	bne.n	8005e24 <_strtol_l.constprop.0+0x54>
 8005e6e:	2c30      	cmp	r4, #48	@ 0x30
 8005e70:	bf0c      	ite	eq
 8005e72:	2308      	moveq	r3, #8
 8005e74:	230a      	movne	r3, #10
 8005e76:	e7d5      	b.n	8005e24 <_strtol_l.constprop.0+0x54>
 8005e78:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005e7c:	2f19      	cmp	r7, #25
 8005e7e:	d801      	bhi.n	8005e84 <_strtol_l.constprop.0+0xb4>
 8005e80:	3c37      	subs	r4, #55	@ 0x37
 8005e82:	e7de      	b.n	8005e42 <_strtol_l.constprop.0+0x72>
 8005e84:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005e88:	2f19      	cmp	r7, #25
 8005e8a:	d804      	bhi.n	8005e96 <_strtol_l.constprop.0+0xc6>
 8005e8c:	3c57      	subs	r4, #87	@ 0x57
 8005e8e:	e7d8      	b.n	8005e42 <_strtol_l.constprop.0+0x72>
 8005e90:	f04f 32ff 	mov.w	r2, #4294967295
 8005e94:	e7e1      	b.n	8005e5a <_strtol_l.constprop.0+0x8a>
 8005e96:	1c53      	adds	r3, r2, #1
 8005e98:	d108      	bne.n	8005eac <_strtol_l.constprop.0+0xdc>
 8005e9a:	2322      	movs	r3, #34	@ 0x22
 8005e9c:	4660      	mov	r0, ip
 8005e9e:	f8ce 3000 	str.w	r3, [lr]
 8005ea2:	f1b8 0f00 	cmp.w	r8, #0
 8005ea6:	d0a0      	beq.n	8005dea <_strtol_l.constprop.0+0x1a>
 8005ea8:	1e69      	subs	r1, r5, #1
 8005eaa:	e006      	b.n	8005eba <_strtol_l.constprop.0+0xea>
 8005eac:	b106      	cbz	r6, 8005eb0 <_strtol_l.constprop.0+0xe0>
 8005eae:	4240      	negs	r0, r0
 8005eb0:	f1b8 0f00 	cmp.w	r8, #0
 8005eb4:	d099      	beq.n	8005dea <_strtol_l.constprop.0+0x1a>
 8005eb6:	2a00      	cmp	r2, #0
 8005eb8:	d1f6      	bne.n	8005ea8 <_strtol_l.constprop.0+0xd8>
 8005eba:	f8c8 1000 	str.w	r1, [r8]
 8005ebe:	e794      	b.n	8005dea <_strtol_l.constprop.0+0x1a>
 8005ec0:	0800c2b5 	.word	0x0800c2b5

08005ec4 <_strtol_r>:
 8005ec4:	f7ff bf84 	b.w	8005dd0 <_strtol_l.constprop.0>

08005ec8 <strtol>:
 8005ec8:	4613      	mov	r3, r2
 8005eca:	460a      	mov	r2, r1
 8005ecc:	4601      	mov	r1, r0
 8005ece:	4802      	ldr	r0, [pc, #8]	@ (8005ed8 <strtol+0x10>)
 8005ed0:	6800      	ldr	r0, [r0, #0]
 8005ed2:	f7ff bf7d 	b.w	8005dd0 <_strtol_l.constprop.0>
 8005ed6:	bf00      	nop
 8005ed8:	20000114 	.word	0x20000114

08005edc <__cvt>:
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ee2:	461d      	mov	r5, r3
 8005ee4:	bfbb      	ittet	lt
 8005ee6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005eea:	461d      	movlt	r5, r3
 8005eec:	2300      	movge	r3, #0
 8005eee:	232d      	movlt	r3, #45	@ 0x2d
 8005ef0:	b088      	sub	sp, #32
 8005ef2:	4614      	mov	r4, r2
 8005ef4:	bfb8      	it	lt
 8005ef6:	4614      	movlt	r4, r2
 8005ef8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005efa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005efc:	7013      	strb	r3, [r2, #0]
 8005efe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f00:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005f04:	f023 0820 	bic.w	r8, r3, #32
 8005f08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f0c:	d005      	beq.n	8005f1a <__cvt+0x3e>
 8005f0e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005f12:	d100      	bne.n	8005f16 <__cvt+0x3a>
 8005f14:	3601      	adds	r6, #1
 8005f16:	2302      	movs	r3, #2
 8005f18:	e000      	b.n	8005f1c <__cvt+0x40>
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	aa07      	add	r2, sp, #28
 8005f1e:	9204      	str	r2, [sp, #16]
 8005f20:	aa06      	add	r2, sp, #24
 8005f22:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005f26:	e9cd 3600 	strd	r3, r6, [sp]
 8005f2a:	4622      	mov	r2, r4
 8005f2c:	462b      	mov	r3, r5
 8005f2e:	f001 f94b 	bl	80071c8 <_dtoa_r>
 8005f32:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005f36:	4607      	mov	r7, r0
 8005f38:	d119      	bne.n	8005f6e <__cvt+0x92>
 8005f3a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005f3c:	07db      	lsls	r3, r3, #31
 8005f3e:	d50e      	bpl.n	8005f5e <__cvt+0x82>
 8005f40:	eb00 0906 	add.w	r9, r0, r6
 8005f44:	2200      	movs	r2, #0
 8005f46:	2300      	movs	r3, #0
 8005f48:	4620      	mov	r0, r4
 8005f4a:	4629      	mov	r1, r5
 8005f4c:	f7fa fde0 	bl	8000b10 <__aeabi_dcmpeq>
 8005f50:	b108      	cbz	r0, 8005f56 <__cvt+0x7a>
 8005f52:	f8cd 901c 	str.w	r9, [sp, #28]
 8005f56:	2230      	movs	r2, #48	@ 0x30
 8005f58:	9b07      	ldr	r3, [sp, #28]
 8005f5a:	454b      	cmp	r3, r9
 8005f5c:	d31e      	bcc.n	8005f9c <__cvt+0xc0>
 8005f5e:	4638      	mov	r0, r7
 8005f60:	9b07      	ldr	r3, [sp, #28]
 8005f62:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005f64:	1bdb      	subs	r3, r3, r7
 8005f66:	6013      	str	r3, [r2, #0]
 8005f68:	b008      	add	sp, #32
 8005f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f6e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f72:	eb00 0906 	add.w	r9, r0, r6
 8005f76:	d1e5      	bne.n	8005f44 <__cvt+0x68>
 8005f78:	7803      	ldrb	r3, [r0, #0]
 8005f7a:	2b30      	cmp	r3, #48	@ 0x30
 8005f7c:	d10a      	bne.n	8005f94 <__cvt+0xb8>
 8005f7e:	2200      	movs	r2, #0
 8005f80:	2300      	movs	r3, #0
 8005f82:	4620      	mov	r0, r4
 8005f84:	4629      	mov	r1, r5
 8005f86:	f7fa fdc3 	bl	8000b10 <__aeabi_dcmpeq>
 8005f8a:	b918      	cbnz	r0, 8005f94 <__cvt+0xb8>
 8005f8c:	f1c6 0601 	rsb	r6, r6, #1
 8005f90:	f8ca 6000 	str.w	r6, [sl]
 8005f94:	f8da 3000 	ldr.w	r3, [sl]
 8005f98:	4499      	add	r9, r3
 8005f9a:	e7d3      	b.n	8005f44 <__cvt+0x68>
 8005f9c:	1c59      	adds	r1, r3, #1
 8005f9e:	9107      	str	r1, [sp, #28]
 8005fa0:	701a      	strb	r2, [r3, #0]
 8005fa2:	e7d9      	b.n	8005f58 <__cvt+0x7c>

08005fa4 <__exponent>:
 8005fa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fa6:	2900      	cmp	r1, #0
 8005fa8:	bfb6      	itet	lt
 8005faa:	232d      	movlt	r3, #45	@ 0x2d
 8005fac:	232b      	movge	r3, #43	@ 0x2b
 8005fae:	4249      	neglt	r1, r1
 8005fb0:	2909      	cmp	r1, #9
 8005fb2:	7002      	strb	r2, [r0, #0]
 8005fb4:	7043      	strb	r3, [r0, #1]
 8005fb6:	dd29      	ble.n	800600c <__exponent+0x68>
 8005fb8:	f10d 0307 	add.w	r3, sp, #7
 8005fbc:	461d      	mov	r5, r3
 8005fbe:	270a      	movs	r7, #10
 8005fc0:	fbb1 f6f7 	udiv	r6, r1, r7
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	fb07 1416 	mls	r4, r7, r6, r1
 8005fca:	3430      	adds	r4, #48	@ 0x30
 8005fcc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005fd0:	460c      	mov	r4, r1
 8005fd2:	2c63      	cmp	r4, #99	@ 0x63
 8005fd4:	4631      	mov	r1, r6
 8005fd6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005fda:	dcf1      	bgt.n	8005fc0 <__exponent+0x1c>
 8005fdc:	3130      	adds	r1, #48	@ 0x30
 8005fde:	1e94      	subs	r4, r2, #2
 8005fe0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005fe4:	4623      	mov	r3, r4
 8005fe6:	1c41      	adds	r1, r0, #1
 8005fe8:	42ab      	cmp	r3, r5
 8005fea:	d30a      	bcc.n	8006002 <__exponent+0x5e>
 8005fec:	f10d 0309 	add.w	r3, sp, #9
 8005ff0:	1a9b      	subs	r3, r3, r2
 8005ff2:	42ac      	cmp	r4, r5
 8005ff4:	bf88      	it	hi
 8005ff6:	2300      	movhi	r3, #0
 8005ff8:	3302      	adds	r3, #2
 8005ffa:	4403      	add	r3, r0
 8005ffc:	1a18      	subs	r0, r3, r0
 8005ffe:	b003      	add	sp, #12
 8006000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006002:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006006:	f801 6f01 	strb.w	r6, [r1, #1]!
 800600a:	e7ed      	b.n	8005fe8 <__exponent+0x44>
 800600c:	2330      	movs	r3, #48	@ 0x30
 800600e:	3130      	adds	r1, #48	@ 0x30
 8006010:	7083      	strb	r3, [r0, #2]
 8006012:	70c1      	strb	r1, [r0, #3]
 8006014:	1d03      	adds	r3, r0, #4
 8006016:	e7f1      	b.n	8005ffc <__exponent+0x58>

08006018 <_printf_float>:
 8006018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800601c:	b091      	sub	sp, #68	@ 0x44
 800601e:	460c      	mov	r4, r1
 8006020:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006024:	4616      	mov	r6, r2
 8006026:	461f      	mov	r7, r3
 8006028:	4605      	mov	r5, r0
 800602a:	f000 ff87 	bl	8006f3c <_localeconv_r>
 800602e:	6803      	ldr	r3, [r0, #0]
 8006030:	4618      	mov	r0, r3
 8006032:	9308      	str	r3, [sp, #32]
 8006034:	f7fa f88c 	bl	8000150 <strlen>
 8006038:	2300      	movs	r3, #0
 800603a:	930e      	str	r3, [sp, #56]	@ 0x38
 800603c:	f8d8 3000 	ldr.w	r3, [r8]
 8006040:	9009      	str	r0, [sp, #36]	@ 0x24
 8006042:	3307      	adds	r3, #7
 8006044:	f023 0307 	bic.w	r3, r3, #7
 8006048:	f103 0208 	add.w	r2, r3, #8
 800604c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006050:	f8d4 b000 	ldr.w	fp, [r4]
 8006054:	f8c8 2000 	str.w	r2, [r8]
 8006058:	e9d3 8900 	ldrd	r8, r9, [r3]
 800605c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006060:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006062:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006066:	f04f 32ff 	mov.w	r2, #4294967295
 800606a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800606e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006072:	4b9c      	ldr	r3, [pc, #624]	@ (80062e4 <_printf_float+0x2cc>)
 8006074:	f7fa fd7e 	bl	8000b74 <__aeabi_dcmpun>
 8006078:	bb70      	cbnz	r0, 80060d8 <_printf_float+0xc0>
 800607a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800607e:	f04f 32ff 	mov.w	r2, #4294967295
 8006082:	4b98      	ldr	r3, [pc, #608]	@ (80062e4 <_printf_float+0x2cc>)
 8006084:	f7fa fd58 	bl	8000b38 <__aeabi_dcmple>
 8006088:	bb30      	cbnz	r0, 80060d8 <_printf_float+0xc0>
 800608a:	2200      	movs	r2, #0
 800608c:	2300      	movs	r3, #0
 800608e:	4640      	mov	r0, r8
 8006090:	4649      	mov	r1, r9
 8006092:	f7fa fd47 	bl	8000b24 <__aeabi_dcmplt>
 8006096:	b110      	cbz	r0, 800609e <_printf_float+0x86>
 8006098:	232d      	movs	r3, #45	@ 0x2d
 800609a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800609e:	4a92      	ldr	r2, [pc, #584]	@ (80062e8 <_printf_float+0x2d0>)
 80060a0:	4b92      	ldr	r3, [pc, #584]	@ (80062ec <_printf_float+0x2d4>)
 80060a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80060a6:	bf94      	ite	ls
 80060a8:	4690      	movls	r8, r2
 80060aa:	4698      	movhi	r8, r3
 80060ac:	2303      	movs	r3, #3
 80060ae:	f04f 0900 	mov.w	r9, #0
 80060b2:	6123      	str	r3, [r4, #16]
 80060b4:	f02b 0304 	bic.w	r3, fp, #4
 80060b8:	6023      	str	r3, [r4, #0]
 80060ba:	4633      	mov	r3, r6
 80060bc:	4621      	mov	r1, r4
 80060be:	4628      	mov	r0, r5
 80060c0:	9700      	str	r7, [sp, #0]
 80060c2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80060c4:	f000 f9d4 	bl	8006470 <_printf_common>
 80060c8:	3001      	adds	r0, #1
 80060ca:	f040 8090 	bne.w	80061ee <_printf_float+0x1d6>
 80060ce:	f04f 30ff 	mov.w	r0, #4294967295
 80060d2:	b011      	add	sp, #68	@ 0x44
 80060d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060d8:	4642      	mov	r2, r8
 80060da:	464b      	mov	r3, r9
 80060dc:	4640      	mov	r0, r8
 80060de:	4649      	mov	r1, r9
 80060e0:	f7fa fd48 	bl	8000b74 <__aeabi_dcmpun>
 80060e4:	b148      	cbz	r0, 80060fa <_printf_float+0xe2>
 80060e6:	464b      	mov	r3, r9
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	bfb8      	it	lt
 80060ec:	232d      	movlt	r3, #45	@ 0x2d
 80060ee:	4a80      	ldr	r2, [pc, #512]	@ (80062f0 <_printf_float+0x2d8>)
 80060f0:	bfb8      	it	lt
 80060f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80060f6:	4b7f      	ldr	r3, [pc, #508]	@ (80062f4 <_printf_float+0x2dc>)
 80060f8:	e7d3      	b.n	80060a2 <_printf_float+0x8a>
 80060fa:	6863      	ldr	r3, [r4, #4]
 80060fc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006100:	1c5a      	adds	r2, r3, #1
 8006102:	d13f      	bne.n	8006184 <_printf_float+0x16c>
 8006104:	2306      	movs	r3, #6
 8006106:	6063      	str	r3, [r4, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800610e:	6023      	str	r3, [r4, #0]
 8006110:	9206      	str	r2, [sp, #24]
 8006112:	aa0e      	add	r2, sp, #56	@ 0x38
 8006114:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006118:	aa0d      	add	r2, sp, #52	@ 0x34
 800611a:	9203      	str	r2, [sp, #12]
 800611c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006120:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006124:	6863      	ldr	r3, [r4, #4]
 8006126:	4642      	mov	r2, r8
 8006128:	9300      	str	r3, [sp, #0]
 800612a:	4628      	mov	r0, r5
 800612c:	464b      	mov	r3, r9
 800612e:	910a      	str	r1, [sp, #40]	@ 0x28
 8006130:	f7ff fed4 	bl	8005edc <__cvt>
 8006134:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006136:	4680      	mov	r8, r0
 8006138:	2947      	cmp	r1, #71	@ 0x47
 800613a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800613c:	d128      	bne.n	8006190 <_printf_float+0x178>
 800613e:	1cc8      	adds	r0, r1, #3
 8006140:	db02      	blt.n	8006148 <_printf_float+0x130>
 8006142:	6863      	ldr	r3, [r4, #4]
 8006144:	4299      	cmp	r1, r3
 8006146:	dd40      	ble.n	80061ca <_printf_float+0x1b2>
 8006148:	f1aa 0a02 	sub.w	sl, sl, #2
 800614c:	fa5f fa8a 	uxtb.w	sl, sl
 8006150:	4652      	mov	r2, sl
 8006152:	3901      	subs	r1, #1
 8006154:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006158:	910d      	str	r1, [sp, #52]	@ 0x34
 800615a:	f7ff ff23 	bl	8005fa4 <__exponent>
 800615e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006160:	4681      	mov	r9, r0
 8006162:	1813      	adds	r3, r2, r0
 8006164:	2a01      	cmp	r2, #1
 8006166:	6123      	str	r3, [r4, #16]
 8006168:	dc02      	bgt.n	8006170 <_printf_float+0x158>
 800616a:	6822      	ldr	r2, [r4, #0]
 800616c:	07d2      	lsls	r2, r2, #31
 800616e:	d501      	bpl.n	8006174 <_printf_float+0x15c>
 8006170:	3301      	adds	r3, #1
 8006172:	6123      	str	r3, [r4, #16]
 8006174:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006178:	2b00      	cmp	r3, #0
 800617a:	d09e      	beq.n	80060ba <_printf_float+0xa2>
 800617c:	232d      	movs	r3, #45	@ 0x2d
 800617e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006182:	e79a      	b.n	80060ba <_printf_float+0xa2>
 8006184:	2947      	cmp	r1, #71	@ 0x47
 8006186:	d1bf      	bne.n	8006108 <_printf_float+0xf0>
 8006188:	2b00      	cmp	r3, #0
 800618a:	d1bd      	bne.n	8006108 <_printf_float+0xf0>
 800618c:	2301      	movs	r3, #1
 800618e:	e7ba      	b.n	8006106 <_printf_float+0xee>
 8006190:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006194:	d9dc      	bls.n	8006150 <_printf_float+0x138>
 8006196:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800619a:	d118      	bne.n	80061ce <_printf_float+0x1b6>
 800619c:	2900      	cmp	r1, #0
 800619e:	6863      	ldr	r3, [r4, #4]
 80061a0:	dd0b      	ble.n	80061ba <_printf_float+0x1a2>
 80061a2:	6121      	str	r1, [r4, #16]
 80061a4:	b913      	cbnz	r3, 80061ac <_printf_float+0x194>
 80061a6:	6822      	ldr	r2, [r4, #0]
 80061a8:	07d0      	lsls	r0, r2, #31
 80061aa:	d502      	bpl.n	80061b2 <_printf_float+0x19a>
 80061ac:	3301      	adds	r3, #1
 80061ae:	440b      	add	r3, r1
 80061b0:	6123      	str	r3, [r4, #16]
 80061b2:	f04f 0900 	mov.w	r9, #0
 80061b6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80061b8:	e7dc      	b.n	8006174 <_printf_float+0x15c>
 80061ba:	b913      	cbnz	r3, 80061c2 <_printf_float+0x1aa>
 80061bc:	6822      	ldr	r2, [r4, #0]
 80061be:	07d2      	lsls	r2, r2, #31
 80061c0:	d501      	bpl.n	80061c6 <_printf_float+0x1ae>
 80061c2:	3302      	adds	r3, #2
 80061c4:	e7f4      	b.n	80061b0 <_printf_float+0x198>
 80061c6:	2301      	movs	r3, #1
 80061c8:	e7f2      	b.n	80061b0 <_printf_float+0x198>
 80061ca:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80061ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061d0:	4299      	cmp	r1, r3
 80061d2:	db05      	blt.n	80061e0 <_printf_float+0x1c8>
 80061d4:	6823      	ldr	r3, [r4, #0]
 80061d6:	6121      	str	r1, [r4, #16]
 80061d8:	07d8      	lsls	r0, r3, #31
 80061da:	d5ea      	bpl.n	80061b2 <_printf_float+0x19a>
 80061dc:	1c4b      	adds	r3, r1, #1
 80061de:	e7e7      	b.n	80061b0 <_printf_float+0x198>
 80061e0:	2900      	cmp	r1, #0
 80061e2:	bfcc      	ite	gt
 80061e4:	2201      	movgt	r2, #1
 80061e6:	f1c1 0202 	rsble	r2, r1, #2
 80061ea:	4413      	add	r3, r2
 80061ec:	e7e0      	b.n	80061b0 <_printf_float+0x198>
 80061ee:	6823      	ldr	r3, [r4, #0]
 80061f0:	055a      	lsls	r2, r3, #21
 80061f2:	d407      	bmi.n	8006204 <_printf_float+0x1ec>
 80061f4:	6923      	ldr	r3, [r4, #16]
 80061f6:	4642      	mov	r2, r8
 80061f8:	4631      	mov	r1, r6
 80061fa:	4628      	mov	r0, r5
 80061fc:	47b8      	blx	r7
 80061fe:	3001      	adds	r0, #1
 8006200:	d12b      	bne.n	800625a <_printf_float+0x242>
 8006202:	e764      	b.n	80060ce <_printf_float+0xb6>
 8006204:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006208:	f240 80dc 	bls.w	80063c4 <_printf_float+0x3ac>
 800620c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006210:	2200      	movs	r2, #0
 8006212:	2300      	movs	r3, #0
 8006214:	f7fa fc7c 	bl	8000b10 <__aeabi_dcmpeq>
 8006218:	2800      	cmp	r0, #0
 800621a:	d033      	beq.n	8006284 <_printf_float+0x26c>
 800621c:	2301      	movs	r3, #1
 800621e:	4631      	mov	r1, r6
 8006220:	4628      	mov	r0, r5
 8006222:	4a35      	ldr	r2, [pc, #212]	@ (80062f8 <_printf_float+0x2e0>)
 8006224:	47b8      	blx	r7
 8006226:	3001      	adds	r0, #1
 8006228:	f43f af51 	beq.w	80060ce <_printf_float+0xb6>
 800622c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006230:	4543      	cmp	r3, r8
 8006232:	db02      	blt.n	800623a <_printf_float+0x222>
 8006234:	6823      	ldr	r3, [r4, #0]
 8006236:	07d8      	lsls	r0, r3, #31
 8006238:	d50f      	bpl.n	800625a <_printf_float+0x242>
 800623a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800623e:	4631      	mov	r1, r6
 8006240:	4628      	mov	r0, r5
 8006242:	47b8      	blx	r7
 8006244:	3001      	adds	r0, #1
 8006246:	f43f af42 	beq.w	80060ce <_printf_float+0xb6>
 800624a:	f04f 0900 	mov.w	r9, #0
 800624e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006252:	f104 0a1a 	add.w	sl, r4, #26
 8006256:	45c8      	cmp	r8, r9
 8006258:	dc09      	bgt.n	800626e <_printf_float+0x256>
 800625a:	6823      	ldr	r3, [r4, #0]
 800625c:	079b      	lsls	r3, r3, #30
 800625e:	f100 8102 	bmi.w	8006466 <_printf_float+0x44e>
 8006262:	68e0      	ldr	r0, [r4, #12]
 8006264:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006266:	4298      	cmp	r0, r3
 8006268:	bfb8      	it	lt
 800626a:	4618      	movlt	r0, r3
 800626c:	e731      	b.n	80060d2 <_printf_float+0xba>
 800626e:	2301      	movs	r3, #1
 8006270:	4652      	mov	r2, sl
 8006272:	4631      	mov	r1, r6
 8006274:	4628      	mov	r0, r5
 8006276:	47b8      	blx	r7
 8006278:	3001      	adds	r0, #1
 800627a:	f43f af28 	beq.w	80060ce <_printf_float+0xb6>
 800627e:	f109 0901 	add.w	r9, r9, #1
 8006282:	e7e8      	b.n	8006256 <_printf_float+0x23e>
 8006284:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006286:	2b00      	cmp	r3, #0
 8006288:	dc38      	bgt.n	80062fc <_printf_float+0x2e4>
 800628a:	2301      	movs	r3, #1
 800628c:	4631      	mov	r1, r6
 800628e:	4628      	mov	r0, r5
 8006290:	4a19      	ldr	r2, [pc, #100]	@ (80062f8 <_printf_float+0x2e0>)
 8006292:	47b8      	blx	r7
 8006294:	3001      	adds	r0, #1
 8006296:	f43f af1a 	beq.w	80060ce <_printf_float+0xb6>
 800629a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800629e:	ea59 0303 	orrs.w	r3, r9, r3
 80062a2:	d102      	bne.n	80062aa <_printf_float+0x292>
 80062a4:	6823      	ldr	r3, [r4, #0]
 80062a6:	07d9      	lsls	r1, r3, #31
 80062a8:	d5d7      	bpl.n	800625a <_printf_float+0x242>
 80062aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80062ae:	4631      	mov	r1, r6
 80062b0:	4628      	mov	r0, r5
 80062b2:	47b8      	blx	r7
 80062b4:	3001      	adds	r0, #1
 80062b6:	f43f af0a 	beq.w	80060ce <_printf_float+0xb6>
 80062ba:	f04f 0a00 	mov.w	sl, #0
 80062be:	f104 0b1a 	add.w	fp, r4, #26
 80062c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062c4:	425b      	negs	r3, r3
 80062c6:	4553      	cmp	r3, sl
 80062c8:	dc01      	bgt.n	80062ce <_printf_float+0x2b6>
 80062ca:	464b      	mov	r3, r9
 80062cc:	e793      	b.n	80061f6 <_printf_float+0x1de>
 80062ce:	2301      	movs	r3, #1
 80062d0:	465a      	mov	r2, fp
 80062d2:	4631      	mov	r1, r6
 80062d4:	4628      	mov	r0, r5
 80062d6:	47b8      	blx	r7
 80062d8:	3001      	adds	r0, #1
 80062da:	f43f aef8 	beq.w	80060ce <_printf_float+0xb6>
 80062de:	f10a 0a01 	add.w	sl, sl, #1
 80062e2:	e7ee      	b.n	80062c2 <_printf_float+0x2aa>
 80062e4:	7fefffff 	.word	0x7fefffff
 80062e8:	0800c3b5 	.word	0x0800c3b5
 80062ec:	0800c3b9 	.word	0x0800c3b9
 80062f0:	0800c3bd 	.word	0x0800c3bd
 80062f4:	0800c3c1 	.word	0x0800c3c1
 80062f8:	0800c3c5 	.word	0x0800c3c5
 80062fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80062fe:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006302:	4553      	cmp	r3, sl
 8006304:	bfa8      	it	ge
 8006306:	4653      	movge	r3, sl
 8006308:	2b00      	cmp	r3, #0
 800630a:	4699      	mov	r9, r3
 800630c:	dc36      	bgt.n	800637c <_printf_float+0x364>
 800630e:	f04f 0b00 	mov.w	fp, #0
 8006312:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006316:	f104 021a 	add.w	r2, r4, #26
 800631a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800631c:	930a      	str	r3, [sp, #40]	@ 0x28
 800631e:	eba3 0309 	sub.w	r3, r3, r9
 8006322:	455b      	cmp	r3, fp
 8006324:	dc31      	bgt.n	800638a <_printf_float+0x372>
 8006326:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006328:	459a      	cmp	sl, r3
 800632a:	dc3a      	bgt.n	80063a2 <_printf_float+0x38a>
 800632c:	6823      	ldr	r3, [r4, #0]
 800632e:	07da      	lsls	r2, r3, #31
 8006330:	d437      	bmi.n	80063a2 <_printf_float+0x38a>
 8006332:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006334:	ebaa 0903 	sub.w	r9, sl, r3
 8006338:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800633a:	ebaa 0303 	sub.w	r3, sl, r3
 800633e:	4599      	cmp	r9, r3
 8006340:	bfa8      	it	ge
 8006342:	4699      	movge	r9, r3
 8006344:	f1b9 0f00 	cmp.w	r9, #0
 8006348:	dc33      	bgt.n	80063b2 <_printf_float+0x39a>
 800634a:	f04f 0800 	mov.w	r8, #0
 800634e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006352:	f104 0b1a 	add.w	fp, r4, #26
 8006356:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006358:	ebaa 0303 	sub.w	r3, sl, r3
 800635c:	eba3 0309 	sub.w	r3, r3, r9
 8006360:	4543      	cmp	r3, r8
 8006362:	f77f af7a 	ble.w	800625a <_printf_float+0x242>
 8006366:	2301      	movs	r3, #1
 8006368:	465a      	mov	r2, fp
 800636a:	4631      	mov	r1, r6
 800636c:	4628      	mov	r0, r5
 800636e:	47b8      	blx	r7
 8006370:	3001      	adds	r0, #1
 8006372:	f43f aeac 	beq.w	80060ce <_printf_float+0xb6>
 8006376:	f108 0801 	add.w	r8, r8, #1
 800637a:	e7ec      	b.n	8006356 <_printf_float+0x33e>
 800637c:	4642      	mov	r2, r8
 800637e:	4631      	mov	r1, r6
 8006380:	4628      	mov	r0, r5
 8006382:	47b8      	blx	r7
 8006384:	3001      	adds	r0, #1
 8006386:	d1c2      	bne.n	800630e <_printf_float+0x2f6>
 8006388:	e6a1      	b.n	80060ce <_printf_float+0xb6>
 800638a:	2301      	movs	r3, #1
 800638c:	4631      	mov	r1, r6
 800638e:	4628      	mov	r0, r5
 8006390:	920a      	str	r2, [sp, #40]	@ 0x28
 8006392:	47b8      	blx	r7
 8006394:	3001      	adds	r0, #1
 8006396:	f43f ae9a 	beq.w	80060ce <_printf_float+0xb6>
 800639a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800639c:	f10b 0b01 	add.w	fp, fp, #1
 80063a0:	e7bb      	b.n	800631a <_printf_float+0x302>
 80063a2:	4631      	mov	r1, r6
 80063a4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80063a8:	4628      	mov	r0, r5
 80063aa:	47b8      	blx	r7
 80063ac:	3001      	adds	r0, #1
 80063ae:	d1c0      	bne.n	8006332 <_printf_float+0x31a>
 80063b0:	e68d      	b.n	80060ce <_printf_float+0xb6>
 80063b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80063b4:	464b      	mov	r3, r9
 80063b6:	4631      	mov	r1, r6
 80063b8:	4628      	mov	r0, r5
 80063ba:	4442      	add	r2, r8
 80063bc:	47b8      	blx	r7
 80063be:	3001      	adds	r0, #1
 80063c0:	d1c3      	bne.n	800634a <_printf_float+0x332>
 80063c2:	e684      	b.n	80060ce <_printf_float+0xb6>
 80063c4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80063c8:	f1ba 0f01 	cmp.w	sl, #1
 80063cc:	dc01      	bgt.n	80063d2 <_printf_float+0x3ba>
 80063ce:	07db      	lsls	r3, r3, #31
 80063d0:	d536      	bpl.n	8006440 <_printf_float+0x428>
 80063d2:	2301      	movs	r3, #1
 80063d4:	4642      	mov	r2, r8
 80063d6:	4631      	mov	r1, r6
 80063d8:	4628      	mov	r0, r5
 80063da:	47b8      	blx	r7
 80063dc:	3001      	adds	r0, #1
 80063de:	f43f ae76 	beq.w	80060ce <_printf_float+0xb6>
 80063e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80063e6:	4631      	mov	r1, r6
 80063e8:	4628      	mov	r0, r5
 80063ea:	47b8      	blx	r7
 80063ec:	3001      	adds	r0, #1
 80063ee:	f43f ae6e 	beq.w	80060ce <_printf_float+0xb6>
 80063f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80063f6:	2200      	movs	r2, #0
 80063f8:	2300      	movs	r3, #0
 80063fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063fe:	f7fa fb87 	bl	8000b10 <__aeabi_dcmpeq>
 8006402:	b9c0      	cbnz	r0, 8006436 <_printf_float+0x41e>
 8006404:	4653      	mov	r3, sl
 8006406:	f108 0201 	add.w	r2, r8, #1
 800640a:	4631      	mov	r1, r6
 800640c:	4628      	mov	r0, r5
 800640e:	47b8      	blx	r7
 8006410:	3001      	adds	r0, #1
 8006412:	d10c      	bne.n	800642e <_printf_float+0x416>
 8006414:	e65b      	b.n	80060ce <_printf_float+0xb6>
 8006416:	2301      	movs	r3, #1
 8006418:	465a      	mov	r2, fp
 800641a:	4631      	mov	r1, r6
 800641c:	4628      	mov	r0, r5
 800641e:	47b8      	blx	r7
 8006420:	3001      	adds	r0, #1
 8006422:	f43f ae54 	beq.w	80060ce <_printf_float+0xb6>
 8006426:	f108 0801 	add.w	r8, r8, #1
 800642a:	45d0      	cmp	r8, sl
 800642c:	dbf3      	blt.n	8006416 <_printf_float+0x3fe>
 800642e:	464b      	mov	r3, r9
 8006430:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006434:	e6e0      	b.n	80061f8 <_printf_float+0x1e0>
 8006436:	f04f 0800 	mov.w	r8, #0
 800643a:	f104 0b1a 	add.w	fp, r4, #26
 800643e:	e7f4      	b.n	800642a <_printf_float+0x412>
 8006440:	2301      	movs	r3, #1
 8006442:	4642      	mov	r2, r8
 8006444:	e7e1      	b.n	800640a <_printf_float+0x3f2>
 8006446:	2301      	movs	r3, #1
 8006448:	464a      	mov	r2, r9
 800644a:	4631      	mov	r1, r6
 800644c:	4628      	mov	r0, r5
 800644e:	47b8      	blx	r7
 8006450:	3001      	adds	r0, #1
 8006452:	f43f ae3c 	beq.w	80060ce <_printf_float+0xb6>
 8006456:	f108 0801 	add.w	r8, r8, #1
 800645a:	68e3      	ldr	r3, [r4, #12]
 800645c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800645e:	1a5b      	subs	r3, r3, r1
 8006460:	4543      	cmp	r3, r8
 8006462:	dcf0      	bgt.n	8006446 <_printf_float+0x42e>
 8006464:	e6fd      	b.n	8006262 <_printf_float+0x24a>
 8006466:	f04f 0800 	mov.w	r8, #0
 800646a:	f104 0919 	add.w	r9, r4, #25
 800646e:	e7f4      	b.n	800645a <_printf_float+0x442>

08006470 <_printf_common>:
 8006470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006474:	4616      	mov	r6, r2
 8006476:	4698      	mov	r8, r3
 8006478:	688a      	ldr	r2, [r1, #8]
 800647a:	690b      	ldr	r3, [r1, #16]
 800647c:	4607      	mov	r7, r0
 800647e:	4293      	cmp	r3, r2
 8006480:	bfb8      	it	lt
 8006482:	4613      	movlt	r3, r2
 8006484:	6033      	str	r3, [r6, #0]
 8006486:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800648a:	460c      	mov	r4, r1
 800648c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006490:	b10a      	cbz	r2, 8006496 <_printf_common+0x26>
 8006492:	3301      	adds	r3, #1
 8006494:	6033      	str	r3, [r6, #0]
 8006496:	6823      	ldr	r3, [r4, #0]
 8006498:	0699      	lsls	r1, r3, #26
 800649a:	bf42      	ittt	mi
 800649c:	6833      	ldrmi	r3, [r6, #0]
 800649e:	3302      	addmi	r3, #2
 80064a0:	6033      	strmi	r3, [r6, #0]
 80064a2:	6825      	ldr	r5, [r4, #0]
 80064a4:	f015 0506 	ands.w	r5, r5, #6
 80064a8:	d106      	bne.n	80064b8 <_printf_common+0x48>
 80064aa:	f104 0a19 	add.w	sl, r4, #25
 80064ae:	68e3      	ldr	r3, [r4, #12]
 80064b0:	6832      	ldr	r2, [r6, #0]
 80064b2:	1a9b      	subs	r3, r3, r2
 80064b4:	42ab      	cmp	r3, r5
 80064b6:	dc2b      	bgt.n	8006510 <_printf_common+0xa0>
 80064b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80064bc:	6822      	ldr	r2, [r4, #0]
 80064be:	3b00      	subs	r3, #0
 80064c0:	bf18      	it	ne
 80064c2:	2301      	movne	r3, #1
 80064c4:	0692      	lsls	r2, r2, #26
 80064c6:	d430      	bmi.n	800652a <_printf_common+0xba>
 80064c8:	4641      	mov	r1, r8
 80064ca:	4638      	mov	r0, r7
 80064cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80064d0:	47c8      	blx	r9
 80064d2:	3001      	adds	r0, #1
 80064d4:	d023      	beq.n	800651e <_printf_common+0xae>
 80064d6:	6823      	ldr	r3, [r4, #0]
 80064d8:	6922      	ldr	r2, [r4, #16]
 80064da:	f003 0306 	and.w	r3, r3, #6
 80064de:	2b04      	cmp	r3, #4
 80064e0:	bf14      	ite	ne
 80064e2:	2500      	movne	r5, #0
 80064e4:	6833      	ldreq	r3, [r6, #0]
 80064e6:	f04f 0600 	mov.w	r6, #0
 80064ea:	bf08      	it	eq
 80064ec:	68e5      	ldreq	r5, [r4, #12]
 80064ee:	f104 041a 	add.w	r4, r4, #26
 80064f2:	bf08      	it	eq
 80064f4:	1aed      	subeq	r5, r5, r3
 80064f6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80064fa:	bf08      	it	eq
 80064fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006500:	4293      	cmp	r3, r2
 8006502:	bfc4      	itt	gt
 8006504:	1a9b      	subgt	r3, r3, r2
 8006506:	18ed      	addgt	r5, r5, r3
 8006508:	42b5      	cmp	r5, r6
 800650a:	d11a      	bne.n	8006542 <_printf_common+0xd2>
 800650c:	2000      	movs	r0, #0
 800650e:	e008      	b.n	8006522 <_printf_common+0xb2>
 8006510:	2301      	movs	r3, #1
 8006512:	4652      	mov	r2, sl
 8006514:	4641      	mov	r1, r8
 8006516:	4638      	mov	r0, r7
 8006518:	47c8      	blx	r9
 800651a:	3001      	adds	r0, #1
 800651c:	d103      	bne.n	8006526 <_printf_common+0xb6>
 800651e:	f04f 30ff 	mov.w	r0, #4294967295
 8006522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006526:	3501      	adds	r5, #1
 8006528:	e7c1      	b.n	80064ae <_printf_common+0x3e>
 800652a:	2030      	movs	r0, #48	@ 0x30
 800652c:	18e1      	adds	r1, r4, r3
 800652e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006532:	1c5a      	adds	r2, r3, #1
 8006534:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006538:	4422      	add	r2, r4
 800653a:	3302      	adds	r3, #2
 800653c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006540:	e7c2      	b.n	80064c8 <_printf_common+0x58>
 8006542:	2301      	movs	r3, #1
 8006544:	4622      	mov	r2, r4
 8006546:	4641      	mov	r1, r8
 8006548:	4638      	mov	r0, r7
 800654a:	47c8      	blx	r9
 800654c:	3001      	adds	r0, #1
 800654e:	d0e6      	beq.n	800651e <_printf_common+0xae>
 8006550:	3601      	adds	r6, #1
 8006552:	e7d9      	b.n	8006508 <_printf_common+0x98>

08006554 <_printf_i>:
 8006554:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006558:	7e0f      	ldrb	r7, [r1, #24]
 800655a:	4691      	mov	r9, r2
 800655c:	2f78      	cmp	r7, #120	@ 0x78
 800655e:	4680      	mov	r8, r0
 8006560:	460c      	mov	r4, r1
 8006562:	469a      	mov	sl, r3
 8006564:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006566:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800656a:	d807      	bhi.n	800657c <_printf_i+0x28>
 800656c:	2f62      	cmp	r7, #98	@ 0x62
 800656e:	d80a      	bhi.n	8006586 <_printf_i+0x32>
 8006570:	2f00      	cmp	r7, #0
 8006572:	f000 80d3 	beq.w	800671c <_printf_i+0x1c8>
 8006576:	2f58      	cmp	r7, #88	@ 0x58
 8006578:	f000 80ba 	beq.w	80066f0 <_printf_i+0x19c>
 800657c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006580:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006584:	e03a      	b.n	80065fc <_printf_i+0xa8>
 8006586:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800658a:	2b15      	cmp	r3, #21
 800658c:	d8f6      	bhi.n	800657c <_printf_i+0x28>
 800658e:	a101      	add	r1, pc, #4	@ (adr r1, 8006594 <_printf_i+0x40>)
 8006590:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006594:	080065ed 	.word	0x080065ed
 8006598:	08006601 	.word	0x08006601
 800659c:	0800657d 	.word	0x0800657d
 80065a0:	0800657d 	.word	0x0800657d
 80065a4:	0800657d 	.word	0x0800657d
 80065a8:	0800657d 	.word	0x0800657d
 80065ac:	08006601 	.word	0x08006601
 80065b0:	0800657d 	.word	0x0800657d
 80065b4:	0800657d 	.word	0x0800657d
 80065b8:	0800657d 	.word	0x0800657d
 80065bc:	0800657d 	.word	0x0800657d
 80065c0:	08006703 	.word	0x08006703
 80065c4:	0800662b 	.word	0x0800662b
 80065c8:	080066bd 	.word	0x080066bd
 80065cc:	0800657d 	.word	0x0800657d
 80065d0:	0800657d 	.word	0x0800657d
 80065d4:	08006725 	.word	0x08006725
 80065d8:	0800657d 	.word	0x0800657d
 80065dc:	0800662b 	.word	0x0800662b
 80065e0:	0800657d 	.word	0x0800657d
 80065e4:	0800657d 	.word	0x0800657d
 80065e8:	080066c5 	.word	0x080066c5
 80065ec:	6833      	ldr	r3, [r6, #0]
 80065ee:	1d1a      	adds	r2, r3, #4
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	6032      	str	r2, [r6, #0]
 80065f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80065fc:	2301      	movs	r3, #1
 80065fe:	e09e      	b.n	800673e <_printf_i+0x1ea>
 8006600:	6833      	ldr	r3, [r6, #0]
 8006602:	6820      	ldr	r0, [r4, #0]
 8006604:	1d19      	adds	r1, r3, #4
 8006606:	6031      	str	r1, [r6, #0]
 8006608:	0606      	lsls	r6, r0, #24
 800660a:	d501      	bpl.n	8006610 <_printf_i+0xbc>
 800660c:	681d      	ldr	r5, [r3, #0]
 800660e:	e003      	b.n	8006618 <_printf_i+0xc4>
 8006610:	0645      	lsls	r5, r0, #25
 8006612:	d5fb      	bpl.n	800660c <_printf_i+0xb8>
 8006614:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006618:	2d00      	cmp	r5, #0
 800661a:	da03      	bge.n	8006624 <_printf_i+0xd0>
 800661c:	232d      	movs	r3, #45	@ 0x2d
 800661e:	426d      	negs	r5, r5
 8006620:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006624:	230a      	movs	r3, #10
 8006626:	4859      	ldr	r0, [pc, #356]	@ (800678c <_printf_i+0x238>)
 8006628:	e011      	b.n	800664e <_printf_i+0xfa>
 800662a:	6821      	ldr	r1, [r4, #0]
 800662c:	6833      	ldr	r3, [r6, #0]
 800662e:	0608      	lsls	r0, r1, #24
 8006630:	f853 5b04 	ldr.w	r5, [r3], #4
 8006634:	d402      	bmi.n	800663c <_printf_i+0xe8>
 8006636:	0649      	lsls	r1, r1, #25
 8006638:	bf48      	it	mi
 800663a:	b2ad      	uxthmi	r5, r5
 800663c:	2f6f      	cmp	r7, #111	@ 0x6f
 800663e:	6033      	str	r3, [r6, #0]
 8006640:	bf14      	ite	ne
 8006642:	230a      	movne	r3, #10
 8006644:	2308      	moveq	r3, #8
 8006646:	4851      	ldr	r0, [pc, #324]	@ (800678c <_printf_i+0x238>)
 8006648:	2100      	movs	r1, #0
 800664a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800664e:	6866      	ldr	r6, [r4, #4]
 8006650:	2e00      	cmp	r6, #0
 8006652:	bfa8      	it	ge
 8006654:	6821      	ldrge	r1, [r4, #0]
 8006656:	60a6      	str	r6, [r4, #8]
 8006658:	bfa4      	itt	ge
 800665a:	f021 0104 	bicge.w	r1, r1, #4
 800665e:	6021      	strge	r1, [r4, #0]
 8006660:	b90d      	cbnz	r5, 8006666 <_printf_i+0x112>
 8006662:	2e00      	cmp	r6, #0
 8006664:	d04b      	beq.n	80066fe <_printf_i+0x1aa>
 8006666:	4616      	mov	r6, r2
 8006668:	fbb5 f1f3 	udiv	r1, r5, r3
 800666c:	fb03 5711 	mls	r7, r3, r1, r5
 8006670:	5dc7      	ldrb	r7, [r0, r7]
 8006672:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006676:	462f      	mov	r7, r5
 8006678:	42bb      	cmp	r3, r7
 800667a:	460d      	mov	r5, r1
 800667c:	d9f4      	bls.n	8006668 <_printf_i+0x114>
 800667e:	2b08      	cmp	r3, #8
 8006680:	d10b      	bne.n	800669a <_printf_i+0x146>
 8006682:	6823      	ldr	r3, [r4, #0]
 8006684:	07df      	lsls	r7, r3, #31
 8006686:	d508      	bpl.n	800669a <_printf_i+0x146>
 8006688:	6923      	ldr	r3, [r4, #16]
 800668a:	6861      	ldr	r1, [r4, #4]
 800668c:	4299      	cmp	r1, r3
 800668e:	bfde      	ittt	le
 8006690:	2330      	movle	r3, #48	@ 0x30
 8006692:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006696:	f106 36ff 	addle.w	r6, r6, #4294967295
 800669a:	1b92      	subs	r2, r2, r6
 800669c:	6122      	str	r2, [r4, #16]
 800669e:	464b      	mov	r3, r9
 80066a0:	4621      	mov	r1, r4
 80066a2:	4640      	mov	r0, r8
 80066a4:	f8cd a000 	str.w	sl, [sp]
 80066a8:	aa03      	add	r2, sp, #12
 80066aa:	f7ff fee1 	bl	8006470 <_printf_common>
 80066ae:	3001      	adds	r0, #1
 80066b0:	d14a      	bne.n	8006748 <_printf_i+0x1f4>
 80066b2:	f04f 30ff 	mov.w	r0, #4294967295
 80066b6:	b004      	add	sp, #16
 80066b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066bc:	6823      	ldr	r3, [r4, #0]
 80066be:	f043 0320 	orr.w	r3, r3, #32
 80066c2:	6023      	str	r3, [r4, #0]
 80066c4:	2778      	movs	r7, #120	@ 0x78
 80066c6:	4832      	ldr	r0, [pc, #200]	@ (8006790 <_printf_i+0x23c>)
 80066c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80066cc:	6823      	ldr	r3, [r4, #0]
 80066ce:	6831      	ldr	r1, [r6, #0]
 80066d0:	061f      	lsls	r7, r3, #24
 80066d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80066d6:	d402      	bmi.n	80066de <_printf_i+0x18a>
 80066d8:	065f      	lsls	r7, r3, #25
 80066da:	bf48      	it	mi
 80066dc:	b2ad      	uxthmi	r5, r5
 80066de:	6031      	str	r1, [r6, #0]
 80066e0:	07d9      	lsls	r1, r3, #31
 80066e2:	bf44      	itt	mi
 80066e4:	f043 0320 	orrmi.w	r3, r3, #32
 80066e8:	6023      	strmi	r3, [r4, #0]
 80066ea:	b11d      	cbz	r5, 80066f4 <_printf_i+0x1a0>
 80066ec:	2310      	movs	r3, #16
 80066ee:	e7ab      	b.n	8006648 <_printf_i+0xf4>
 80066f0:	4826      	ldr	r0, [pc, #152]	@ (800678c <_printf_i+0x238>)
 80066f2:	e7e9      	b.n	80066c8 <_printf_i+0x174>
 80066f4:	6823      	ldr	r3, [r4, #0]
 80066f6:	f023 0320 	bic.w	r3, r3, #32
 80066fa:	6023      	str	r3, [r4, #0]
 80066fc:	e7f6      	b.n	80066ec <_printf_i+0x198>
 80066fe:	4616      	mov	r6, r2
 8006700:	e7bd      	b.n	800667e <_printf_i+0x12a>
 8006702:	6833      	ldr	r3, [r6, #0]
 8006704:	6825      	ldr	r5, [r4, #0]
 8006706:	1d18      	adds	r0, r3, #4
 8006708:	6961      	ldr	r1, [r4, #20]
 800670a:	6030      	str	r0, [r6, #0]
 800670c:	062e      	lsls	r6, r5, #24
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	d501      	bpl.n	8006716 <_printf_i+0x1c2>
 8006712:	6019      	str	r1, [r3, #0]
 8006714:	e002      	b.n	800671c <_printf_i+0x1c8>
 8006716:	0668      	lsls	r0, r5, #25
 8006718:	d5fb      	bpl.n	8006712 <_printf_i+0x1be>
 800671a:	8019      	strh	r1, [r3, #0]
 800671c:	2300      	movs	r3, #0
 800671e:	4616      	mov	r6, r2
 8006720:	6123      	str	r3, [r4, #16]
 8006722:	e7bc      	b.n	800669e <_printf_i+0x14a>
 8006724:	6833      	ldr	r3, [r6, #0]
 8006726:	2100      	movs	r1, #0
 8006728:	1d1a      	adds	r2, r3, #4
 800672a:	6032      	str	r2, [r6, #0]
 800672c:	681e      	ldr	r6, [r3, #0]
 800672e:	6862      	ldr	r2, [r4, #4]
 8006730:	4630      	mov	r0, r6
 8006732:	f000 fc82 	bl	800703a <memchr>
 8006736:	b108      	cbz	r0, 800673c <_printf_i+0x1e8>
 8006738:	1b80      	subs	r0, r0, r6
 800673a:	6060      	str	r0, [r4, #4]
 800673c:	6863      	ldr	r3, [r4, #4]
 800673e:	6123      	str	r3, [r4, #16]
 8006740:	2300      	movs	r3, #0
 8006742:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006746:	e7aa      	b.n	800669e <_printf_i+0x14a>
 8006748:	4632      	mov	r2, r6
 800674a:	4649      	mov	r1, r9
 800674c:	4640      	mov	r0, r8
 800674e:	6923      	ldr	r3, [r4, #16]
 8006750:	47d0      	blx	sl
 8006752:	3001      	adds	r0, #1
 8006754:	d0ad      	beq.n	80066b2 <_printf_i+0x15e>
 8006756:	6823      	ldr	r3, [r4, #0]
 8006758:	079b      	lsls	r3, r3, #30
 800675a:	d413      	bmi.n	8006784 <_printf_i+0x230>
 800675c:	68e0      	ldr	r0, [r4, #12]
 800675e:	9b03      	ldr	r3, [sp, #12]
 8006760:	4298      	cmp	r0, r3
 8006762:	bfb8      	it	lt
 8006764:	4618      	movlt	r0, r3
 8006766:	e7a6      	b.n	80066b6 <_printf_i+0x162>
 8006768:	2301      	movs	r3, #1
 800676a:	4632      	mov	r2, r6
 800676c:	4649      	mov	r1, r9
 800676e:	4640      	mov	r0, r8
 8006770:	47d0      	blx	sl
 8006772:	3001      	adds	r0, #1
 8006774:	d09d      	beq.n	80066b2 <_printf_i+0x15e>
 8006776:	3501      	adds	r5, #1
 8006778:	68e3      	ldr	r3, [r4, #12]
 800677a:	9903      	ldr	r1, [sp, #12]
 800677c:	1a5b      	subs	r3, r3, r1
 800677e:	42ab      	cmp	r3, r5
 8006780:	dcf2      	bgt.n	8006768 <_printf_i+0x214>
 8006782:	e7eb      	b.n	800675c <_printf_i+0x208>
 8006784:	2500      	movs	r5, #0
 8006786:	f104 0619 	add.w	r6, r4, #25
 800678a:	e7f5      	b.n	8006778 <_printf_i+0x224>
 800678c:	0800c3c7 	.word	0x0800c3c7
 8006790:	0800c3d8 	.word	0x0800c3d8

08006794 <_scanf_float>:
 8006794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006798:	b087      	sub	sp, #28
 800679a:	9303      	str	r3, [sp, #12]
 800679c:	688b      	ldr	r3, [r1, #8]
 800679e:	4617      	mov	r7, r2
 80067a0:	1e5a      	subs	r2, r3, #1
 80067a2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80067a6:	bf82      	ittt	hi
 80067a8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80067ac:	eb03 0b05 	addhi.w	fp, r3, r5
 80067b0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80067b4:	460a      	mov	r2, r1
 80067b6:	f04f 0500 	mov.w	r5, #0
 80067ba:	bf88      	it	hi
 80067bc:	608b      	strhi	r3, [r1, #8]
 80067be:	680b      	ldr	r3, [r1, #0]
 80067c0:	4680      	mov	r8, r0
 80067c2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80067c6:	f842 3b1c 	str.w	r3, [r2], #28
 80067ca:	460c      	mov	r4, r1
 80067cc:	bf98      	it	ls
 80067ce:	f04f 0b00 	movls.w	fp, #0
 80067d2:	4616      	mov	r6, r2
 80067d4:	46aa      	mov	sl, r5
 80067d6:	46a9      	mov	r9, r5
 80067d8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80067dc:	9201      	str	r2, [sp, #4]
 80067de:	9502      	str	r5, [sp, #8]
 80067e0:	68a2      	ldr	r2, [r4, #8]
 80067e2:	b152      	cbz	r2, 80067fa <_scanf_float+0x66>
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	2b4e      	cmp	r3, #78	@ 0x4e
 80067ea:	d865      	bhi.n	80068b8 <_scanf_float+0x124>
 80067ec:	2b40      	cmp	r3, #64	@ 0x40
 80067ee:	d83d      	bhi.n	800686c <_scanf_float+0xd8>
 80067f0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80067f4:	b2c8      	uxtb	r0, r1
 80067f6:	280e      	cmp	r0, #14
 80067f8:	d93b      	bls.n	8006872 <_scanf_float+0xde>
 80067fa:	f1b9 0f00 	cmp.w	r9, #0
 80067fe:	d003      	beq.n	8006808 <_scanf_float+0x74>
 8006800:	6823      	ldr	r3, [r4, #0]
 8006802:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006806:	6023      	str	r3, [r4, #0]
 8006808:	f10a 3aff 	add.w	sl, sl, #4294967295
 800680c:	f1ba 0f01 	cmp.w	sl, #1
 8006810:	f200 8118 	bhi.w	8006a44 <_scanf_float+0x2b0>
 8006814:	9b01      	ldr	r3, [sp, #4]
 8006816:	429e      	cmp	r6, r3
 8006818:	f200 8109 	bhi.w	8006a2e <_scanf_float+0x29a>
 800681c:	2001      	movs	r0, #1
 800681e:	b007      	add	sp, #28
 8006820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006824:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006828:	2a0d      	cmp	r2, #13
 800682a:	d8e6      	bhi.n	80067fa <_scanf_float+0x66>
 800682c:	a101      	add	r1, pc, #4	@ (adr r1, 8006834 <_scanf_float+0xa0>)
 800682e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006832:	bf00      	nop
 8006834:	0800697b 	.word	0x0800697b
 8006838:	080067fb 	.word	0x080067fb
 800683c:	080067fb 	.word	0x080067fb
 8006840:	080067fb 	.word	0x080067fb
 8006844:	080069db 	.word	0x080069db
 8006848:	080069b3 	.word	0x080069b3
 800684c:	080067fb 	.word	0x080067fb
 8006850:	080067fb 	.word	0x080067fb
 8006854:	08006989 	.word	0x08006989
 8006858:	080067fb 	.word	0x080067fb
 800685c:	080067fb 	.word	0x080067fb
 8006860:	080067fb 	.word	0x080067fb
 8006864:	080067fb 	.word	0x080067fb
 8006868:	08006941 	.word	0x08006941
 800686c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006870:	e7da      	b.n	8006828 <_scanf_float+0x94>
 8006872:	290e      	cmp	r1, #14
 8006874:	d8c1      	bhi.n	80067fa <_scanf_float+0x66>
 8006876:	a001      	add	r0, pc, #4	@ (adr r0, 800687c <_scanf_float+0xe8>)
 8006878:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800687c:	08006931 	.word	0x08006931
 8006880:	080067fb 	.word	0x080067fb
 8006884:	08006931 	.word	0x08006931
 8006888:	080069c7 	.word	0x080069c7
 800688c:	080067fb 	.word	0x080067fb
 8006890:	080068d9 	.word	0x080068d9
 8006894:	08006917 	.word	0x08006917
 8006898:	08006917 	.word	0x08006917
 800689c:	08006917 	.word	0x08006917
 80068a0:	08006917 	.word	0x08006917
 80068a4:	08006917 	.word	0x08006917
 80068a8:	08006917 	.word	0x08006917
 80068ac:	08006917 	.word	0x08006917
 80068b0:	08006917 	.word	0x08006917
 80068b4:	08006917 	.word	0x08006917
 80068b8:	2b6e      	cmp	r3, #110	@ 0x6e
 80068ba:	d809      	bhi.n	80068d0 <_scanf_float+0x13c>
 80068bc:	2b60      	cmp	r3, #96	@ 0x60
 80068be:	d8b1      	bhi.n	8006824 <_scanf_float+0x90>
 80068c0:	2b54      	cmp	r3, #84	@ 0x54
 80068c2:	d07b      	beq.n	80069bc <_scanf_float+0x228>
 80068c4:	2b59      	cmp	r3, #89	@ 0x59
 80068c6:	d198      	bne.n	80067fa <_scanf_float+0x66>
 80068c8:	2d07      	cmp	r5, #7
 80068ca:	d196      	bne.n	80067fa <_scanf_float+0x66>
 80068cc:	2508      	movs	r5, #8
 80068ce:	e02c      	b.n	800692a <_scanf_float+0x196>
 80068d0:	2b74      	cmp	r3, #116	@ 0x74
 80068d2:	d073      	beq.n	80069bc <_scanf_float+0x228>
 80068d4:	2b79      	cmp	r3, #121	@ 0x79
 80068d6:	e7f6      	b.n	80068c6 <_scanf_float+0x132>
 80068d8:	6821      	ldr	r1, [r4, #0]
 80068da:	05c8      	lsls	r0, r1, #23
 80068dc:	d51b      	bpl.n	8006916 <_scanf_float+0x182>
 80068de:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80068e2:	6021      	str	r1, [r4, #0]
 80068e4:	f109 0901 	add.w	r9, r9, #1
 80068e8:	f1bb 0f00 	cmp.w	fp, #0
 80068ec:	d003      	beq.n	80068f6 <_scanf_float+0x162>
 80068ee:	3201      	adds	r2, #1
 80068f0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80068f4:	60a2      	str	r2, [r4, #8]
 80068f6:	68a3      	ldr	r3, [r4, #8]
 80068f8:	3b01      	subs	r3, #1
 80068fa:	60a3      	str	r3, [r4, #8]
 80068fc:	6923      	ldr	r3, [r4, #16]
 80068fe:	3301      	adds	r3, #1
 8006900:	6123      	str	r3, [r4, #16]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	3b01      	subs	r3, #1
 8006906:	2b00      	cmp	r3, #0
 8006908:	607b      	str	r3, [r7, #4]
 800690a:	f340 8087 	ble.w	8006a1c <_scanf_float+0x288>
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	3301      	adds	r3, #1
 8006912:	603b      	str	r3, [r7, #0]
 8006914:	e764      	b.n	80067e0 <_scanf_float+0x4c>
 8006916:	eb1a 0105 	adds.w	r1, sl, r5
 800691a:	f47f af6e 	bne.w	80067fa <_scanf_float+0x66>
 800691e:	460d      	mov	r5, r1
 8006920:	468a      	mov	sl, r1
 8006922:	6822      	ldr	r2, [r4, #0]
 8006924:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006928:	6022      	str	r2, [r4, #0]
 800692a:	f806 3b01 	strb.w	r3, [r6], #1
 800692e:	e7e2      	b.n	80068f6 <_scanf_float+0x162>
 8006930:	6822      	ldr	r2, [r4, #0]
 8006932:	0610      	lsls	r0, r2, #24
 8006934:	f57f af61 	bpl.w	80067fa <_scanf_float+0x66>
 8006938:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800693c:	6022      	str	r2, [r4, #0]
 800693e:	e7f4      	b.n	800692a <_scanf_float+0x196>
 8006940:	f1ba 0f00 	cmp.w	sl, #0
 8006944:	d10e      	bne.n	8006964 <_scanf_float+0x1d0>
 8006946:	f1b9 0f00 	cmp.w	r9, #0
 800694a:	d10e      	bne.n	800696a <_scanf_float+0x1d6>
 800694c:	6822      	ldr	r2, [r4, #0]
 800694e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006952:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006956:	d108      	bne.n	800696a <_scanf_float+0x1d6>
 8006958:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800695c:	f04f 0a01 	mov.w	sl, #1
 8006960:	6022      	str	r2, [r4, #0]
 8006962:	e7e2      	b.n	800692a <_scanf_float+0x196>
 8006964:	f1ba 0f02 	cmp.w	sl, #2
 8006968:	d055      	beq.n	8006a16 <_scanf_float+0x282>
 800696a:	2d01      	cmp	r5, #1
 800696c:	d002      	beq.n	8006974 <_scanf_float+0x1e0>
 800696e:	2d04      	cmp	r5, #4
 8006970:	f47f af43 	bne.w	80067fa <_scanf_float+0x66>
 8006974:	3501      	adds	r5, #1
 8006976:	b2ed      	uxtb	r5, r5
 8006978:	e7d7      	b.n	800692a <_scanf_float+0x196>
 800697a:	f1ba 0f01 	cmp.w	sl, #1
 800697e:	f47f af3c 	bne.w	80067fa <_scanf_float+0x66>
 8006982:	f04f 0a02 	mov.w	sl, #2
 8006986:	e7d0      	b.n	800692a <_scanf_float+0x196>
 8006988:	b97d      	cbnz	r5, 80069aa <_scanf_float+0x216>
 800698a:	f1b9 0f00 	cmp.w	r9, #0
 800698e:	f47f af37 	bne.w	8006800 <_scanf_float+0x6c>
 8006992:	6822      	ldr	r2, [r4, #0]
 8006994:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006998:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800699c:	f040 8103 	bne.w	8006ba6 <_scanf_float+0x412>
 80069a0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80069a4:	2501      	movs	r5, #1
 80069a6:	6022      	str	r2, [r4, #0]
 80069a8:	e7bf      	b.n	800692a <_scanf_float+0x196>
 80069aa:	2d03      	cmp	r5, #3
 80069ac:	d0e2      	beq.n	8006974 <_scanf_float+0x1e0>
 80069ae:	2d05      	cmp	r5, #5
 80069b0:	e7de      	b.n	8006970 <_scanf_float+0x1dc>
 80069b2:	2d02      	cmp	r5, #2
 80069b4:	f47f af21 	bne.w	80067fa <_scanf_float+0x66>
 80069b8:	2503      	movs	r5, #3
 80069ba:	e7b6      	b.n	800692a <_scanf_float+0x196>
 80069bc:	2d06      	cmp	r5, #6
 80069be:	f47f af1c 	bne.w	80067fa <_scanf_float+0x66>
 80069c2:	2507      	movs	r5, #7
 80069c4:	e7b1      	b.n	800692a <_scanf_float+0x196>
 80069c6:	6822      	ldr	r2, [r4, #0]
 80069c8:	0591      	lsls	r1, r2, #22
 80069ca:	f57f af16 	bpl.w	80067fa <_scanf_float+0x66>
 80069ce:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80069d2:	6022      	str	r2, [r4, #0]
 80069d4:	f8cd 9008 	str.w	r9, [sp, #8]
 80069d8:	e7a7      	b.n	800692a <_scanf_float+0x196>
 80069da:	6822      	ldr	r2, [r4, #0]
 80069dc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80069e0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80069e4:	d006      	beq.n	80069f4 <_scanf_float+0x260>
 80069e6:	0550      	lsls	r0, r2, #21
 80069e8:	f57f af07 	bpl.w	80067fa <_scanf_float+0x66>
 80069ec:	f1b9 0f00 	cmp.w	r9, #0
 80069f0:	f000 80d9 	beq.w	8006ba6 <_scanf_float+0x412>
 80069f4:	0591      	lsls	r1, r2, #22
 80069f6:	bf58      	it	pl
 80069f8:	9902      	ldrpl	r1, [sp, #8]
 80069fa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80069fe:	bf58      	it	pl
 8006a00:	eba9 0101 	subpl.w	r1, r9, r1
 8006a04:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006a08:	f04f 0900 	mov.w	r9, #0
 8006a0c:	bf58      	it	pl
 8006a0e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006a12:	6022      	str	r2, [r4, #0]
 8006a14:	e789      	b.n	800692a <_scanf_float+0x196>
 8006a16:	f04f 0a03 	mov.w	sl, #3
 8006a1a:	e786      	b.n	800692a <_scanf_float+0x196>
 8006a1c:	4639      	mov	r1, r7
 8006a1e:	4640      	mov	r0, r8
 8006a20:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006a24:	4798      	blx	r3
 8006a26:	2800      	cmp	r0, #0
 8006a28:	f43f aeda 	beq.w	80067e0 <_scanf_float+0x4c>
 8006a2c:	e6e5      	b.n	80067fa <_scanf_float+0x66>
 8006a2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a32:	463a      	mov	r2, r7
 8006a34:	4640      	mov	r0, r8
 8006a36:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006a3a:	4798      	blx	r3
 8006a3c:	6923      	ldr	r3, [r4, #16]
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	6123      	str	r3, [r4, #16]
 8006a42:	e6e7      	b.n	8006814 <_scanf_float+0x80>
 8006a44:	1e6b      	subs	r3, r5, #1
 8006a46:	2b06      	cmp	r3, #6
 8006a48:	d824      	bhi.n	8006a94 <_scanf_float+0x300>
 8006a4a:	2d02      	cmp	r5, #2
 8006a4c:	d836      	bhi.n	8006abc <_scanf_float+0x328>
 8006a4e:	9b01      	ldr	r3, [sp, #4]
 8006a50:	429e      	cmp	r6, r3
 8006a52:	f67f aee3 	bls.w	800681c <_scanf_float+0x88>
 8006a56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a5a:	463a      	mov	r2, r7
 8006a5c:	4640      	mov	r0, r8
 8006a5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006a62:	4798      	blx	r3
 8006a64:	6923      	ldr	r3, [r4, #16]
 8006a66:	3b01      	subs	r3, #1
 8006a68:	6123      	str	r3, [r4, #16]
 8006a6a:	e7f0      	b.n	8006a4e <_scanf_float+0x2ba>
 8006a6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a70:	463a      	mov	r2, r7
 8006a72:	4640      	mov	r0, r8
 8006a74:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006a78:	4798      	blx	r3
 8006a7a:	6923      	ldr	r3, [r4, #16]
 8006a7c:	3b01      	subs	r3, #1
 8006a7e:	6123      	str	r3, [r4, #16]
 8006a80:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a84:	fa5f fa8a 	uxtb.w	sl, sl
 8006a88:	f1ba 0f02 	cmp.w	sl, #2
 8006a8c:	d1ee      	bne.n	8006a6c <_scanf_float+0x2d8>
 8006a8e:	3d03      	subs	r5, #3
 8006a90:	b2ed      	uxtb	r5, r5
 8006a92:	1b76      	subs	r6, r6, r5
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	05da      	lsls	r2, r3, #23
 8006a98:	d530      	bpl.n	8006afc <_scanf_float+0x368>
 8006a9a:	055b      	lsls	r3, r3, #21
 8006a9c:	d511      	bpl.n	8006ac2 <_scanf_float+0x32e>
 8006a9e:	9b01      	ldr	r3, [sp, #4]
 8006aa0:	429e      	cmp	r6, r3
 8006aa2:	f67f aebb 	bls.w	800681c <_scanf_float+0x88>
 8006aa6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006aaa:	463a      	mov	r2, r7
 8006aac:	4640      	mov	r0, r8
 8006aae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ab2:	4798      	blx	r3
 8006ab4:	6923      	ldr	r3, [r4, #16]
 8006ab6:	3b01      	subs	r3, #1
 8006ab8:	6123      	str	r3, [r4, #16]
 8006aba:	e7f0      	b.n	8006a9e <_scanf_float+0x30a>
 8006abc:	46aa      	mov	sl, r5
 8006abe:	46b3      	mov	fp, r6
 8006ac0:	e7de      	b.n	8006a80 <_scanf_float+0x2ec>
 8006ac2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006ac6:	6923      	ldr	r3, [r4, #16]
 8006ac8:	2965      	cmp	r1, #101	@ 0x65
 8006aca:	f103 33ff 	add.w	r3, r3, #4294967295
 8006ace:	f106 35ff 	add.w	r5, r6, #4294967295
 8006ad2:	6123      	str	r3, [r4, #16]
 8006ad4:	d00c      	beq.n	8006af0 <_scanf_float+0x35c>
 8006ad6:	2945      	cmp	r1, #69	@ 0x45
 8006ad8:	d00a      	beq.n	8006af0 <_scanf_float+0x35c>
 8006ada:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ade:	463a      	mov	r2, r7
 8006ae0:	4640      	mov	r0, r8
 8006ae2:	4798      	blx	r3
 8006ae4:	6923      	ldr	r3, [r4, #16]
 8006ae6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006aea:	3b01      	subs	r3, #1
 8006aec:	1eb5      	subs	r5, r6, #2
 8006aee:	6123      	str	r3, [r4, #16]
 8006af0:	463a      	mov	r2, r7
 8006af2:	4640      	mov	r0, r8
 8006af4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006af8:	4798      	blx	r3
 8006afa:	462e      	mov	r6, r5
 8006afc:	6822      	ldr	r2, [r4, #0]
 8006afe:	f012 0210 	ands.w	r2, r2, #16
 8006b02:	d001      	beq.n	8006b08 <_scanf_float+0x374>
 8006b04:	2000      	movs	r0, #0
 8006b06:	e68a      	b.n	800681e <_scanf_float+0x8a>
 8006b08:	7032      	strb	r2, [r6, #0]
 8006b0a:	6823      	ldr	r3, [r4, #0]
 8006b0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006b10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b14:	d11c      	bne.n	8006b50 <_scanf_float+0x3bc>
 8006b16:	9b02      	ldr	r3, [sp, #8]
 8006b18:	454b      	cmp	r3, r9
 8006b1a:	eba3 0209 	sub.w	r2, r3, r9
 8006b1e:	d123      	bne.n	8006b68 <_scanf_float+0x3d4>
 8006b20:	2200      	movs	r2, #0
 8006b22:	4640      	mov	r0, r8
 8006b24:	9901      	ldr	r1, [sp, #4]
 8006b26:	f002 fcb7 	bl	8009498 <_strtod_r>
 8006b2a:	9b03      	ldr	r3, [sp, #12]
 8006b2c:	6825      	ldr	r5, [r4, #0]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f015 0f02 	tst.w	r5, #2
 8006b34:	4606      	mov	r6, r0
 8006b36:	460f      	mov	r7, r1
 8006b38:	f103 0204 	add.w	r2, r3, #4
 8006b3c:	d01f      	beq.n	8006b7e <_scanf_float+0x3ea>
 8006b3e:	9903      	ldr	r1, [sp, #12]
 8006b40:	600a      	str	r2, [r1, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	e9c3 6700 	strd	r6, r7, [r3]
 8006b48:	68e3      	ldr	r3, [r4, #12]
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	60e3      	str	r3, [r4, #12]
 8006b4e:	e7d9      	b.n	8006b04 <_scanf_float+0x370>
 8006b50:	9b04      	ldr	r3, [sp, #16]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d0e4      	beq.n	8006b20 <_scanf_float+0x38c>
 8006b56:	9905      	ldr	r1, [sp, #20]
 8006b58:	230a      	movs	r3, #10
 8006b5a:	4640      	mov	r0, r8
 8006b5c:	3101      	adds	r1, #1
 8006b5e:	f7ff f9b1 	bl	8005ec4 <_strtol_r>
 8006b62:	9b04      	ldr	r3, [sp, #16]
 8006b64:	9e05      	ldr	r6, [sp, #20]
 8006b66:	1ac2      	subs	r2, r0, r3
 8006b68:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006b6c:	429e      	cmp	r6, r3
 8006b6e:	bf28      	it	cs
 8006b70:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006b74:	4630      	mov	r0, r6
 8006b76:	490d      	ldr	r1, [pc, #52]	@ (8006bac <_scanf_float+0x418>)
 8006b78:	f000 f8de 	bl	8006d38 <siprintf>
 8006b7c:	e7d0      	b.n	8006b20 <_scanf_float+0x38c>
 8006b7e:	076d      	lsls	r5, r5, #29
 8006b80:	d4dd      	bmi.n	8006b3e <_scanf_float+0x3aa>
 8006b82:	9d03      	ldr	r5, [sp, #12]
 8006b84:	602a      	str	r2, [r5, #0]
 8006b86:	681d      	ldr	r5, [r3, #0]
 8006b88:	4602      	mov	r2, r0
 8006b8a:	460b      	mov	r3, r1
 8006b8c:	f7f9 fff2 	bl	8000b74 <__aeabi_dcmpun>
 8006b90:	b120      	cbz	r0, 8006b9c <_scanf_float+0x408>
 8006b92:	4807      	ldr	r0, [pc, #28]	@ (8006bb0 <_scanf_float+0x41c>)
 8006b94:	f000 fa6e 	bl	8007074 <nanf>
 8006b98:	6028      	str	r0, [r5, #0]
 8006b9a:	e7d5      	b.n	8006b48 <_scanf_float+0x3b4>
 8006b9c:	4630      	mov	r0, r6
 8006b9e:	4639      	mov	r1, r7
 8006ba0:	f7fa f846 	bl	8000c30 <__aeabi_d2f>
 8006ba4:	e7f8      	b.n	8006b98 <_scanf_float+0x404>
 8006ba6:	f04f 0900 	mov.w	r9, #0
 8006baa:	e62d      	b.n	8006808 <_scanf_float+0x74>
 8006bac:	0800c3e9 	.word	0x0800c3e9
 8006bb0:	0800c49a 	.word	0x0800c49a

08006bb4 <std>:
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	b510      	push	{r4, lr}
 8006bb8:	4604      	mov	r4, r0
 8006bba:	e9c0 3300 	strd	r3, r3, [r0]
 8006bbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006bc2:	6083      	str	r3, [r0, #8]
 8006bc4:	8181      	strh	r1, [r0, #12]
 8006bc6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006bc8:	81c2      	strh	r2, [r0, #14]
 8006bca:	6183      	str	r3, [r0, #24]
 8006bcc:	4619      	mov	r1, r3
 8006bce:	2208      	movs	r2, #8
 8006bd0:	305c      	adds	r0, #92	@ 0x5c
 8006bd2:	f000 f914 	bl	8006dfe <memset>
 8006bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8006c0c <std+0x58>)
 8006bd8:	6224      	str	r4, [r4, #32]
 8006bda:	6263      	str	r3, [r4, #36]	@ 0x24
 8006bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8006c10 <std+0x5c>)
 8006bde:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006be0:	4b0c      	ldr	r3, [pc, #48]	@ (8006c14 <std+0x60>)
 8006be2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006be4:	4b0c      	ldr	r3, [pc, #48]	@ (8006c18 <std+0x64>)
 8006be6:	6323      	str	r3, [r4, #48]	@ 0x30
 8006be8:	4b0c      	ldr	r3, [pc, #48]	@ (8006c1c <std+0x68>)
 8006bea:	429c      	cmp	r4, r3
 8006bec:	d006      	beq.n	8006bfc <std+0x48>
 8006bee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006bf2:	4294      	cmp	r4, r2
 8006bf4:	d002      	beq.n	8006bfc <std+0x48>
 8006bf6:	33d0      	adds	r3, #208	@ 0xd0
 8006bf8:	429c      	cmp	r4, r3
 8006bfa:	d105      	bne.n	8006c08 <std+0x54>
 8006bfc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c04:	f000 ba0e 	b.w	8007024 <__retarget_lock_init_recursive>
 8006c08:	bd10      	pop	{r4, pc}
 8006c0a:	bf00      	nop
 8006c0c:	08006d79 	.word	0x08006d79
 8006c10:	08006d9b 	.word	0x08006d9b
 8006c14:	08006dd3 	.word	0x08006dd3
 8006c18:	08006df7 	.word	0x08006df7
 8006c1c:	20000ac4 	.word	0x20000ac4

08006c20 <stdio_exit_handler>:
 8006c20:	4a02      	ldr	r2, [pc, #8]	@ (8006c2c <stdio_exit_handler+0xc>)
 8006c22:	4903      	ldr	r1, [pc, #12]	@ (8006c30 <stdio_exit_handler+0x10>)
 8006c24:	4803      	ldr	r0, [pc, #12]	@ (8006c34 <stdio_exit_handler+0x14>)
 8006c26:	f000 b869 	b.w	8006cfc <_fwalk_sglue>
 8006c2a:	bf00      	nop
 8006c2c:	20000108 	.word	0x20000108
 8006c30:	08009855 	.word	0x08009855
 8006c34:	20000118 	.word	0x20000118

08006c38 <cleanup_stdio>:
 8006c38:	6841      	ldr	r1, [r0, #4]
 8006c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8006c6c <cleanup_stdio+0x34>)
 8006c3c:	b510      	push	{r4, lr}
 8006c3e:	4299      	cmp	r1, r3
 8006c40:	4604      	mov	r4, r0
 8006c42:	d001      	beq.n	8006c48 <cleanup_stdio+0x10>
 8006c44:	f002 fe06 	bl	8009854 <_fflush_r>
 8006c48:	68a1      	ldr	r1, [r4, #8]
 8006c4a:	4b09      	ldr	r3, [pc, #36]	@ (8006c70 <cleanup_stdio+0x38>)
 8006c4c:	4299      	cmp	r1, r3
 8006c4e:	d002      	beq.n	8006c56 <cleanup_stdio+0x1e>
 8006c50:	4620      	mov	r0, r4
 8006c52:	f002 fdff 	bl	8009854 <_fflush_r>
 8006c56:	68e1      	ldr	r1, [r4, #12]
 8006c58:	4b06      	ldr	r3, [pc, #24]	@ (8006c74 <cleanup_stdio+0x3c>)
 8006c5a:	4299      	cmp	r1, r3
 8006c5c:	d004      	beq.n	8006c68 <cleanup_stdio+0x30>
 8006c5e:	4620      	mov	r0, r4
 8006c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c64:	f002 bdf6 	b.w	8009854 <_fflush_r>
 8006c68:	bd10      	pop	{r4, pc}
 8006c6a:	bf00      	nop
 8006c6c:	20000ac4 	.word	0x20000ac4
 8006c70:	20000b2c 	.word	0x20000b2c
 8006c74:	20000b94 	.word	0x20000b94

08006c78 <global_stdio_init.part.0>:
 8006c78:	b510      	push	{r4, lr}
 8006c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca8 <global_stdio_init.part.0+0x30>)
 8006c7c:	4c0b      	ldr	r4, [pc, #44]	@ (8006cac <global_stdio_init.part.0+0x34>)
 8006c7e:	4a0c      	ldr	r2, [pc, #48]	@ (8006cb0 <global_stdio_init.part.0+0x38>)
 8006c80:	4620      	mov	r0, r4
 8006c82:	601a      	str	r2, [r3, #0]
 8006c84:	2104      	movs	r1, #4
 8006c86:	2200      	movs	r2, #0
 8006c88:	f7ff ff94 	bl	8006bb4 <std>
 8006c8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c90:	2201      	movs	r2, #1
 8006c92:	2109      	movs	r1, #9
 8006c94:	f7ff ff8e 	bl	8006bb4 <std>
 8006c98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006c9c:	2202      	movs	r2, #2
 8006c9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ca2:	2112      	movs	r1, #18
 8006ca4:	f7ff bf86 	b.w	8006bb4 <std>
 8006ca8:	20000bfc 	.word	0x20000bfc
 8006cac:	20000ac4 	.word	0x20000ac4
 8006cb0:	08006c21 	.word	0x08006c21

08006cb4 <__sfp_lock_acquire>:
 8006cb4:	4801      	ldr	r0, [pc, #4]	@ (8006cbc <__sfp_lock_acquire+0x8>)
 8006cb6:	f000 b9b6 	b.w	8007026 <__retarget_lock_acquire_recursive>
 8006cba:	bf00      	nop
 8006cbc:	20000c05 	.word	0x20000c05

08006cc0 <__sfp_lock_release>:
 8006cc0:	4801      	ldr	r0, [pc, #4]	@ (8006cc8 <__sfp_lock_release+0x8>)
 8006cc2:	f000 b9b1 	b.w	8007028 <__retarget_lock_release_recursive>
 8006cc6:	bf00      	nop
 8006cc8:	20000c05 	.word	0x20000c05

08006ccc <__sinit>:
 8006ccc:	b510      	push	{r4, lr}
 8006cce:	4604      	mov	r4, r0
 8006cd0:	f7ff fff0 	bl	8006cb4 <__sfp_lock_acquire>
 8006cd4:	6a23      	ldr	r3, [r4, #32]
 8006cd6:	b11b      	cbz	r3, 8006ce0 <__sinit+0x14>
 8006cd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cdc:	f7ff bff0 	b.w	8006cc0 <__sfp_lock_release>
 8006ce0:	4b04      	ldr	r3, [pc, #16]	@ (8006cf4 <__sinit+0x28>)
 8006ce2:	6223      	str	r3, [r4, #32]
 8006ce4:	4b04      	ldr	r3, [pc, #16]	@ (8006cf8 <__sinit+0x2c>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d1f5      	bne.n	8006cd8 <__sinit+0xc>
 8006cec:	f7ff ffc4 	bl	8006c78 <global_stdio_init.part.0>
 8006cf0:	e7f2      	b.n	8006cd8 <__sinit+0xc>
 8006cf2:	bf00      	nop
 8006cf4:	08006c39 	.word	0x08006c39
 8006cf8:	20000bfc 	.word	0x20000bfc

08006cfc <_fwalk_sglue>:
 8006cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d00:	4607      	mov	r7, r0
 8006d02:	4688      	mov	r8, r1
 8006d04:	4614      	mov	r4, r2
 8006d06:	2600      	movs	r6, #0
 8006d08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d0c:	f1b9 0901 	subs.w	r9, r9, #1
 8006d10:	d505      	bpl.n	8006d1e <_fwalk_sglue+0x22>
 8006d12:	6824      	ldr	r4, [r4, #0]
 8006d14:	2c00      	cmp	r4, #0
 8006d16:	d1f7      	bne.n	8006d08 <_fwalk_sglue+0xc>
 8006d18:	4630      	mov	r0, r6
 8006d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d1e:	89ab      	ldrh	r3, [r5, #12]
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d907      	bls.n	8006d34 <_fwalk_sglue+0x38>
 8006d24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d28:	3301      	adds	r3, #1
 8006d2a:	d003      	beq.n	8006d34 <_fwalk_sglue+0x38>
 8006d2c:	4629      	mov	r1, r5
 8006d2e:	4638      	mov	r0, r7
 8006d30:	47c0      	blx	r8
 8006d32:	4306      	orrs	r6, r0
 8006d34:	3568      	adds	r5, #104	@ 0x68
 8006d36:	e7e9      	b.n	8006d0c <_fwalk_sglue+0x10>

08006d38 <siprintf>:
 8006d38:	b40e      	push	{r1, r2, r3}
 8006d3a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d3e:	b500      	push	{lr}
 8006d40:	b09c      	sub	sp, #112	@ 0x70
 8006d42:	ab1d      	add	r3, sp, #116	@ 0x74
 8006d44:	9002      	str	r0, [sp, #8]
 8006d46:	9006      	str	r0, [sp, #24]
 8006d48:	9107      	str	r1, [sp, #28]
 8006d4a:	9104      	str	r1, [sp, #16]
 8006d4c:	4808      	ldr	r0, [pc, #32]	@ (8006d70 <siprintf+0x38>)
 8006d4e:	4909      	ldr	r1, [pc, #36]	@ (8006d74 <siprintf+0x3c>)
 8006d50:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d54:	9105      	str	r1, [sp, #20]
 8006d56:	6800      	ldr	r0, [r0, #0]
 8006d58:	a902      	add	r1, sp, #8
 8006d5a:	9301      	str	r3, [sp, #4]
 8006d5c:	f002 fbfe 	bl	800955c <_svfiprintf_r>
 8006d60:	2200      	movs	r2, #0
 8006d62:	9b02      	ldr	r3, [sp, #8]
 8006d64:	701a      	strb	r2, [r3, #0]
 8006d66:	b01c      	add	sp, #112	@ 0x70
 8006d68:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d6c:	b003      	add	sp, #12
 8006d6e:	4770      	bx	lr
 8006d70:	20000114 	.word	0x20000114
 8006d74:	ffff0208 	.word	0xffff0208

08006d78 <__sread>:
 8006d78:	b510      	push	{r4, lr}
 8006d7a:	460c      	mov	r4, r1
 8006d7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d80:	f000 f902 	bl	8006f88 <_read_r>
 8006d84:	2800      	cmp	r0, #0
 8006d86:	bfab      	itete	ge
 8006d88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006d8a:	89a3      	ldrhlt	r3, [r4, #12]
 8006d8c:	181b      	addge	r3, r3, r0
 8006d8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006d92:	bfac      	ite	ge
 8006d94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006d96:	81a3      	strhlt	r3, [r4, #12]
 8006d98:	bd10      	pop	{r4, pc}

08006d9a <__swrite>:
 8006d9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d9e:	461f      	mov	r7, r3
 8006da0:	898b      	ldrh	r3, [r1, #12]
 8006da2:	4605      	mov	r5, r0
 8006da4:	05db      	lsls	r3, r3, #23
 8006da6:	460c      	mov	r4, r1
 8006da8:	4616      	mov	r6, r2
 8006daa:	d505      	bpl.n	8006db8 <__swrite+0x1e>
 8006dac:	2302      	movs	r3, #2
 8006dae:	2200      	movs	r2, #0
 8006db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006db4:	f000 f8d6 	bl	8006f64 <_lseek_r>
 8006db8:	89a3      	ldrh	r3, [r4, #12]
 8006dba:	4632      	mov	r2, r6
 8006dbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006dc0:	81a3      	strh	r3, [r4, #12]
 8006dc2:	4628      	mov	r0, r5
 8006dc4:	463b      	mov	r3, r7
 8006dc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006dca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dce:	f000 b8ed 	b.w	8006fac <_write_r>

08006dd2 <__sseek>:
 8006dd2:	b510      	push	{r4, lr}
 8006dd4:	460c      	mov	r4, r1
 8006dd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dda:	f000 f8c3 	bl	8006f64 <_lseek_r>
 8006dde:	1c43      	adds	r3, r0, #1
 8006de0:	89a3      	ldrh	r3, [r4, #12]
 8006de2:	bf15      	itete	ne
 8006de4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006de6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006dea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006dee:	81a3      	strheq	r3, [r4, #12]
 8006df0:	bf18      	it	ne
 8006df2:	81a3      	strhne	r3, [r4, #12]
 8006df4:	bd10      	pop	{r4, pc}

08006df6 <__sclose>:
 8006df6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dfa:	f000 b8a3 	b.w	8006f44 <_close_r>

08006dfe <memset>:
 8006dfe:	4603      	mov	r3, r0
 8006e00:	4402      	add	r2, r0
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d100      	bne.n	8006e08 <memset+0xa>
 8006e06:	4770      	bx	lr
 8006e08:	f803 1b01 	strb.w	r1, [r3], #1
 8006e0c:	e7f9      	b.n	8006e02 <memset+0x4>

08006e0e <strcspn>:
 8006e0e:	4603      	mov	r3, r0
 8006e10:	b570      	push	{r4, r5, r6, lr}
 8006e12:	461e      	mov	r6, r3
 8006e14:	f813 4b01 	ldrb.w	r4, [r3], #1
 8006e18:	b144      	cbz	r4, 8006e2c <strcspn+0x1e>
 8006e1a:	1e4a      	subs	r2, r1, #1
 8006e1c:	e001      	b.n	8006e22 <strcspn+0x14>
 8006e1e:	42a5      	cmp	r5, r4
 8006e20:	d004      	beq.n	8006e2c <strcspn+0x1e>
 8006e22:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8006e26:	2d00      	cmp	r5, #0
 8006e28:	d1f9      	bne.n	8006e1e <strcspn+0x10>
 8006e2a:	e7f2      	b.n	8006e12 <strcspn+0x4>
 8006e2c:	1a30      	subs	r0, r6, r0
 8006e2e:	bd70      	pop	{r4, r5, r6, pc}

08006e30 <strncpy>:
 8006e30:	4603      	mov	r3, r0
 8006e32:	b510      	push	{r4, lr}
 8006e34:	3901      	subs	r1, #1
 8006e36:	b132      	cbz	r2, 8006e46 <strncpy+0x16>
 8006e38:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006e3c:	3a01      	subs	r2, #1
 8006e3e:	f803 4b01 	strb.w	r4, [r3], #1
 8006e42:	2c00      	cmp	r4, #0
 8006e44:	d1f7      	bne.n	8006e36 <strncpy+0x6>
 8006e46:	2100      	movs	r1, #0
 8006e48:	441a      	add	r2, r3
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d100      	bne.n	8006e50 <strncpy+0x20>
 8006e4e:	bd10      	pop	{r4, pc}
 8006e50:	f803 1b01 	strb.w	r1, [r3], #1
 8006e54:	e7f9      	b.n	8006e4a <strncpy+0x1a>
	...

08006e58 <strtok>:
 8006e58:	4b16      	ldr	r3, [pc, #88]	@ (8006eb4 <strtok+0x5c>)
 8006e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e5e:	681f      	ldr	r7, [r3, #0]
 8006e60:	4605      	mov	r5, r0
 8006e62:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8006e64:	460e      	mov	r6, r1
 8006e66:	b9ec      	cbnz	r4, 8006ea4 <strtok+0x4c>
 8006e68:	2050      	movs	r0, #80	@ 0x50
 8006e6a:	f000 ffbd 	bl	8007de8 <malloc>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	6478      	str	r0, [r7, #68]	@ 0x44
 8006e72:	b920      	cbnz	r0, 8006e7e <strtok+0x26>
 8006e74:	215b      	movs	r1, #91	@ 0x5b
 8006e76:	4b10      	ldr	r3, [pc, #64]	@ (8006eb8 <strtok+0x60>)
 8006e78:	4810      	ldr	r0, [pc, #64]	@ (8006ebc <strtok+0x64>)
 8006e7a:	f000 f8ff 	bl	800707c <__assert_func>
 8006e7e:	e9c0 4400 	strd	r4, r4, [r0]
 8006e82:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006e86:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006e8a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8006e8e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8006e92:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8006e96:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8006e9a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8006e9e:	6184      	str	r4, [r0, #24]
 8006ea0:	7704      	strb	r4, [r0, #28]
 8006ea2:	6244      	str	r4, [r0, #36]	@ 0x24
 8006ea4:	4631      	mov	r1, r6
 8006ea6:	4628      	mov	r0, r5
 8006ea8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006eb0:	f000 b806 	b.w	8006ec0 <__strtok_r>
 8006eb4:	20000114 	.word	0x20000114
 8006eb8:	0800c3ee 	.word	0x0800c3ee
 8006ebc:	0800c405 	.word	0x0800c405

08006ec0 <__strtok_r>:
 8006ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ec2:	4604      	mov	r4, r0
 8006ec4:	b908      	cbnz	r0, 8006eca <__strtok_r+0xa>
 8006ec6:	6814      	ldr	r4, [r2, #0]
 8006ec8:	b144      	cbz	r4, 8006edc <__strtok_r+0x1c>
 8006eca:	460f      	mov	r7, r1
 8006ecc:	4620      	mov	r0, r4
 8006ece:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006ed2:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006ed6:	b91e      	cbnz	r6, 8006ee0 <__strtok_r+0x20>
 8006ed8:	b965      	cbnz	r5, 8006ef4 <__strtok_r+0x34>
 8006eda:	6015      	str	r5, [r2, #0]
 8006edc:	2000      	movs	r0, #0
 8006ede:	e005      	b.n	8006eec <__strtok_r+0x2c>
 8006ee0:	42b5      	cmp	r5, r6
 8006ee2:	d1f6      	bne.n	8006ed2 <__strtok_r+0x12>
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d1f0      	bne.n	8006eca <__strtok_r+0xa>
 8006ee8:	6014      	str	r4, [r2, #0]
 8006eea:	7003      	strb	r3, [r0, #0]
 8006eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006eee:	461c      	mov	r4, r3
 8006ef0:	e00c      	b.n	8006f0c <__strtok_r+0x4c>
 8006ef2:	b915      	cbnz	r5, 8006efa <__strtok_r+0x3a>
 8006ef4:	460e      	mov	r6, r1
 8006ef6:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006efa:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006efe:	42ab      	cmp	r3, r5
 8006f00:	d1f7      	bne.n	8006ef2 <__strtok_r+0x32>
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d0f3      	beq.n	8006eee <__strtok_r+0x2e>
 8006f06:	2300      	movs	r3, #0
 8006f08:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006f0c:	6014      	str	r4, [r2, #0]
 8006f0e:	e7ed      	b.n	8006eec <__strtok_r+0x2c>

08006f10 <strstr>:
 8006f10:	780a      	ldrb	r2, [r1, #0]
 8006f12:	b570      	push	{r4, r5, r6, lr}
 8006f14:	b96a      	cbnz	r2, 8006f32 <strstr+0x22>
 8006f16:	bd70      	pop	{r4, r5, r6, pc}
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d109      	bne.n	8006f30 <strstr+0x20>
 8006f1c:	460c      	mov	r4, r1
 8006f1e:	4605      	mov	r5, r0
 8006f20:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d0f6      	beq.n	8006f16 <strstr+0x6>
 8006f28:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006f2c:	429e      	cmp	r6, r3
 8006f2e:	d0f7      	beq.n	8006f20 <strstr+0x10>
 8006f30:	3001      	adds	r0, #1
 8006f32:	7803      	ldrb	r3, [r0, #0]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1ef      	bne.n	8006f18 <strstr+0x8>
 8006f38:	4618      	mov	r0, r3
 8006f3a:	e7ec      	b.n	8006f16 <strstr+0x6>

08006f3c <_localeconv_r>:
 8006f3c:	4800      	ldr	r0, [pc, #0]	@ (8006f40 <_localeconv_r+0x4>)
 8006f3e:	4770      	bx	lr
 8006f40:	20000254 	.word	0x20000254

08006f44 <_close_r>:
 8006f44:	b538      	push	{r3, r4, r5, lr}
 8006f46:	2300      	movs	r3, #0
 8006f48:	4d05      	ldr	r5, [pc, #20]	@ (8006f60 <_close_r+0x1c>)
 8006f4a:	4604      	mov	r4, r0
 8006f4c:	4608      	mov	r0, r1
 8006f4e:	602b      	str	r3, [r5, #0]
 8006f50:	f7fc f89a 	bl	8003088 <_close>
 8006f54:	1c43      	adds	r3, r0, #1
 8006f56:	d102      	bne.n	8006f5e <_close_r+0x1a>
 8006f58:	682b      	ldr	r3, [r5, #0]
 8006f5a:	b103      	cbz	r3, 8006f5e <_close_r+0x1a>
 8006f5c:	6023      	str	r3, [r4, #0]
 8006f5e:	bd38      	pop	{r3, r4, r5, pc}
 8006f60:	20000c00 	.word	0x20000c00

08006f64 <_lseek_r>:
 8006f64:	b538      	push	{r3, r4, r5, lr}
 8006f66:	4604      	mov	r4, r0
 8006f68:	4608      	mov	r0, r1
 8006f6a:	4611      	mov	r1, r2
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	4d05      	ldr	r5, [pc, #20]	@ (8006f84 <_lseek_r+0x20>)
 8006f70:	602a      	str	r2, [r5, #0]
 8006f72:	461a      	mov	r2, r3
 8006f74:	f7fc f892 	bl	800309c <_lseek>
 8006f78:	1c43      	adds	r3, r0, #1
 8006f7a:	d102      	bne.n	8006f82 <_lseek_r+0x1e>
 8006f7c:	682b      	ldr	r3, [r5, #0]
 8006f7e:	b103      	cbz	r3, 8006f82 <_lseek_r+0x1e>
 8006f80:	6023      	str	r3, [r4, #0]
 8006f82:	bd38      	pop	{r3, r4, r5, pc}
 8006f84:	20000c00 	.word	0x20000c00

08006f88 <_read_r>:
 8006f88:	b538      	push	{r3, r4, r5, lr}
 8006f8a:	4604      	mov	r4, r0
 8006f8c:	4608      	mov	r0, r1
 8006f8e:	4611      	mov	r1, r2
 8006f90:	2200      	movs	r2, #0
 8006f92:	4d05      	ldr	r5, [pc, #20]	@ (8006fa8 <_read_r+0x20>)
 8006f94:	602a      	str	r2, [r5, #0]
 8006f96:	461a      	mov	r2, r3
 8006f98:	f7fc f85c 	bl	8003054 <_read>
 8006f9c:	1c43      	adds	r3, r0, #1
 8006f9e:	d102      	bne.n	8006fa6 <_read_r+0x1e>
 8006fa0:	682b      	ldr	r3, [r5, #0]
 8006fa2:	b103      	cbz	r3, 8006fa6 <_read_r+0x1e>
 8006fa4:	6023      	str	r3, [r4, #0]
 8006fa6:	bd38      	pop	{r3, r4, r5, pc}
 8006fa8:	20000c00 	.word	0x20000c00

08006fac <_write_r>:
 8006fac:	b538      	push	{r3, r4, r5, lr}
 8006fae:	4604      	mov	r4, r0
 8006fb0:	4608      	mov	r0, r1
 8006fb2:	4611      	mov	r1, r2
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	4d05      	ldr	r5, [pc, #20]	@ (8006fcc <_write_r+0x20>)
 8006fb8:	602a      	str	r2, [r5, #0]
 8006fba:	461a      	mov	r2, r3
 8006fbc:	f7fc f857 	bl	800306e <_write>
 8006fc0:	1c43      	adds	r3, r0, #1
 8006fc2:	d102      	bne.n	8006fca <_write_r+0x1e>
 8006fc4:	682b      	ldr	r3, [r5, #0]
 8006fc6:	b103      	cbz	r3, 8006fca <_write_r+0x1e>
 8006fc8:	6023      	str	r3, [r4, #0]
 8006fca:	bd38      	pop	{r3, r4, r5, pc}
 8006fcc:	20000c00 	.word	0x20000c00

08006fd0 <__errno>:
 8006fd0:	4b01      	ldr	r3, [pc, #4]	@ (8006fd8 <__errno+0x8>)
 8006fd2:	6818      	ldr	r0, [r3, #0]
 8006fd4:	4770      	bx	lr
 8006fd6:	bf00      	nop
 8006fd8:	20000114 	.word	0x20000114

08006fdc <__libc_init_array>:
 8006fdc:	b570      	push	{r4, r5, r6, lr}
 8006fde:	2600      	movs	r6, #0
 8006fe0:	4d0c      	ldr	r5, [pc, #48]	@ (8007014 <__libc_init_array+0x38>)
 8006fe2:	4c0d      	ldr	r4, [pc, #52]	@ (8007018 <__libc_init_array+0x3c>)
 8006fe4:	1b64      	subs	r4, r4, r5
 8006fe6:	10a4      	asrs	r4, r4, #2
 8006fe8:	42a6      	cmp	r6, r4
 8006fea:	d109      	bne.n	8007000 <__libc_init_array+0x24>
 8006fec:	f003 faf4 	bl	800a5d8 <_init>
 8006ff0:	2600      	movs	r6, #0
 8006ff2:	4d0a      	ldr	r5, [pc, #40]	@ (800701c <__libc_init_array+0x40>)
 8006ff4:	4c0a      	ldr	r4, [pc, #40]	@ (8007020 <__libc_init_array+0x44>)
 8006ff6:	1b64      	subs	r4, r4, r5
 8006ff8:	10a4      	asrs	r4, r4, #2
 8006ffa:	42a6      	cmp	r6, r4
 8006ffc:	d105      	bne.n	800700a <__libc_init_array+0x2e>
 8006ffe:	bd70      	pop	{r4, r5, r6, pc}
 8007000:	f855 3b04 	ldr.w	r3, [r5], #4
 8007004:	4798      	blx	r3
 8007006:	3601      	adds	r6, #1
 8007008:	e7ee      	b.n	8006fe8 <__libc_init_array+0xc>
 800700a:	f855 3b04 	ldr.w	r3, [r5], #4
 800700e:	4798      	blx	r3
 8007010:	3601      	adds	r6, #1
 8007012:	e7f2      	b.n	8006ffa <__libc_init_array+0x1e>
 8007014:	0800c744 	.word	0x0800c744
 8007018:	0800c744 	.word	0x0800c744
 800701c:	0800c744 	.word	0x0800c744
 8007020:	0800c748 	.word	0x0800c748

08007024 <__retarget_lock_init_recursive>:
 8007024:	4770      	bx	lr

08007026 <__retarget_lock_acquire_recursive>:
 8007026:	4770      	bx	lr

08007028 <__retarget_lock_release_recursive>:
 8007028:	4770      	bx	lr

0800702a <strcpy>:
 800702a:	4603      	mov	r3, r0
 800702c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007030:	f803 2b01 	strb.w	r2, [r3], #1
 8007034:	2a00      	cmp	r2, #0
 8007036:	d1f9      	bne.n	800702c <strcpy+0x2>
 8007038:	4770      	bx	lr

0800703a <memchr>:
 800703a:	4603      	mov	r3, r0
 800703c:	b510      	push	{r4, lr}
 800703e:	b2c9      	uxtb	r1, r1
 8007040:	4402      	add	r2, r0
 8007042:	4293      	cmp	r3, r2
 8007044:	4618      	mov	r0, r3
 8007046:	d101      	bne.n	800704c <memchr+0x12>
 8007048:	2000      	movs	r0, #0
 800704a:	e003      	b.n	8007054 <memchr+0x1a>
 800704c:	7804      	ldrb	r4, [r0, #0]
 800704e:	3301      	adds	r3, #1
 8007050:	428c      	cmp	r4, r1
 8007052:	d1f6      	bne.n	8007042 <memchr+0x8>
 8007054:	bd10      	pop	{r4, pc}

08007056 <memcpy>:
 8007056:	440a      	add	r2, r1
 8007058:	4291      	cmp	r1, r2
 800705a:	f100 33ff 	add.w	r3, r0, #4294967295
 800705e:	d100      	bne.n	8007062 <memcpy+0xc>
 8007060:	4770      	bx	lr
 8007062:	b510      	push	{r4, lr}
 8007064:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007068:	4291      	cmp	r1, r2
 800706a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800706e:	d1f9      	bne.n	8007064 <memcpy+0xe>
 8007070:	bd10      	pop	{r4, pc}
	...

08007074 <nanf>:
 8007074:	4800      	ldr	r0, [pc, #0]	@ (8007078 <nanf+0x4>)
 8007076:	4770      	bx	lr
 8007078:	7fc00000 	.word	0x7fc00000

0800707c <__assert_func>:
 800707c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800707e:	4614      	mov	r4, r2
 8007080:	461a      	mov	r2, r3
 8007082:	4b09      	ldr	r3, [pc, #36]	@ (80070a8 <__assert_func+0x2c>)
 8007084:	4605      	mov	r5, r0
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	68d8      	ldr	r0, [r3, #12]
 800708a:	b954      	cbnz	r4, 80070a2 <__assert_func+0x26>
 800708c:	4b07      	ldr	r3, [pc, #28]	@ (80070ac <__assert_func+0x30>)
 800708e:	461c      	mov	r4, r3
 8007090:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007094:	9100      	str	r1, [sp, #0]
 8007096:	462b      	mov	r3, r5
 8007098:	4905      	ldr	r1, [pc, #20]	@ (80070b0 <__assert_func+0x34>)
 800709a:	f002 fc03 	bl	80098a4 <fiprintf>
 800709e:	f002 fc55 	bl	800994c <abort>
 80070a2:	4b04      	ldr	r3, [pc, #16]	@ (80070b4 <__assert_func+0x38>)
 80070a4:	e7f4      	b.n	8007090 <__assert_func+0x14>
 80070a6:	bf00      	nop
 80070a8:	20000114 	.word	0x20000114
 80070ac:	0800c49a 	.word	0x0800c49a
 80070b0:	0800c46c 	.word	0x0800c46c
 80070b4:	0800c45f 	.word	0x0800c45f

080070b8 <quorem>:
 80070b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070bc:	6903      	ldr	r3, [r0, #16]
 80070be:	690c      	ldr	r4, [r1, #16]
 80070c0:	4607      	mov	r7, r0
 80070c2:	42a3      	cmp	r3, r4
 80070c4:	db7e      	blt.n	80071c4 <quorem+0x10c>
 80070c6:	3c01      	subs	r4, #1
 80070c8:	00a3      	lsls	r3, r4, #2
 80070ca:	f100 0514 	add.w	r5, r0, #20
 80070ce:	f101 0814 	add.w	r8, r1, #20
 80070d2:	9300      	str	r3, [sp, #0]
 80070d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070d8:	9301      	str	r3, [sp, #4]
 80070da:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80070de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070e2:	3301      	adds	r3, #1
 80070e4:	429a      	cmp	r2, r3
 80070e6:	fbb2 f6f3 	udiv	r6, r2, r3
 80070ea:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070ee:	d32e      	bcc.n	800714e <quorem+0x96>
 80070f0:	f04f 0a00 	mov.w	sl, #0
 80070f4:	46c4      	mov	ip, r8
 80070f6:	46ae      	mov	lr, r5
 80070f8:	46d3      	mov	fp, sl
 80070fa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80070fe:	b298      	uxth	r0, r3
 8007100:	fb06 a000 	mla	r0, r6, r0, sl
 8007104:	0c1b      	lsrs	r3, r3, #16
 8007106:	0c02      	lsrs	r2, r0, #16
 8007108:	fb06 2303 	mla	r3, r6, r3, r2
 800710c:	f8de 2000 	ldr.w	r2, [lr]
 8007110:	b280      	uxth	r0, r0
 8007112:	b292      	uxth	r2, r2
 8007114:	1a12      	subs	r2, r2, r0
 8007116:	445a      	add	r2, fp
 8007118:	f8de 0000 	ldr.w	r0, [lr]
 800711c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007120:	b29b      	uxth	r3, r3
 8007122:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007126:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800712a:	b292      	uxth	r2, r2
 800712c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007130:	45e1      	cmp	r9, ip
 8007132:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007136:	f84e 2b04 	str.w	r2, [lr], #4
 800713a:	d2de      	bcs.n	80070fa <quorem+0x42>
 800713c:	9b00      	ldr	r3, [sp, #0]
 800713e:	58eb      	ldr	r3, [r5, r3]
 8007140:	b92b      	cbnz	r3, 800714e <quorem+0x96>
 8007142:	9b01      	ldr	r3, [sp, #4]
 8007144:	3b04      	subs	r3, #4
 8007146:	429d      	cmp	r5, r3
 8007148:	461a      	mov	r2, r3
 800714a:	d32f      	bcc.n	80071ac <quorem+0xf4>
 800714c:	613c      	str	r4, [r7, #16]
 800714e:	4638      	mov	r0, r7
 8007150:	f001 f9c2 	bl	80084d8 <__mcmp>
 8007154:	2800      	cmp	r0, #0
 8007156:	db25      	blt.n	80071a4 <quorem+0xec>
 8007158:	4629      	mov	r1, r5
 800715a:	2000      	movs	r0, #0
 800715c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007160:	f8d1 c000 	ldr.w	ip, [r1]
 8007164:	fa1f fe82 	uxth.w	lr, r2
 8007168:	fa1f f38c 	uxth.w	r3, ip
 800716c:	eba3 030e 	sub.w	r3, r3, lr
 8007170:	4403      	add	r3, r0
 8007172:	0c12      	lsrs	r2, r2, #16
 8007174:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007178:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800717c:	b29b      	uxth	r3, r3
 800717e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007182:	45c1      	cmp	r9, r8
 8007184:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007188:	f841 3b04 	str.w	r3, [r1], #4
 800718c:	d2e6      	bcs.n	800715c <quorem+0xa4>
 800718e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007192:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007196:	b922      	cbnz	r2, 80071a2 <quorem+0xea>
 8007198:	3b04      	subs	r3, #4
 800719a:	429d      	cmp	r5, r3
 800719c:	461a      	mov	r2, r3
 800719e:	d30b      	bcc.n	80071b8 <quorem+0x100>
 80071a0:	613c      	str	r4, [r7, #16]
 80071a2:	3601      	adds	r6, #1
 80071a4:	4630      	mov	r0, r6
 80071a6:	b003      	add	sp, #12
 80071a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ac:	6812      	ldr	r2, [r2, #0]
 80071ae:	3b04      	subs	r3, #4
 80071b0:	2a00      	cmp	r2, #0
 80071b2:	d1cb      	bne.n	800714c <quorem+0x94>
 80071b4:	3c01      	subs	r4, #1
 80071b6:	e7c6      	b.n	8007146 <quorem+0x8e>
 80071b8:	6812      	ldr	r2, [r2, #0]
 80071ba:	3b04      	subs	r3, #4
 80071bc:	2a00      	cmp	r2, #0
 80071be:	d1ef      	bne.n	80071a0 <quorem+0xe8>
 80071c0:	3c01      	subs	r4, #1
 80071c2:	e7ea      	b.n	800719a <quorem+0xe2>
 80071c4:	2000      	movs	r0, #0
 80071c6:	e7ee      	b.n	80071a6 <quorem+0xee>

080071c8 <_dtoa_r>:
 80071c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071cc:	4614      	mov	r4, r2
 80071ce:	461d      	mov	r5, r3
 80071d0:	69c7      	ldr	r7, [r0, #28]
 80071d2:	b097      	sub	sp, #92	@ 0x5c
 80071d4:	4683      	mov	fp, r0
 80071d6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80071da:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80071dc:	b97f      	cbnz	r7, 80071fe <_dtoa_r+0x36>
 80071de:	2010      	movs	r0, #16
 80071e0:	f000 fe02 	bl	8007de8 <malloc>
 80071e4:	4602      	mov	r2, r0
 80071e6:	f8cb 001c 	str.w	r0, [fp, #28]
 80071ea:	b920      	cbnz	r0, 80071f6 <_dtoa_r+0x2e>
 80071ec:	21ef      	movs	r1, #239	@ 0xef
 80071ee:	4ba8      	ldr	r3, [pc, #672]	@ (8007490 <_dtoa_r+0x2c8>)
 80071f0:	48a8      	ldr	r0, [pc, #672]	@ (8007494 <_dtoa_r+0x2cc>)
 80071f2:	f7ff ff43 	bl	800707c <__assert_func>
 80071f6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80071fa:	6007      	str	r7, [r0, #0]
 80071fc:	60c7      	str	r7, [r0, #12]
 80071fe:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007202:	6819      	ldr	r1, [r3, #0]
 8007204:	b159      	cbz	r1, 800721e <_dtoa_r+0x56>
 8007206:	685a      	ldr	r2, [r3, #4]
 8007208:	2301      	movs	r3, #1
 800720a:	4093      	lsls	r3, r2
 800720c:	604a      	str	r2, [r1, #4]
 800720e:	608b      	str	r3, [r1, #8]
 8007210:	4658      	mov	r0, fp
 8007212:	f000 fedf 	bl	8007fd4 <_Bfree>
 8007216:	2200      	movs	r2, #0
 8007218:	f8db 301c 	ldr.w	r3, [fp, #28]
 800721c:	601a      	str	r2, [r3, #0]
 800721e:	1e2b      	subs	r3, r5, #0
 8007220:	bfaf      	iteee	ge
 8007222:	2300      	movge	r3, #0
 8007224:	2201      	movlt	r2, #1
 8007226:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800722a:	9303      	strlt	r3, [sp, #12]
 800722c:	bfa8      	it	ge
 800722e:	6033      	strge	r3, [r6, #0]
 8007230:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007234:	4b98      	ldr	r3, [pc, #608]	@ (8007498 <_dtoa_r+0x2d0>)
 8007236:	bfb8      	it	lt
 8007238:	6032      	strlt	r2, [r6, #0]
 800723a:	ea33 0308 	bics.w	r3, r3, r8
 800723e:	d112      	bne.n	8007266 <_dtoa_r+0x9e>
 8007240:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007244:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007246:	6013      	str	r3, [r2, #0]
 8007248:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800724c:	4323      	orrs	r3, r4
 800724e:	f000 8550 	beq.w	8007cf2 <_dtoa_r+0xb2a>
 8007252:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007254:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800749c <_dtoa_r+0x2d4>
 8007258:	2b00      	cmp	r3, #0
 800725a:	f000 8552 	beq.w	8007d02 <_dtoa_r+0xb3a>
 800725e:	f10a 0303 	add.w	r3, sl, #3
 8007262:	f000 bd4c 	b.w	8007cfe <_dtoa_r+0xb36>
 8007266:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800726a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800726e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007272:	2200      	movs	r2, #0
 8007274:	2300      	movs	r3, #0
 8007276:	f7f9 fc4b 	bl	8000b10 <__aeabi_dcmpeq>
 800727a:	4607      	mov	r7, r0
 800727c:	b158      	cbz	r0, 8007296 <_dtoa_r+0xce>
 800727e:	2301      	movs	r3, #1
 8007280:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007282:	6013      	str	r3, [r2, #0]
 8007284:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007286:	b113      	cbz	r3, 800728e <_dtoa_r+0xc6>
 8007288:	4b85      	ldr	r3, [pc, #532]	@ (80074a0 <_dtoa_r+0x2d8>)
 800728a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800728c:	6013      	str	r3, [r2, #0]
 800728e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80074a4 <_dtoa_r+0x2dc>
 8007292:	f000 bd36 	b.w	8007d02 <_dtoa_r+0xb3a>
 8007296:	ab14      	add	r3, sp, #80	@ 0x50
 8007298:	9301      	str	r3, [sp, #4]
 800729a:	ab15      	add	r3, sp, #84	@ 0x54
 800729c:	9300      	str	r3, [sp, #0]
 800729e:	4658      	mov	r0, fp
 80072a0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80072a4:	f001 fa30 	bl	8008708 <__d2b>
 80072a8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80072ac:	4681      	mov	r9, r0
 80072ae:	2e00      	cmp	r6, #0
 80072b0:	d077      	beq.n	80073a2 <_dtoa_r+0x1da>
 80072b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80072b8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80072bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072c0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80072c4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80072c8:	9712      	str	r7, [sp, #72]	@ 0x48
 80072ca:	4619      	mov	r1, r3
 80072cc:	2200      	movs	r2, #0
 80072ce:	4b76      	ldr	r3, [pc, #472]	@ (80074a8 <_dtoa_r+0x2e0>)
 80072d0:	f7f8 fffe 	bl	80002d0 <__aeabi_dsub>
 80072d4:	a368      	add	r3, pc, #416	@ (adr r3, 8007478 <_dtoa_r+0x2b0>)
 80072d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072da:	f7f9 f9b1 	bl	8000640 <__aeabi_dmul>
 80072de:	a368      	add	r3, pc, #416	@ (adr r3, 8007480 <_dtoa_r+0x2b8>)
 80072e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e4:	f7f8 fff6 	bl	80002d4 <__adddf3>
 80072e8:	4604      	mov	r4, r0
 80072ea:	4630      	mov	r0, r6
 80072ec:	460d      	mov	r5, r1
 80072ee:	f7f9 f93d 	bl	800056c <__aeabi_i2d>
 80072f2:	a365      	add	r3, pc, #404	@ (adr r3, 8007488 <_dtoa_r+0x2c0>)
 80072f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f8:	f7f9 f9a2 	bl	8000640 <__aeabi_dmul>
 80072fc:	4602      	mov	r2, r0
 80072fe:	460b      	mov	r3, r1
 8007300:	4620      	mov	r0, r4
 8007302:	4629      	mov	r1, r5
 8007304:	f7f8 ffe6 	bl	80002d4 <__adddf3>
 8007308:	4604      	mov	r4, r0
 800730a:	460d      	mov	r5, r1
 800730c:	f7f9 fc48 	bl	8000ba0 <__aeabi_d2iz>
 8007310:	2200      	movs	r2, #0
 8007312:	4607      	mov	r7, r0
 8007314:	2300      	movs	r3, #0
 8007316:	4620      	mov	r0, r4
 8007318:	4629      	mov	r1, r5
 800731a:	f7f9 fc03 	bl	8000b24 <__aeabi_dcmplt>
 800731e:	b140      	cbz	r0, 8007332 <_dtoa_r+0x16a>
 8007320:	4638      	mov	r0, r7
 8007322:	f7f9 f923 	bl	800056c <__aeabi_i2d>
 8007326:	4622      	mov	r2, r4
 8007328:	462b      	mov	r3, r5
 800732a:	f7f9 fbf1 	bl	8000b10 <__aeabi_dcmpeq>
 800732e:	b900      	cbnz	r0, 8007332 <_dtoa_r+0x16a>
 8007330:	3f01      	subs	r7, #1
 8007332:	2f16      	cmp	r7, #22
 8007334:	d853      	bhi.n	80073de <_dtoa_r+0x216>
 8007336:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800733a:	4b5c      	ldr	r3, [pc, #368]	@ (80074ac <_dtoa_r+0x2e4>)
 800733c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007344:	f7f9 fbee 	bl	8000b24 <__aeabi_dcmplt>
 8007348:	2800      	cmp	r0, #0
 800734a:	d04a      	beq.n	80073e2 <_dtoa_r+0x21a>
 800734c:	2300      	movs	r3, #0
 800734e:	3f01      	subs	r7, #1
 8007350:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007352:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007354:	1b9b      	subs	r3, r3, r6
 8007356:	1e5a      	subs	r2, r3, #1
 8007358:	bf46      	itte	mi
 800735a:	f1c3 0801 	rsbmi	r8, r3, #1
 800735e:	2300      	movmi	r3, #0
 8007360:	f04f 0800 	movpl.w	r8, #0
 8007364:	9209      	str	r2, [sp, #36]	@ 0x24
 8007366:	bf48      	it	mi
 8007368:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800736a:	2f00      	cmp	r7, #0
 800736c:	db3b      	blt.n	80073e6 <_dtoa_r+0x21e>
 800736e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007370:	970e      	str	r7, [sp, #56]	@ 0x38
 8007372:	443b      	add	r3, r7
 8007374:	9309      	str	r3, [sp, #36]	@ 0x24
 8007376:	2300      	movs	r3, #0
 8007378:	930a      	str	r3, [sp, #40]	@ 0x28
 800737a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800737c:	2b09      	cmp	r3, #9
 800737e:	d866      	bhi.n	800744e <_dtoa_r+0x286>
 8007380:	2b05      	cmp	r3, #5
 8007382:	bfc4      	itt	gt
 8007384:	3b04      	subgt	r3, #4
 8007386:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007388:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800738a:	bfc8      	it	gt
 800738c:	2400      	movgt	r4, #0
 800738e:	f1a3 0302 	sub.w	r3, r3, #2
 8007392:	bfd8      	it	le
 8007394:	2401      	movle	r4, #1
 8007396:	2b03      	cmp	r3, #3
 8007398:	d864      	bhi.n	8007464 <_dtoa_r+0x29c>
 800739a:	e8df f003 	tbb	[pc, r3]
 800739e:	382b      	.short	0x382b
 80073a0:	5636      	.short	0x5636
 80073a2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80073a6:	441e      	add	r6, r3
 80073a8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80073ac:	2b20      	cmp	r3, #32
 80073ae:	bfc1      	itttt	gt
 80073b0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80073b4:	fa08 f803 	lslgt.w	r8, r8, r3
 80073b8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80073bc:	fa24 f303 	lsrgt.w	r3, r4, r3
 80073c0:	bfd6      	itet	le
 80073c2:	f1c3 0320 	rsble	r3, r3, #32
 80073c6:	ea48 0003 	orrgt.w	r0, r8, r3
 80073ca:	fa04 f003 	lslle.w	r0, r4, r3
 80073ce:	f7f9 f8bd 	bl	800054c <__aeabi_ui2d>
 80073d2:	2201      	movs	r2, #1
 80073d4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80073d8:	3e01      	subs	r6, #1
 80073da:	9212      	str	r2, [sp, #72]	@ 0x48
 80073dc:	e775      	b.n	80072ca <_dtoa_r+0x102>
 80073de:	2301      	movs	r3, #1
 80073e0:	e7b6      	b.n	8007350 <_dtoa_r+0x188>
 80073e2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80073e4:	e7b5      	b.n	8007352 <_dtoa_r+0x18a>
 80073e6:	427b      	negs	r3, r7
 80073e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80073ea:	2300      	movs	r3, #0
 80073ec:	eba8 0807 	sub.w	r8, r8, r7
 80073f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80073f2:	e7c2      	b.n	800737a <_dtoa_r+0x1b2>
 80073f4:	2300      	movs	r3, #0
 80073f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	dc35      	bgt.n	800746a <_dtoa_r+0x2a2>
 80073fe:	2301      	movs	r3, #1
 8007400:	461a      	mov	r2, r3
 8007402:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007406:	9221      	str	r2, [sp, #132]	@ 0x84
 8007408:	e00b      	b.n	8007422 <_dtoa_r+0x25a>
 800740a:	2301      	movs	r3, #1
 800740c:	e7f3      	b.n	80073f6 <_dtoa_r+0x22e>
 800740e:	2300      	movs	r3, #0
 8007410:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007412:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007414:	18fb      	adds	r3, r7, r3
 8007416:	9308      	str	r3, [sp, #32]
 8007418:	3301      	adds	r3, #1
 800741a:	2b01      	cmp	r3, #1
 800741c:	9307      	str	r3, [sp, #28]
 800741e:	bfb8      	it	lt
 8007420:	2301      	movlt	r3, #1
 8007422:	2100      	movs	r1, #0
 8007424:	2204      	movs	r2, #4
 8007426:	f8db 001c 	ldr.w	r0, [fp, #28]
 800742a:	f102 0514 	add.w	r5, r2, #20
 800742e:	429d      	cmp	r5, r3
 8007430:	d91f      	bls.n	8007472 <_dtoa_r+0x2aa>
 8007432:	6041      	str	r1, [r0, #4]
 8007434:	4658      	mov	r0, fp
 8007436:	f000 fd8d 	bl	8007f54 <_Balloc>
 800743a:	4682      	mov	sl, r0
 800743c:	2800      	cmp	r0, #0
 800743e:	d139      	bne.n	80074b4 <_dtoa_r+0x2ec>
 8007440:	4602      	mov	r2, r0
 8007442:	f240 11af 	movw	r1, #431	@ 0x1af
 8007446:	4b1a      	ldr	r3, [pc, #104]	@ (80074b0 <_dtoa_r+0x2e8>)
 8007448:	e6d2      	b.n	80071f0 <_dtoa_r+0x28>
 800744a:	2301      	movs	r3, #1
 800744c:	e7e0      	b.n	8007410 <_dtoa_r+0x248>
 800744e:	2401      	movs	r4, #1
 8007450:	2300      	movs	r3, #0
 8007452:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007454:	9320      	str	r3, [sp, #128]	@ 0x80
 8007456:	f04f 33ff 	mov.w	r3, #4294967295
 800745a:	2200      	movs	r2, #0
 800745c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007460:	2312      	movs	r3, #18
 8007462:	e7d0      	b.n	8007406 <_dtoa_r+0x23e>
 8007464:	2301      	movs	r3, #1
 8007466:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007468:	e7f5      	b.n	8007456 <_dtoa_r+0x28e>
 800746a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800746c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007470:	e7d7      	b.n	8007422 <_dtoa_r+0x25a>
 8007472:	3101      	adds	r1, #1
 8007474:	0052      	lsls	r2, r2, #1
 8007476:	e7d8      	b.n	800742a <_dtoa_r+0x262>
 8007478:	636f4361 	.word	0x636f4361
 800747c:	3fd287a7 	.word	0x3fd287a7
 8007480:	8b60c8b3 	.word	0x8b60c8b3
 8007484:	3fc68a28 	.word	0x3fc68a28
 8007488:	509f79fb 	.word	0x509f79fb
 800748c:	3fd34413 	.word	0x3fd34413
 8007490:	0800c3ee 	.word	0x0800c3ee
 8007494:	0800c4a8 	.word	0x0800c4a8
 8007498:	7ff00000 	.word	0x7ff00000
 800749c:	0800c4a4 	.word	0x0800c4a4
 80074a0:	0800c3c6 	.word	0x0800c3c6
 80074a4:	0800c3c5 	.word	0x0800c3c5
 80074a8:	3ff80000 	.word	0x3ff80000
 80074ac:	0800c5a0 	.word	0x0800c5a0
 80074b0:	0800c500 	.word	0x0800c500
 80074b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80074b8:	6018      	str	r0, [r3, #0]
 80074ba:	9b07      	ldr	r3, [sp, #28]
 80074bc:	2b0e      	cmp	r3, #14
 80074be:	f200 80a4 	bhi.w	800760a <_dtoa_r+0x442>
 80074c2:	2c00      	cmp	r4, #0
 80074c4:	f000 80a1 	beq.w	800760a <_dtoa_r+0x442>
 80074c8:	2f00      	cmp	r7, #0
 80074ca:	dd33      	ble.n	8007534 <_dtoa_r+0x36c>
 80074cc:	4b86      	ldr	r3, [pc, #536]	@ (80076e8 <_dtoa_r+0x520>)
 80074ce:	f007 020f 	and.w	r2, r7, #15
 80074d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074d6:	05f8      	lsls	r0, r7, #23
 80074d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80074dc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80074e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80074e4:	d516      	bpl.n	8007514 <_dtoa_r+0x34c>
 80074e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074ea:	4b80      	ldr	r3, [pc, #512]	@ (80076ec <_dtoa_r+0x524>)
 80074ec:	2603      	movs	r6, #3
 80074ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074f2:	f7f9 f9cf 	bl	8000894 <__aeabi_ddiv>
 80074f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074fa:	f004 040f 	and.w	r4, r4, #15
 80074fe:	4d7b      	ldr	r5, [pc, #492]	@ (80076ec <_dtoa_r+0x524>)
 8007500:	b954      	cbnz	r4, 8007518 <_dtoa_r+0x350>
 8007502:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007506:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800750a:	f7f9 f9c3 	bl	8000894 <__aeabi_ddiv>
 800750e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007512:	e028      	b.n	8007566 <_dtoa_r+0x39e>
 8007514:	2602      	movs	r6, #2
 8007516:	e7f2      	b.n	80074fe <_dtoa_r+0x336>
 8007518:	07e1      	lsls	r1, r4, #31
 800751a:	d508      	bpl.n	800752e <_dtoa_r+0x366>
 800751c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007520:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007524:	f7f9 f88c 	bl	8000640 <__aeabi_dmul>
 8007528:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800752c:	3601      	adds	r6, #1
 800752e:	1064      	asrs	r4, r4, #1
 8007530:	3508      	adds	r5, #8
 8007532:	e7e5      	b.n	8007500 <_dtoa_r+0x338>
 8007534:	f000 80d2 	beq.w	80076dc <_dtoa_r+0x514>
 8007538:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800753c:	427c      	negs	r4, r7
 800753e:	4b6a      	ldr	r3, [pc, #424]	@ (80076e8 <_dtoa_r+0x520>)
 8007540:	f004 020f 	and.w	r2, r4, #15
 8007544:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800754c:	f7f9 f878 	bl	8000640 <__aeabi_dmul>
 8007550:	2602      	movs	r6, #2
 8007552:	2300      	movs	r3, #0
 8007554:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007558:	4d64      	ldr	r5, [pc, #400]	@ (80076ec <_dtoa_r+0x524>)
 800755a:	1124      	asrs	r4, r4, #4
 800755c:	2c00      	cmp	r4, #0
 800755e:	f040 80b2 	bne.w	80076c6 <_dtoa_r+0x4fe>
 8007562:	2b00      	cmp	r3, #0
 8007564:	d1d3      	bne.n	800750e <_dtoa_r+0x346>
 8007566:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800756a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800756c:	2b00      	cmp	r3, #0
 800756e:	f000 80b7 	beq.w	80076e0 <_dtoa_r+0x518>
 8007572:	2200      	movs	r2, #0
 8007574:	4620      	mov	r0, r4
 8007576:	4629      	mov	r1, r5
 8007578:	4b5d      	ldr	r3, [pc, #372]	@ (80076f0 <_dtoa_r+0x528>)
 800757a:	f7f9 fad3 	bl	8000b24 <__aeabi_dcmplt>
 800757e:	2800      	cmp	r0, #0
 8007580:	f000 80ae 	beq.w	80076e0 <_dtoa_r+0x518>
 8007584:	9b07      	ldr	r3, [sp, #28]
 8007586:	2b00      	cmp	r3, #0
 8007588:	f000 80aa 	beq.w	80076e0 <_dtoa_r+0x518>
 800758c:	9b08      	ldr	r3, [sp, #32]
 800758e:	2b00      	cmp	r3, #0
 8007590:	dd37      	ble.n	8007602 <_dtoa_r+0x43a>
 8007592:	1e7b      	subs	r3, r7, #1
 8007594:	4620      	mov	r0, r4
 8007596:	9304      	str	r3, [sp, #16]
 8007598:	2200      	movs	r2, #0
 800759a:	4629      	mov	r1, r5
 800759c:	4b55      	ldr	r3, [pc, #340]	@ (80076f4 <_dtoa_r+0x52c>)
 800759e:	f7f9 f84f 	bl	8000640 <__aeabi_dmul>
 80075a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075a6:	9c08      	ldr	r4, [sp, #32]
 80075a8:	3601      	adds	r6, #1
 80075aa:	4630      	mov	r0, r6
 80075ac:	f7f8 ffde 	bl	800056c <__aeabi_i2d>
 80075b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80075b4:	f7f9 f844 	bl	8000640 <__aeabi_dmul>
 80075b8:	2200      	movs	r2, #0
 80075ba:	4b4f      	ldr	r3, [pc, #316]	@ (80076f8 <_dtoa_r+0x530>)
 80075bc:	f7f8 fe8a 	bl	80002d4 <__adddf3>
 80075c0:	4605      	mov	r5, r0
 80075c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80075c6:	2c00      	cmp	r4, #0
 80075c8:	f040 809a 	bne.w	8007700 <_dtoa_r+0x538>
 80075cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075d0:	2200      	movs	r2, #0
 80075d2:	4b4a      	ldr	r3, [pc, #296]	@ (80076fc <_dtoa_r+0x534>)
 80075d4:	f7f8 fe7c 	bl	80002d0 <__aeabi_dsub>
 80075d8:	4602      	mov	r2, r0
 80075da:	460b      	mov	r3, r1
 80075dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80075e0:	462a      	mov	r2, r5
 80075e2:	4633      	mov	r3, r6
 80075e4:	f7f9 fabc 	bl	8000b60 <__aeabi_dcmpgt>
 80075e8:	2800      	cmp	r0, #0
 80075ea:	f040 828e 	bne.w	8007b0a <_dtoa_r+0x942>
 80075ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075f2:	462a      	mov	r2, r5
 80075f4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80075f8:	f7f9 fa94 	bl	8000b24 <__aeabi_dcmplt>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	f040 8127 	bne.w	8007850 <_dtoa_r+0x688>
 8007602:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007606:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800760a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800760c:	2b00      	cmp	r3, #0
 800760e:	f2c0 8163 	blt.w	80078d8 <_dtoa_r+0x710>
 8007612:	2f0e      	cmp	r7, #14
 8007614:	f300 8160 	bgt.w	80078d8 <_dtoa_r+0x710>
 8007618:	4b33      	ldr	r3, [pc, #204]	@ (80076e8 <_dtoa_r+0x520>)
 800761a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800761e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007622:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007626:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007628:	2b00      	cmp	r3, #0
 800762a:	da03      	bge.n	8007634 <_dtoa_r+0x46c>
 800762c:	9b07      	ldr	r3, [sp, #28]
 800762e:	2b00      	cmp	r3, #0
 8007630:	f340 8100 	ble.w	8007834 <_dtoa_r+0x66c>
 8007634:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007638:	4656      	mov	r6, sl
 800763a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800763e:	4620      	mov	r0, r4
 8007640:	4629      	mov	r1, r5
 8007642:	f7f9 f927 	bl	8000894 <__aeabi_ddiv>
 8007646:	f7f9 faab 	bl	8000ba0 <__aeabi_d2iz>
 800764a:	4680      	mov	r8, r0
 800764c:	f7f8 ff8e 	bl	800056c <__aeabi_i2d>
 8007650:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007654:	f7f8 fff4 	bl	8000640 <__aeabi_dmul>
 8007658:	4602      	mov	r2, r0
 800765a:	460b      	mov	r3, r1
 800765c:	4620      	mov	r0, r4
 800765e:	4629      	mov	r1, r5
 8007660:	f7f8 fe36 	bl	80002d0 <__aeabi_dsub>
 8007664:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007668:	9d07      	ldr	r5, [sp, #28]
 800766a:	f806 4b01 	strb.w	r4, [r6], #1
 800766e:	eba6 040a 	sub.w	r4, r6, sl
 8007672:	42a5      	cmp	r5, r4
 8007674:	4602      	mov	r2, r0
 8007676:	460b      	mov	r3, r1
 8007678:	f040 8116 	bne.w	80078a8 <_dtoa_r+0x6e0>
 800767c:	f7f8 fe2a 	bl	80002d4 <__adddf3>
 8007680:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007684:	4604      	mov	r4, r0
 8007686:	460d      	mov	r5, r1
 8007688:	f7f9 fa6a 	bl	8000b60 <__aeabi_dcmpgt>
 800768c:	2800      	cmp	r0, #0
 800768e:	f040 80f8 	bne.w	8007882 <_dtoa_r+0x6ba>
 8007692:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007696:	4620      	mov	r0, r4
 8007698:	4629      	mov	r1, r5
 800769a:	f7f9 fa39 	bl	8000b10 <__aeabi_dcmpeq>
 800769e:	b118      	cbz	r0, 80076a8 <_dtoa_r+0x4e0>
 80076a0:	f018 0f01 	tst.w	r8, #1
 80076a4:	f040 80ed 	bne.w	8007882 <_dtoa_r+0x6ba>
 80076a8:	4649      	mov	r1, r9
 80076aa:	4658      	mov	r0, fp
 80076ac:	f000 fc92 	bl	8007fd4 <_Bfree>
 80076b0:	2300      	movs	r3, #0
 80076b2:	7033      	strb	r3, [r6, #0]
 80076b4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80076b6:	3701      	adds	r7, #1
 80076b8:	601f      	str	r7, [r3, #0]
 80076ba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80076bc:	2b00      	cmp	r3, #0
 80076be:	f000 8320 	beq.w	8007d02 <_dtoa_r+0xb3a>
 80076c2:	601e      	str	r6, [r3, #0]
 80076c4:	e31d      	b.n	8007d02 <_dtoa_r+0xb3a>
 80076c6:	07e2      	lsls	r2, r4, #31
 80076c8:	d505      	bpl.n	80076d6 <_dtoa_r+0x50e>
 80076ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076ce:	f7f8 ffb7 	bl	8000640 <__aeabi_dmul>
 80076d2:	2301      	movs	r3, #1
 80076d4:	3601      	adds	r6, #1
 80076d6:	1064      	asrs	r4, r4, #1
 80076d8:	3508      	adds	r5, #8
 80076da:	e73f      	b.n	800755c <_dtoa_r+0x394>
 80076dc:	2602      	movs	r6, #2
 80076de:	e742      	b.n	8007566 <_dtoa_r+0x39e>
 80076e0:	9c07      	ldr	r4, [sp, #28]
 80076e2:	9704      	str	r7, [sp, #16]
 80076e4:	e761      	b.n	80075aa <_dtoa_r+0x3e2>
 80076e6:	bf00      	nop
 80076e8:	0800c5a0 	.word	0x0800c5a0
 80076ec:	0800c578 	.word	0x0800c578
 80076f0:	3ff00000 	.word	0x3ff00000
 80076f4:	40240000 	.word	0x40240000
 80076f8:	401c0000 	.word	0x401c0000
 80076fc:	40140000 	.word	0x40140000
 8007700:	4b70      	ldr	r3, [pc, #448]	@ (80078c4 <_dtoa_r+0x6fc>)
 8007702:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007704:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007708:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800770c:	4454      	add	r4, sl
 800770e:	2900      	cmp	r1, #0
 8007710:	d045      	beq.n	800779e <_dtoa_r+0x5d6>
 8007712:	2000      	movs	r0, #0
 8007714:	496c      	ldr	r1, [pc, #432]	@ (80078c8 <_dtoa_r+0x700>)
 8007716:	f7f9 f8bd 	bl	8000894 <__aeabi_ddiv>
 800771a:	4633      	mov	r3, r6
 800771c:	462a      	mov	r2, r5
 800771e:	f7f8 fdd7 	bl	80002d0 <__aeabi_dsub>
 8007722:	4656      	mov	r6, sl
 8007724:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007728:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800772c:	f7f9 fa38 	bl	8000ba0 <__aeabi_d2iz>
 8007730:	4605      	mov	r5, r0
 8007732:	f7f8 ff1b 	bl	800056c <__aeabi_i2d>
 8007736:	4602      	mov	r2, r0
 8007738:	460b      	mov	r3, r1
 800773a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800773e:	f7f8 fdc7 	bl	80002d0 <__aeabi_dsub>
 8007742:	4602      	mov	r2, r0
 8007744:	460b      	mov	r3, r1
 8007746:	3530      	adds	r5, #48	@ 0x30
 8007748:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800774c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007750:	f806 5b01 	strb.w	r5, [r6], #1
 8007754:	f7f9 f9e6 	bl	8000b24 <__aeabi_dcmplt>
 8007758:	2800      	cmp	r0, #0
 800775a:	d163      	bne.n	8007824 <_dtoa_r+0x65c>
 800775c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007760:	2000      	movs	r0, #0
 8007762:	495a      	ldr	r1, [pc, #360]	@ (80078cc <_dtoa_r+0x704>)
 8007764:	f7f8 fdb4 	bl	80002d0 <__aeabi_dsub>
 8007768:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800776c:	f7f9 f9da 	bl	8000b24 <__aeabi_dcmplt>
 8007770:	2800      	cmp	r0, #0
 8007772:	f040 8087 	bne.w	8007884 <_dtoa_r+0x6bc>
 8007776:	42a6      	cmp	r6, r4
 8007778:	f43f af43 	beq.w	8007602 <_dtoa_r+0x43a>
 800777c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007780:	2200      	movs	r2, #0
 8007782:	4b53      	ldr	r3, [pc, #332]	@ (80078d0 <_dtoa_r+0x708>)
 8007784:	f7f8 ff5c 	bl	8000640 <__aeabi_dmul>
 8007788:	2200      	movs	r2, #0
 800778a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800778e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007792:	4b4f      	ldr	r3, [pc, #316]	@ (80078d0 <_dtoa_r+0x708>)
 8007794:	f7f8 ff54 	bl	8000640 <__aeabi_dmul>
 8007798:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800779c:	e7c4      	b.n	8007728 <_dtoa_r+0x560>
 800779e:	4631      	mov	r1, r6
 80077a0:	4628      	mov	r0, r5
 80077a2:	f7f8 ff4d 	bl	8000640 <__aeabi_dmul>
 80077a6:	4656      	mov	r6, sl
 80077a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80077ac:	9413      	str	r4, [sp, #76]	@ 0x4c
 80077ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077b2:	f7f9 f9f5 	bl	8000ba0 <__aeabi_d2iz>
 80077b6:	4605      	mov	r5, r0
 80077b8:	f7f8 fed8 	bl	800056c <__aeabi_i2d>
 80077bc:	4602      	mov	r2, r0
 80077be:	460b      	mov	r3, r1
 80077c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077c4:	f7f8 fd84 	bl	80002d0 <__aeabi_dsub>
 80077c8:	4602      	mov	r2, r0
 80077ca:	460b      	mov	r3, r1
 80077cc:	3530      	adds	r5, #48	@ 0x30
 80077ce:	f806 5b01 	strb.w	r5, [r6], #1
 80077d2:	42a6      	cmp	r6, r4
 80077d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80077d8:	f04f 0200 	mov.w	r2, #0
 80077dc:	d124      	bne.n	8007828 <_dtoa_r+0x660>
 80077de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80077e2:	4b39      	ldr	r3, [pc, #228]	@ (80078c8 <_dtoa_r+0x700>)
 80077e4:	f7f8 fd76 	bl	80002d4 <__adddf3>
 80077e8:	4602      	mov	r2, r0
 80077ea:	460b      	mov	r3, r1
 80077ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077f0:	f7f9 f9b6 	bl	8000b60 <__aeabi_dcmpgt>
 80077f4:	2800      	cmp	r0, #0
 80077f6:	d145      	bne.n	8007884 <_dtoa_r+0x6bc>
 80077f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80077fc:	2000      	movs	r0, #0
 80077fe:	4932      	ldr	r1, [pc, #200]	@ (80078c8 <_dtoa_r+0x700>)
 8007800:	f7f8 fd66 	bl	80002d0 <__aeabi_dsub>
 8007804:	4602      	mov	r2, r0
 8007806:	460b      	mov	r3, r1
 8007808:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800780c:	f7f9 f98a 	bl	8000b24 <__aeabi_dcmplt>
 8007810:	2800      	cmp	r0, #0
 8007812:	f43f aef6 	beq.w	8007602 <_dtoa_r+0x43a>
 8007816:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007818:	1e73      	subs	r3, r6, #1
 800781a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800781c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007820:	2b30      	cmp	r3, #48	@ 0x30
 8007822:	d0f8      	beq.n	8007816 <_dtoa_r+0x64e>
 8007824:	9f04      	ldr	r7, [sp, #16]
 8007826:	e73f      	b.n	80076a8 <_dtoa_r+0x4e0>
 8007828:	4b29      	ldr	r3, [pc, #164]	@ (80078d0 <_dtoa_r+0x708>)
 800782a:	f7f8 ff09 	bl	8000640 <__aeabi_dmul>
 800782e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007832:	e7bc      	b.n	80077ae <_dtoa_r+0x5e6>
 8007834:	d10c      	bne.n	8007850 <_dtoa_r+0x688>
 8007836:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800783a:	2200      	movs	r2, #0
 800783c:	4b25      	ldr	r3, [pc, #148]	@ (80078d4 <_dtoa_r+0x70c>)
 800783e:	f7f8 feff 	bl	8000640 <__aeabi_dmul>
 8007842:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007846:	f7f9 f981 	bl	8000b4c <__aeabi_dcmpge>
 800784a:	2800      	cmp	r0, #0
 800784c:	f000 815b 	beq.w	8007b06 <_dtoa_r+0x93e>
 8007850:	2400      	movs	r4, #0
 8007852:	4625      	mov	r5, r4
 8007854:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007856:	4656      	mov	r6, sl
 8007858:	43db      	mvns	r3, r3
 800785a:	9304      	str	r3, [sp, #16]
 800785c:	2700      	movs	r7, #0
 800785e:	4621      	mov	r1, r4
 8007860:	4658      	mov	r0, fp
 8007862:	f000 fbb7 	bl	8007fd4 <_Bfree>
 8007866:	2d00      	cmp	r5, #0
 8007868:	d0dc      	beq.n	8007824 <_dtoa_r+0x65c>
 800786a:	b12f      	cbz	r7, 8007878 <_dtoa_r+0x6b0>
 800786c:	42af      	cmp	r7, r5
 800786e:	d003      	beq.n	8007878 <_dtoa_r+0x6b0>
 8007870:	4639      	mov	r1, r7
 8007872:	4658      	mov	r0, fp
 8007874:	f000 fbae 	bl	8007fd4 <_Bfree>
 8007878:	4629      	mov	r1, r5
 800787a:	4658      	mov	r0, fp
 800787c:	f000 fbaa 	bl	8007fd4 <_Bfree>
 8007880:	e7d0      	b.n	8007824 <_dtoa_r+0x65c>
 8007882:	9704      	str	r7, [sp, #16]
 8007884:	4633      	mov	r3, r6
 8007886:	461e      	mov	r6, r3
 8007888:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800788c:	2a39      	cmp	r2, #57	@ 0x39
 800788e:	d107      	bne.n	80078a0 <_dtoa_r+0x6d8>
 8007890:	459a      	cmp	sl, r3
 8007892:	d1f8      	bne.n	8007886 <_dtoa_r+0x6be>
 8007894:	9a04      	ldr	r2, [sp, #16]
 8007896:	3201      	adds	r2, #1
 8007898:	9204      	str	r2, [sp, #16]
 800789a:	2230      	movs	r2, #48	@ 0x30
 800789c:	f88a 2000 	strb.w	r2, [sl]
 80078a0:	781a      	ldrb	r2, [r3, #0]
 80078a2:	3201      	adds	r2, #1
 80078a4:	701a      	strb	r2, [r3, #0]
 80078a6:	e7bd      	b.n	8007824 <_dtoa_r+0x65c>
 80078a8:	2200      	movs	r2, #0
 80078aa:	4b09      	ldr	r3, [pc, #36]	@ (80078d0 <_dtoa_r+0x708>)
 80078ac:	f7f8 fec8 	bl	8000640 <__aeabi_dmul>
 80078b0:	2200      	movs	r2, #0
 80078b2:	2300      	movs	r3, #0
 80078b4:	4604      	mov	r4, r0
 80078b6:	460d      	mov	r5, r1
 80078b8:	f7f9 f92a 	bl	8000b10 <__aeabi_dcmpeq>
 80078bc:	2800      	cmp	r0, #0
 80078be:	f43f aebc 	beq.w	800763a <_dtoa_r+0x472>
 80078c2:	e6f1      	b.n	80076a8 <_dtoa_r+0x4e0>
 80078c4:	0800c5a0 	.word	0x0800c5a0
 80078c8:	3fe00000 	.word	0x3fe00000
 80078cc:	3ff00000 	.word	0x3ff00000
 80078d0:	40240000 	.word	0x40240000
 80078d4:	40140000 	.word	0x40140000
 80078d8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80078da:	2a00      	cmp	r2, #0
 80078dc:	f000 80db 	beq.w	8007a96 <_dtoa_r+0x8ce>
 80078e0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80078e2:	2a01      	cmp	r2, #1
 80078e4:	f300 80bf 	bgt.w	8007a66 <_dtoa_r+0x89e>
 80078e8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80078ea:	2a00      	cmp	r2, #0
 80078ec:	f000 80b7 	beq.w	8007a5e <_dtoa_r+0x896>
 80078f0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80078f4:	4646      	mov	r6, r8
 80078f6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80078f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078fa:	2101      	movs	r1, #1
 80078fc:	441a      	add	r2, r3
 80078fe:	4658      	mov	r0, fp
 8007900:	4498      	add	r8, r3
 8007902:	9209      	str	r2, [sp, #36]	@ 0x24
 8007904:	f000 fc64 	bl	80081d0 <__i2b>
 8007908:	4605      	mov	r5, r0
 800790a:	b15e      	cbz	r6, 8007924 <_dtoa_r+0x75c>
 800790c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800790e:	2b00      	cmp	r3, #0
 8007910:	dd08      	ble.n	8007924 <_dtoa_r+0x75c>
 8007912:	42b3      	cmp	r3, r6
 8007914:	bfa8      	it	ge
 8007916:	4633      	movge	r3, r6
 8007918:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800791a:	eba8 0803 	sub.w	r8, r8, r3
 800791e:	1af6      	subs	r6, r6, r3
 8007920:	1ad3      	subs	r3, r2, r3
 8007922:	9309      	str	r3, [sp, #36]	@ 0x24
 8007924:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007926:	b1f3      	cbz	r3, 8007966 <_dtoa_r+0x79e>
 8007928:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800792a:	2b00      	cmp	r3, #0
 800792c:	f000 80b7 	beq.w	8007a9e <_dtoa_r+0x8d6>
 8007930:	b18c      	cbz	r4, 8007956 <_dtoa_r+0x78e>
 8007932:	4629      	mov	r1, r5
 8007934:	4622      	mov	r2, r4
 8007936:	4658      	mov	r0, fp
 8007938:	f000 fd08 	bl	800834c <__pow5mult>
 800793c:	464a      	mov	r2, r9
 800793e:	4601      	mov	r1, r0
 8007940:	4605      	mov	r5, r0
 8007942:	4658      	mov	r0, fp
 8007944:	f000 fc5a 	bl	80081fc <__multiply>
 8007948:	4649      	mov	r1, r9
 800794a:	9004      	str	r0, [sp, #16]
 800794c:	4658      	mov	r0, fp
 800794e:	f000 fb41 	bl	8007fd4 <_Bfree>
 8007952:	9b04      	ldr	r3, [sp, #16]
 8007954:	4699      	mov	r9, r3
 8007956:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007958:	1b1a      	subs	r2, r3, r4
 800795a:	d004      	beq.n	8007966 <_dtoa_r+0x79e>
 800795c:	4649      	mov	r1, r9
 800795e:	4658      	mov	r0, fp
 8007960:	f000 fcf4 	bl	800834c <__pow5mult>
 8007964:	4681      	mov	r9, r0
 8007966:	2101      	movs	r1, #1
 8007968:	4658      	mov	r0, fp
 800796a:	f000 fc31 	bl	80081d0 <__i2b>
 800796e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007970:	4604      	mov	r4, r0
 8007972:	2b00      	cmp	r3, #0
 8007974:	f000 81c9 	beq.w	8007d0a <_dtoa_r+0xb42>
 8007978:	461a      	mov	r2, r3
 800797a:	4601      	mov	r1, r0
 800797c:	4658      	mov	r0, fp
 800797e:	f000 fce5 	bl	800834c <__pow5mult>
 8007982:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007984:	4604      	mov	r4, r0
 8007986:	2b01      	cmp	r3, #1
 8007988:	f300 808f 	bgt.w	8007aaa <_dtoa_r+0x8e2>
 800798c:	9b02      	ldr	r3, [sp, #8]
 800798e:	2b00      	cmp	r3, #0
 8007990:	f040 8087 	bne.w	8007aa2 <_dtoa_r+0x8da>
 8007994:	9b03      	ldr	r3, [sp, #12]
 8007996:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800799a:	2b00      	cmp	r3, #0
 800799c:	f040 8083 	bne.w	8007aa6 <_dtoa_r+0x8de>
 80079a0:	9b03      	ldr	r3, [sp, #12]
 80079a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80079a6:	0d1b      	lsrs	r3, r3, #20
 80079a8:	051b      	lsls	r3, r3, #20
 80079aa:	b12b      	cbz	r3, 80079b8 <_dtoa_r+0x7f0>
 80079ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079ae:	f108 0801 	add.w	r8, r8, #1
 80079b2:	3301      	adds	r3, #1
 80079b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80079b6:	2301      	movs	r3, #1
 80079b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80079ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079bc:	2b00      	cmp	r3, #0
 80079be:	f000 81aa 	beq.w	8007d16 <_dtoa_r+0xb4e>
 80079c2:	6923      	ldr	r3, [r4, #16]
 80079c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80079c8:	6918      	ldr	r0, [r3, #16]
 80079ca:	f000 fbb5 	bl	8008138 <__hi0bits>
 80079ce:	f1c0 0020 	rsb	r0, r0, #32
 80079d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079d4:	4418      	add	r0, r3
 80079d6:	f010 001f 	ands.w	r0, r0, #31
 80079da:	d071      	beq.n	8007ac0 <_dtoa_r+0x8f8>
 80079dc:	f1c0 0320 	rsb	r3, r0, #32
 80079e0:	2b04      	cmp	r3, #4
 80079e2:	dd65      	ble.n	8007ab0 <_dtoa_r+0x8e8>
 80079e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079e6:	f1c0 001c 	rsb	r0, r0, #28
 80079ea:	4403      	add	r3, r0
 80079ec:	4480      	add	r8, r0
 80079ee:	4406      	add	r6, r0
 80079f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80079f2:	f1b8 0f00 	cmp.w	r8, #0
 80079f6:	dd05      	ble.n	8007a04 <_dtoa_r+0x83c>
 80079f8:	4649      	mov	r1, r9
 80079fa:	4642      	mov	r2, r8
 80079fc:	4658      	mov	r0, fp
 80079fe:	f000 fcff 	bl	8008400 <__lshift>
 8007a02:	4681      	mov	r9, r0
 8007a04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	dd05      	ble.n	8007a16 <_dtoa_r+0x84e>
 8007a0a:	4621      	mov	r1, r4
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	4658      	mov	r0, fp
 8007a10:	f000 fcf6 	bl	8008400 <__lshift>
 8007a14:	4604      	mov	r4, r0
 8007a16:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d053      	beq.n	8007ac4 <_dtoa_r+0x8fc>
 8007a1c:	4621      	mov	r1, r4
 8007a1e:	4648      	mov	r0, r9
 8007a20:	f000 fd5a 	bl	80084d8 <__mcmp>
 8007a24:	2800      	cmp	r0, #0
 8007a26:	da4d      	bge.n	8007ac4 <_dtoa_r+0x8fc>
 8007a28:	1e7b      	subs	r3, r7, #1
 8007a2a:	4649      	mov	r1, r9
 8007a2c:	9304      	str	r3, [sp, #16]
 8007a2e:	220a      	movs	r2, #10
 8007a30:	2300      	movs	r3, #0
 8007a32:	4658      	mov	r0, fp
 8007a34:	f000 faf0 	bl	8008018 <__multadd>
 8007a38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a3a:	4681      	mov	r9, r0
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	f000 816c 	beq.w	8007d1a <_dtoa_r+0xb52>
 8007a42:	2300      	movs	r3, #0
 8007a44:	4629      	mov	r1, r5
 8007a46:	220a      	movs	r2, #10
 8007a48:	4658      	mov	r0, fp
 8007a4a:	f000 fae5 	bl	8008018 <__multadd>
 8007a4e:	9b08      	ldr	r3, [sp, #32]
 8007a50:	4605      	mov	r5, r0
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	dc61      	bgt.n	8007b1a <_dtoa_r+0x952>
 8007a56:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	dc3b      	bgt.n	8007ad4 <_dtoa_r+0x90c>
 8007a5c:	e05d      	b.n	8007b1a <_dtoa_r+0x952>
 8007a5e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a60:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007a64:	e746      	b.n	80078f4 <_dtoa_r+0x72c>
 8007a66:	9b07      	ldr	r3, [sp, #28]
 8007a68:	1e5c      	subs	r4, r3, #1
 8007a6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a6c:	42a3      	cmp	r3, r4
 8007a6e:	bfbf      	itttt	lt
 8007a70:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007a72:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8007a74:	1ae3      	sublt	r3, r4, r3
 8007a76:	18d2      	addlt	r2, r2, r3
 8007a78:	bfa8      	it	ge
 8007a7a:	1b1c      	subge	r4, r3, r4
 8007a7c:	9b07      	ldr	r3, [sp, #28]
 8007a7e:	bfbe      	ittt	lt
 8007a80:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007a82:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8007a84:	2400      	movlt	r4, #0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	bfb5      	itete	lt
 8007a8a:	eba8 0603 	sublt.w	r6, r8, r3
 8007a8e:	4646      	movge	r6, r8
 8007a90:	2300      	movlt	r3, #0
 8007a92:	9b07      	ldrge	r3, [sp, #28]
 8007a94:	e730      	b.n	80078f8 <_dtoa_r+0x730>
 8007a96:	4646      	mov	r6, r8
 8007a98:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007a9a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007a9c:	e735      	b.n	800790a <_dtoa_r+0x742>
 8007a9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007aa0:	e75c      	b.n	800795c <_dtoa_r+0x794>
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	e788      	b.n	80079b8 <_dtoa_r+0x7f0>
 8007aa6:	9b02      	ldr	r3, [sp, #8]
 8007aa8:	e786      	b.n	80079b8 <_dtoa_r+0x7f0>
 8007aaa:	2300      	movs	r3, #0
 8007aac:	930a      	str	r3, [sp, #40]	@ 0x28
 8007aae:	e788      	b.n	80079c2 <_dtoa_r+0x7fa>
 8007ab0:	d09f      	beq.n	80079f2 <_dtoa_r+0x82a>
 8007ab2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ab4:	331c      	adds	r3, #28
 8007ab6:	441a      	add	r2, r3
 8007ab8:	4498      	add	r8, r3
 8007aba:	441e      	add	r6, r3
 8007abc:	9209      	str	r2, [sp, #36]	@ 0x24
 8007abe:	e798      	b.n	80079f2 <_dtoa_r+0x82a>
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	e7f6      	b.n	8007ab2 <_dtoa_r+0x8ea>
 8007ac4:	9b07      	ldr	r3, [sp, #28]
 8007ac6:	9704      	str	r7, [sp, #16]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	dc20      	bgt.n	8007b0e <_dtoa_r+0x946>
 8007acc:	9308      	str	r3, [sp, #32]
 8007ace:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ad0:	2b02      	cmp	r3, #2
 8007ad2:	dd1e      	ble.n	8007b12 <_dtoa_r+0x94a>
 8007ad4:	9b08      	ldr	r3, [sp, #32]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	f47f aebc 	bne.w	8007854 <_dtoa_r+0x68c>
 8007adc:	4621      	mov	r1, r4
 8007ade:	2205      	movs	r2, #5
 8007ae0:	4658      	mov	r0, fp
 8007ae2:	f000 fa99 	bl	8008018 <__multadd>
 8007ae6:	4601      	mov	r1, r0
 8007ae8:	4604      	mov	r4, r0
 8007aea:	4648      	mov	r0, r9
 8007aec:	f000 fcf4 	bl	80084d8 <__mcmp>
 8007af0:	2800      	cmp	r0, #0
 8007af2:	f77f aeaf 	ble.w	8007854 <_dtoa_r+0x68c>
 8007af6:	2331      	movs	r3, #49	@ 0x31
 8007af8:	4656      	mov	r6, sl
 8007afa:	f806 3b01 	strb.w	r3, [r6], #1
 8007afe:	9b04      	ldr	r3, [sp, #16]
 8007b00:	3301      	adds	r3, #1
 8007b02:	9304      	str	r3, [sp, #16]
 8007b04:	e6aa      	b.n	800785c <_dtoa_r+0x694>
 8007b06:	9c07      	ldr	r4, [sp, #28]
 8007b08:	9704      	str	r7, [sp, #16]
 8007b0a:	4625      	mov	r5, r4
 8007b0c:	e7f3      	b.n	8007af6 <_dtoa_r+0x92e>
 8007b0e:	9b07      	ldr	r3, [sp, #28]
 8007b10:	9308      	str	r3, [sp, #32]
 8007b12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	f000 8104 	beq.w	8007d22 <_dtoa_r+0xb5a>
 8007b1a:	2e00      	cmp	r6, #0
 8007b1c:	dd05      	ble.n	8007b2a <_dtoa_r+0x962>
 8007b1e:	4629      	mov	r1, r5
 8007b20:	4632      	mov	r2, r6
 8007b22:	4658      	mov	r0, fp
 8007b24:	f000 fc6c 	bl	8008400 <__lshift>
 8007b28:	4605      	mov	r5, r0
 8007b2a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d05a      	beq.n	8007be6 <_dtoa_r+0xa1e>
 8007b30:	4658      	mov	r0, fp
 8007b32:	6869      	ldr	r1, [r5, #4]
 8007b34:	f000 fa0e 	bl	8007f54 <_Balloc>
 8007b38:	4606      	mov	r6, r0
 8007b3a:	b928      	cbnz	r0, 8007b48 <_dtoa_r+0x980>
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007b42:	4b83      	ldr	r3, [pc, #524]	@ (8007d50 <_dtoa_r+0xb88>)
 8007b44:	f7ff bb54 	b.w	80071f0 <_dtoa_r+0x28>
 8007b48:	692a      	ldr	r2, [r5, #16]
 8007b4a:	f105 010c 	add.w	r1, r5, #12
 8007b4e:	3202      	adds	r2, #2
 8007b50:	0092      	lsls	r2, r2, #2
 8007b52:	300c      	adds	r0, #12
 8007b54:	f7ff fa7f 	bl	8007056 <memcpy>
 8007b58:	2201      	movs	r2, #1
 8007b5a:	4631      	mov	r1, r6
 8007b5c:	4658      	mov	r0, fp
 8007b5e:	f000 fc4f 	bl	8008400 <__lshift>
 8007b62:	462f      	mov	r7, r5
 8007b64:	4605      	mov	r5, r0
 8007b66:	f10a 0301 	add.w	r3, sl, #1
 8007b6a:	9307      	str	r3, [sp, #28]
 8007b6c:	9b08      	ldr	r3, [sp, #32]
 8007b6e:	4453      	add	r3, sl
 8007b70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b72:	9b02      	ldr	r3, [sp, #8]
 8007b74:	f003 0301 	and.w	r3, r3, #1
 8007b78:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b7a:	9b07      	ldr	r3, [sp, #28]
 8007b7c:	4621      	mov	r1, r4
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	4648      	mov	r0, r9
 8007b82:	9302      	str	r3, [sp, #8]
 8007b84:	f7ff fa98 	bl	80070b8 <quorem>
 8007b88:	4639      	mov	r1, r7
 8007b8a:	9008      	str	r0, [sp, #32]
 8007b8c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007b90:	4648      	mov	r0, r9
 8007b92:	f000 fca1 	bl	80084d8 <__mcmp>
 8007b96:	462a      	mov	r2, r5
 8007b98:	9009      	str	r0, [sp, #36]	@ 0x24
 8007b9a:	4621      	mov	r1, r4
 8007b9c:	4658      	mov	r0, fp
 8007b9e:	f000 fcb7 	bl	8008510 <__mdiff>
 8007ba2:	68c2      	ldr	r2, [r0, #12]
 8007ba4:	4606      	mov	r6, r0
 8007ba6:	bb02      	cbnz	r2, 8007bea <_dtoa_r+0xa22>
 8007ba8:	4601      	mov	r1, r0
 8007baa:	4648      	mov	r0, r9
 8007bac:	f000 fc94 	bl	80084d8 <__mcmp>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	4631      	mov	r1, r6
 8007bb4:	4658      	mov	r0, fp
 8007bb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007bb8:	f000 fa0c 	bl	8007fd4 <_Bfree>
 8007bbc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007bbe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007bc0:	9e07      	ldr	r6, [sp, #28]
 8007bc2:	ea43 0102 	orr.w	r1, r3, r2
 8007bc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bc8:	4319      	orrs	r1, r3
 8007bca:	d110      	bne.n	8007bee <_dtoa_r+0xa26>
 8007bcc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007bd0:	d029      	beq.n	8007c26 <_dtoa_r+0xa5e>
 8007bd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	dd02      	ble.n	8007bde <_dtoa_r+0xa16>
 8007bd8:	9b08      	ldr	r3, [sp, #32]
 8007bda:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007bde:	9b02      	ldr	r3, [sp, #8]
 8007be0:	f883 8000 	strb.w	r8, [r3]
 8007be4:	e63b      	b.n	800785e <_dtoa_r+0x696>
 8007be6:	4628      	mov	r0, r5
 8007be8:	e7bb      	b.n	8007b62 <_dtoa_r+0x99a>
 8007bea:	2201      	movs	r2, #1
 8007bec:	e7e1      	b.n	8007bb2 <_dtoa_r+0x9ea>
 8007bee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	db04      	blt.n	8007bfe <_dtoa_r+0xa36>
 8007bf4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8007bf6:	430b      	orrs	r3, r1
 8007bf8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007bfa:	430b      	orrs	r3, r1
 8007bfc:	d120      	bne.n	8007c40 <_dtoa_r+0xa78>
 8007bfe:	2a00      	cmp	r2, #0
 8007c00:	dded      	ble.n	8007bde <_dtoa_r+0xa16>
 8007c02:	4649      	mov	r1, r9
 8007c04:	2201      	movs	r2, #1
 8007c06:	4658      	mov	r0, fp
 8007c08:	f000 fbfa 	bl	8008400 <__lshift>
 8007c0c:	4621      	mov	r1, r4
 8007c0e:	4681      	mov	r9, r0
 8007c10:	f000 fc62 	bl	80084d8 <__mcmp>
 8007c14:	2800      	cmp	r0, #0
 8007c16:	dc03      	bgt.n	8007c20 <_dtoa_r+0xa58>
 8007c18:	d1e1      	bne.n	8007bde <_dtoa_r+0xa16>
 8007c1a:	f018 0f01 	tst.w	r8, #1
 8007c1e:	d0de      	beq.n	8007bde <_dtoa_r+0xa16>
 8007c20:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007c24:	d1d8      	bne.n	8007bd8 <_dtoa_r+0xa10>
 8007c26:	2339      	movs	r3, #57	@ 0x39
 8007c28:	9a02      	ldr	r2, [sp, #8]
 8007c2a:	7013      	strb	r3, [r2, #0]
 8007c2c:	4633      	mov	r3, r6
 8007c2e:	461e      	mov	r6, r3
 8007c30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007c34:	3b01      	subs	r3, #1
 8007c36:	2a39      	cmp	r2, #57	@ 0x39
 8007c38:	d052      	beq.n	8007ce0 <_dtoa_r+0xb18>
 8007c3a:	3201      	adds	r2, #1
 8007c3c:	701a      	strb	r2, [r3, #0]
 8007c3e:	e60e      	b.n	800785e <_dtoa_r+0x696>
 8007c40:	2a00      	cmp	r2, #0
 8007c42:	dd07      	ble.n	8007c54 <_dtoa_r+0xa8c>
 8007c44:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007c48:	d0ed      	beq.n	8007c26 <_dtoa_r+0xa5e>
 8007c4a:	9a02      	ldr	r2, [sp, #8]
 8007c4c:	f108 0301 	add.w	r3, r8, #1
 8007c50:	7013      	strb	r3, [r2, #0]
 8007c52:	e604      	b.n	800785e <_dtoa_r+0x696>
 8007c54:	9b07      	ldr	r3, [sp, #28]
 8007c56:	9a07      	ldr	r2, [sp, #28]
 8007c58:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007c5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d028      	beq.n	8007cb4 <_dtoa_r+0xaec>
 8007c62:	4649      	mov	r1, r9
 8007c64:	2300      	movs	r3, #0
 8007c66:	220a      	movs	r2, #10
 8007c68:	4658      	mov	r0, fp
 8007c6a:	f000 f9d5 	bl	8008018 <__multadd>
 8007c6e:	42af      	cmp	r7, r5
 8007c70:	4681      	mov	r9, r0
 8007c72:	f04f 0300 	mov.w	r3, #0
 8007c76:	f04f 020a 	mov.w	r2, #10
 8007c7a:	4639      	mov	r1, r7
 8007c7c:	4658      	mov	r0, fp
 8007c7e:	d107      	bne.n	8007c90 <_dtoa_r+0xac8>
 8007c80:	f000 f9ca 	bl	8008018 <__multadd>
 8007c84:	4607      	mov	r7, r0
 8007c86:	4605      	mov	r5, r0
 8007c88:	9b07      	ldr	r3, [sp, #28]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	9307      	str	r3, [sp, #28]
 8007c8e:	e774      	b.n	8007b7a <_dtoa_r+0x9b2>
 8007c90:	f000 f9c2 	bl	8008018 <__multadd>
 8007c94:	4629      	mov	r1, r5
 8007c96:	4607      	mov	r7, r0
 8007c98:	2300      	movs	r3, #0
 8007c9a:	220a      	movs	r2, #10
 8007c9c:	4658      	mov	r0, fp
 8007c9e:	f000 f9bb 	bl	8008018 <__multadd>
 8007ca2:	4605      	mov	r5, r0
 8007ca4:	e7f0      	b.n	8007c88 <_dtoa_r+0xac0>
 8007ca6:	9b08      	ldr	r3, [sp, #32]
 8007ca8:	2700      	movs	r7, #0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	bfcc      	ite	gt
 8007cae:	461e      	movgt	r6, r3
 8007cb0:	2601      	movle	r6, #1
 8007cb2:	4456      	add	r6, sl
 8007cb4:	4649      	mov	r1, r9
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	4658      	mov	r0, fp
 8007cba:	f000 fba1 	bl	8008400 <__lshift>
 8007cbe:	4621      	mov	r1, r4
 8007cc0:	4681      	mov	r9, r0
 8007cc2:	f000 fc09 	bl	80084d8 <__mcmp>
 8007cc6:	2800      	cmp	r0, #0
 8007cc8:	dcb0      	bgt.n	8007c2c <_dtoa_r+0xa64>
 8007cca:	d102      	bne.n	8007cd2 <_dtoa_r+0xb0a>
 8007ccc:	f018 0f01 	tst.w	r8, #1
 8007cd0:	d1ac      	bne.n	8007c2c <_dtoa_r+0xa64>
 8007cd2:	4633      	mov	r3, r6
 8007cd4:	461e      	mov	r6, r3
 8007cd6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cda:	2a30      	cmp	r2, #48	@ 0x30
 8007cdc:	d0fa      	beq.n	8007cd4 <_dtoa_r+0xb0c>
 8007cde:	e5be      	b.n	800785e <_dtoa_r+0x696>
 8007ce0:	459a      	cmp	sl, r3
 8007ce2:	d1a4      	bne.n	8007c2e <_dtoa_r+0xa66>
 8007ce4:	9b04      	ldr	r3, [sp, #16]
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	9304      	str	r3, [sp, #16]
 8007cea:	2331      	movs	r3, #49	@ 0x31
 8007cec:	f88a 3000 	strb.w	r3, [sl]
 8007cf0:	e5b5      	b.n	800785e <_dtoa_r+0x696>
 8007cf2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007cf4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007d54 <_dtoa_r+0xb8c>
 8007cf8:	b11b      	cbz	r3, 8007d02 <_dtoa_r+0xb3a>
 8007cfa:	f10a 0308 	add.w	r3, sl, #8
 8007cfe:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007d00:	6013      	str	r3, [r2, #0]
 8007d02:	4650      	mov	r0, sl
 8007d04:	b017      	add	sp, #92	@ 0x5c
 8007d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d0a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	f77f ae3d 	ble.w	800798c <_dtoa_r+0x7c4>
 8007d12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d14:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d16:	2001      	movs	r0, #1
 8007d18:	e65b      	b.n	80079d2 <_dtoa_r+0x80a>
 8007d1a:	9b08      	ldr	r3, [sp, #32]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	f77f aed6 	ble.w	8007ace <_dtoa_r+0x906>
 8007d22:	4656      	mov	r6, sl
 8007d24:	4621      	mov	r1, r4
 8007d26:	4648      	mov	r0, r9
 8007d28:	f7ff f9c6 	bl	80070b8 <quorem>
 8007d2c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007d30:	9b08      	ldr	r3, [sp, #32]
 8007d32:	f806 8b01 	strb.w	r8, [r6], #1
 8007d36:	eba6 020a 	sub.w	r2, r6, sl
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	ddb3      	ble.n	8007ca6 <_dtoa_r+0xade>
 8007d3e:	4649      	mov	r1, r9
 8007d40:	2300      	movs	r3, #0
 8007d42:	220a      	movs	r2, #10
 8007d44:	4658      	mov	r0, fp
 8007d46:	f000 f967 	bl	8008018 <__multadd>
 8007d4a:	4681      	mov	r9, r0
 8007d4c:	e7ea      	b.n	8007d24 <_dtoa_r+0xb5c>
 8007d4e:	bf00      	nop
 8007d50:	0800c500 	.word	0x0800c500
 8007d54:	0800c49b 	.word	0x0800c49b

08007d58 <_free_r>:
 8007d58:	b538      	push	{r3, r4, r5, lr}
 8007d5a:	4605      	mov	r5, r0
 8007d5c:	2900      	cmp	r1, #0
 8007d5e:	d040      	beq.n	8007de2 <_free_r+0x8a>
 8007d60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d64:	1f0c      	subs	r4, r1, #4
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	bfb8      	it	lt
 8007d6a:	18e4      	addlt	r4, r4, r3
 8007d6c:	f000 f8e6 	bl	8007f3c <__malloc_lock>
 8007d70:	4a1c      	ldr	r2, [pc, #112]	@ (8007de4 <_free_r+0x8c>)
 8007d72:	6813      	ldr	r3, [r2, #0]
 8007d74:	b933      	cbnz	r3, 8007d84 <_free_r+0x2c>
 8007d76:	6063      	str	r3, [r4, #4]
 8007d78:	6014      	str	r4, [r2, #0]
 8007d7a:	4628      	mov	r0, r5
 8007d7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d80:	f000 b8e2 	b.w	8007f48 <__malloc_unlock>
 8007d84:	42a3      	cmp	r3, r4
 8007d86:	d908      	bls.n	8007d9a <_free_r+0x42>
 8007d88:	6820      	ldr	r0, [r4, #0]
 8007d8a:	1821      	adds	r1, r4, r0
 8007d8c:	428b      	cmp	r3, r1
 8007d8e:	bf01      	itttt	eq
 8007d90:	6819      	ldreq	r1, [r3, #0]
 8007d92:	685b      	ldreq	r3, [r3, #4]
 8007d94:	1809      	addeq	r1, r1, r0
 8007d96:	6021      	streq	r1, [r4, #0]
 8007d98:	e7ed      	b.n	8007d76 <_free_r+0x1e>
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	b10b      	cbz	r3, 8007da4 <_free_r+0x4c>
 8007da0:	42a3      	cmp	r3, r4
 8007da2:	d9fa      	bls.n	8007d9a <_free_r+0x42>
 8007da4:	6811      	ldr	r1, [r2, #0]
 8007da6:	1850      	adds	r0, r2, r1
 8007da8:	42a0      	cmp	r0, r4
 8007daa:	d10b      	bne.n	8007dc4 <_free_r+0x6c>
 8007dac:	6820      	ldr	r0, [r4, #0]
 8007dae:	4401      	add	r1, r0
 8007db0:	1850      	adds	r0, r2, r1
 8007db2:	4283      	cmp	r3, r0
 8007db4:	6011      	str	r1, [r2, #0]
 8007db6:	d1e0      	bne.n	8007d7a <_free_r+0x22>
 8007db8:	6818      	ldr	r0, [r3, #0]
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	4408      	add	r0, r1
 8007dbe:	6010      	str	r0, [r2, #0]
 8007dc0:	6053      	str	r3, [r2, #4]
 8007dc2:	e7da      	b.n	8007d7a <_free_r+0x22>
 8007dc4:	d902      	bls.n	8007dcc <_free_r+0x74>
 8007dc6:	230c      	movs	r3, #12
 8007dc8:	602b      	str	r3, [r5, #0]
 8007dca:	e7d6      	b.n	8007d7a <_free_r+0x22>
 8007dcc:	6820      	ldr	r0, [r4, #0]
 8007dce:	1821      	adds	r1, r4, r0
 8007dd0:	428b      	cmp	r3, r1
 8007dd2:	bf01      	itttt	eq
 8007dd4:	6819      	ldreq	r1, [r3, #0]
 8007dd6:	685b      	ldreq	r3, [r3, #4]
 8007dd8:	1809      	addeq	r1, r1, r0
 8007dda:	6021      	streq	r1, [r4, #0]
 8007ddc:	6063      	str	r3, [r4, #4]
 8007dde:	6054      	str	r4, [r2, #4]
 8007de0:	e7cb      	b.n	8007d7a <_free_r+0x22>
 8007de2:	bd38      	pop	{r3, r4, r5, pc}
 8007de4:	20000c0c 	.word	0x20000c0c

08007de8 <malloc>:
 8007de8:	4b02      	ldr	r3, [pc, #8]	@ (8007df4 <malloc+0xc>)
 8007dea:	4601      	mov	r1, r0
 8007dec:	6818      	ldr	r0, [r3, #0]
 8007dee:	f000 b825 	b.w	8007e3c <_malloc_r>
 8007df2:	bf00      	nop
 8007df4:	20000114 	.word	0x20000114

08007df8 <sbrk_aligned>:
 8007df8:	b570      	push	{r4, r5, r6, lr}
 8007dfa:	4e0f      	ldr	r6, [pc, #60]	@ (8007e38 <sbrk_aligned+0x40>)
 8007dfc:	460c      	mov	r4, r1
 8007dfe:	6831      	ldr	r1, [r6, #0]
 8007e00:	4605      	mov	r5, r0
 8007e02:	b911      	cbnz	r1, 8007e0a <sbrk_aligned+0x12>
 8007e04:	f001 fd8c 	bl	8009920 <_sbrk_r>
 8007e08:	6030      	str	r0, [r6, #0]
 8007e0a:	4621      	mov	r1, r4
 8007e0c:	4628      	mov	r0, r5
 8007e0e:	f001 fd87 	bl	8009920 <_sbrk_r>
 8007e12:	1c43      	adds	r3, r0, #1
 8007e14:	d103      	bne.n	8007e1e <sbrk_aligned+0x26>
 8007e16:	f04f 34ff 	mov.w	r4, #4294967295
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	bd70      	pop	{r4, r5, r6, pc}
 8007e1e:	1cc4      	adds	r4, r0, #3
 8007e20:	f024 0403 	bic.w	r4, r4, #3
 8007e24:	42a0      	cmp	r0, r4
 8007e26:	d0f8      	beq.n	8007e1a <sbrk_aligned+0x22>
 8007e28:	1a21      	subs	r1, r4, r0
 8007e2a:	4628      	mov	r0, r5
 8007e2c:	f001 fd78 	bl	8009920 <_sbrk_r>
 8007e30:	3001      	adds	r0, #1
 8007e32:	d1f2      	bne.n	8007e1a <sbrk_aligned+0x22>
 8007e34:	e7ef      	b.n	8007e16 <sbrk_aligned+0x1e>
 8007e36:	bf00      	nop
 8007e38:	20000c08 	.word	0x20000c08

08007e3c <_malloc_r>:
 8007e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e40:	1ccd      	adds	r5, r1, #3
 8007e42:	f025 0503 	bic.w	r5, r5, #3
 8007e46:	3508      	adds	r5, #8
 8007e48:	2d0c      	cmp	r5, #12
 8007e4a:	bf38      	it	cc
 8007e4c:	250c      	movcc	r5, #12
 8007e4e:	2d00      	cmp	r5, #0
 8007e50:	4606      	mov	r6, r0
 8007e52:	db01      	blt.n	8007e58 <_malloc_r+0x1c>
 8007e54:	42a9      	cmp	r1, r5
 8007e56:	d904      	bls.n	8007e62 <_malloc_r+0x26>
 8007e58:	230c      	movs	r3, #12
 8007e5a:	6033      	str	r3, [r6, #0]
 8007e5c:	2000      	movs	r0, #0
 8007e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f38 <_malloc_r+0xfc>
 8007e66:	f000 f869 	bl	8007f3c <__malloc_lock>
 8007e6a:	f8d8 3000 	ldr.w	r3, [r8]
 8007e6e:	461c      	mov	r4, r3
 8007e70:	bb44      	cbnz	r4, 8007ec4 <_malloc_r+0x88>
 8007e72:	4629      	mov	r1, r5
 8007e74:	4630      	mov	r0, r6
 8007e76:	f7ff ffbf 	bl	8007df8 <sbrk_aligned>
 8007e7a:	1c43      	adds	r3, r0, #1
 8007e7c:	4604      	mov	r4, r0
 8007e7e:	d158      	bne.n	8007f32 <_malloc_r+0xf6>
 8007e80:	f8d8 4000 	ldr.w	r4, [r8]
 8007e84:	4627      	mov	r7, r4
 8007e86:	2f00      	cmp	r7, #0
 8007e88:	d143      	bne.n	8007f12 <_malloc_r+0xd6>
 8007e8a:	2c00      	cmp	r4, #0
 8007e8c:	d04b      	beq.n	8007f26 <_malloc_r+0xea>
 8007e8e:	6823      	ldr	r3, [r4, #0]
 8007e90:	4639      	mov	r1, r7
 8007e92:	4630      	mov	r0, r6
 8007e94:	eb04 0903 	add.w	r9, r4, r3
 8007e98:	f001 fd42 	bl	8009920 <_sbrk_r>
 8007e9c:	4581      	cmp	r9, r0
 8007e9e:	d142      	bne.n	8007f26 <_malloc_r+0xea>
 8007ea0:	6821      	ldr	r1, [r4, #0]
 8007ea2:	4630      	mov	r0, r6
 8007ea4:	1a6d      	subs	r5, r5, r1
 8007ea6:	4629      	mov	r1, r5
 8007ea8:	f7ff ffa6 	bl	8007df8 <sbrk_aligned>
 8007eac:	3001      	adds	r0, #1
 8007eae:	d03a      	beq.n	8007f26 <_malloc_r+0xea>
 8007eb0:	6823      	ldr	r3, [r4, #0]
 8007eb2:	442b      	add	r3, r5
 8007eb4:	6023      	str	r3, [r4, #0]
 8007eb6:	f8d8 3000 	ldr.w	r3, [r8]
 8007eba:	685a      	ldr	r2, [r3, #4]
 8007ebc:	bb62      	cbnz	r2, 8007f18 <_malloc_r+0xdc>
 8007ebe:	f8c8 7000 	str.w	r7, [r8]
 8007ec2:	e00f      	b.n	8007ee4 <_malloc_r+0xa8>
 8007ec4:	6822      	ldr	r2, [r4, #0]
 8007ec6:	1b52      	subs	r2, r2, r5
 8007ec8:	d420      	bmi.n	8007f0c <_malloc_r+0xd0>
 8007eca:	2a0b      	cmp	r2, #11
 8007ecc:	d917      	bls.n	8007efe <_malloc_r+0xc2>
 8007ece:	1961      	adds	r1, r4, r5
 8007ed0:	42a3      	cmp	r3, r4
 8007ed2:	6025      	str	r5, [r4, #0]
 8007ed4:	bf18      	it	ne
 8007ed6:	6059      	strne	r1, [r3, #4]
 8007ed8:	6863      	ldr	r3, [r4, #4]
 8007eda:	bf08      	it	eq
 8007edc:	f8c8 1000 	streq.w	r1, [r8]
 8007ee0:	5162      	str	r2, [r4, r5]
 8007ee2:	604b      	str	r3, [r1, #4]
 8007ee4:	4630      	mov	r0, r6
 8007ee6:	f000 f82f 	bl	8007f48 <__malloc_unlock>
 8007eea:	f104 000b 	add.w	r0, r4, #11
 8007eee:	1d23      	adds	r3, r4, #4
 8007ef0:	f020 0007 	bic.w	r0, r0, #7
 8007ef4:	1ac2      	subs	r2, r0, r3
 8007ef6:	bf1c      	itt	ne
 8007ef8:	1a1b      	subne	r3, r3, r0
 8007efa:	50a3      	strne	r3, [r4, r2]
 8007efc:	e7af      	b.n	8007e5e <_malloc_r+0x22>
 8007efe:	6862      	ldr	r2, [r4, #4]
 8007f00:	42a3      	cmp	r3, r4
 8007f02:	bf0c      	ite	eq
 8007f04:	f8c8 2000 	streq.w	r2, [r8]
 8007f08:	605a      	strne	r2, [r3, #4]
 8007f0a:	e7eb      	b.n	8007ee4 <_malloc_r+0xa8>
 8007f0c:	4623      	mov	r3, r4
 8007f0e:	6864      	ldr	r4, [r4, #4]
 8007f10:	e7ae      	b.n	8007e70 <_malloc_r+0x34>
 8007f12:	463c      	mov	r4, r7
 8007f14:	687f      	ldr	r7, [r7, #4]
 8007f16:	e7b6      	b.n	8007e86 <_malloc_r+0x4a>
 8007f18:	461a      	mov	r2, r3
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	42a3      	cmp	r3, r4
 8007f1e:	d1fb      	bne.n	8007f18 <_malloc_r+0xdc>
 8007f20:	2300      	movs	r3, #0
 8007f22:	6053      	str	r3, [r2, #4]
 8007f24:	e7de      	b.n	8007ee4 <_malloc_r+0xa8>
 8007f26:	230c      	movs	r3, #12
 8007f28:	4630      	mov	r0, r6
 8007f2a:	6033      	str	r3, [r6, #0]
 8007f2c:	f000 f80c 	bl	8007f48 <__malloc_unlock>
 8007f30:	e794      	b.n	8007e5c <_malloc_r+0x20>
 8007f32:	6005      	str	r5, [r0, #0]
 8007f34:	e7d6      	b.n	8007ee4 <_malloc_r+0xa8>
 8007f36:	bf00      	nop
 8007f38:	20000c0c 	.word	0x20000c0c

08007f3c <__malloc_lock>:
 8007f3c:	4801      	ldr	r0, [pc, #4]	@ (8007f44 <__malloc_lock+0x8>)
 8007f3e:	f7ff b872 	b.w	8007026 <__retarget_lock_acquire_recursive>
 8007f42:	bf00      	nop
 8007f44:	20000c04 	.word	0x20000c04

08007f48 <__malloc_unlock>:
 8007f48:	4801      	ldr	r0, [pc, #4]	@ (8007f50 <__malloc_unlock+0x8>)
 8007f4a:	f7ff b86d 	b.w	8007028 <__retarget_lock_release_recursive>
 8007f4e:	bf00      	nop
 8007f50:	20000c04 	.word	0x20000c04

08007f54 <_Balloc>:
 8007f54:	b570      	push	{r4, r5, r6, lr}
 8007f56:	69c6      	ldr	r6, [r0, #28]
 8007f58:	4604      	mov	r4, r0
 8007f5a:	460d      	mov	r5, r1
 8007f5c:	b976      	cbnz	r6, 8007f7c <_Balloc+0x28>
 8007f5e:	2010      	movs	r0, #16
 8007f60:	f7ff ff42 	bl	8007de8 <malloc>
 8007f64:	4602      	mov	r2, r0
 8007f66:	61e0      	str	r0, [r4, #28]
 8007f68:	b920      	cbnz	r0, 8007f74 <_Balloc+0x20>
 8007f6a:	216b      	movs	r1, #107	@ 0x6b
 8007f6c:	4b17      	ldr	r3, [pc, #92]	@ (8007fcc <_Balloc+0x78>)
 8007f6e:	4818      	ldr	r0, [pc, #96]	@ (8007fd0 <_Balloc+0x7c>)
 8007f70:	f7ff f884 	bl	800707c <__assert_func>
 8007f74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f78:	6006      	str	r6, [r0, #0]
 8007f7a:	60c6      	str	r6, [r0, #12]
 8007f7c:	69e6      	ldr	r6, [r4, #28]
 8007f7e:	68f3      	ldr	r3, [r6, #12]
 8007f80:	b183      	cbz	r3, 8007fa4 <_Balloc+0x50>
 8007f82:	69e3      	ldr	r3, [r4, #28]
 8007f84:	68db      	ldr	r3, [r3, #12]
 8007f86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f8a:	b9b8      	cbnz	r0, 8007fbc <_Balloc+0x68>
 8007f8c:	2101      	movs	r1, #1
 8007f8e:	fa01 f605 	lsl.w	r6, r1, r5
 8007f92:	1d72      	adds	r2, r6, #5
 8007f94:	4620      	mov	r0, r4
 8007f96:	0092      	lsls	r2, r2, #2
 8007f98:	f001 fcdf 	bl	800995a <_calloc_r>
 8007f9c:	b160      	cbz	r0, 8007fb8 <_Balloc+0x64>
 8007f9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007fa2:	e00e      	b.n	8007fc2 <_Balloc+0x6e>
 8007fa4:	2221      	movs	r2, #33	@ 0x21
 8007fa6:	2104      	movs	r1, #4
 8007fa8:	4620      	mov	r0, r4
 8007faa:	f001 fcd6 	bl	800995a <_calloc_r>
 8007fae:	69e3      	ldr	r3, [r4, #28]
 8007fb0:	60f0      	str	r0, [r6, #12]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d1e4      	bne.n	8007f82 <_Balloc+0x2e>
 8007fb8:	2000      	movs	r0, #0
 8007fba:	bd70      	pop	{r4, r5, r6, pc}
 8007fbc:	6802      	ldr	r2, [r0, #0]
 8007fbe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007fc8:	e7f7      	b.n	8007fba <_Balloc+0x66>
 8007fca:	bf00      	nop
 8007fcc:	0800c3ee 	.word	0x0800c3ee
 8007fd0:	0800c511 	.word	0x0800c511

08007fd4 <_Bfree>:
 8007fd4:	b570      	push	{r4, r5, r6, lr}
 8007fd6:	69c6      	ldr	r6, [r0, #28]
 8007fd8:	4605      	mov	r5, r0
 8007fda:	460c      	mov	r4, r1
 8007fdc:	b976      	cbnz	r6, 8007ffc <_Bfree+0x28>
 8007fde:	2010      	movs	r0, #16
 8007fe0:	f7ff ff02 	bl	8007de8 <malloc>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	61e8      	str	r0, [r5, #28]
 8007fe8:	b920      	cbnz	r0, 8007ff4 <_Bfree+0x20>
 8007fea:	218f      	movs	r1, #143	@ 0x8f
 8007fec:	4b08      	ldr	r3, [pc, #32]	@ (8008010 <_Bfree+0x3c>)
 8007fee:	4809      	ldr	r0, [pc, #36]	@ (8008014 <_Bfree+0x40>)
 8007ff0:	f7ff f844 	bl	800707c <__assert_func>
 8007ff4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ff8:	6006      	str	r6, [r0, #0]
 8007ffa:	60c6      	str	r6, [r0, #12]
 8007ffc:	b13c      	cbz	r4, 800800e <_Bfree+0x3a>
 8007ffe:	69eb      	ldr	r3, [r5, #28]
 8008000:	6862      	ldr	r2, [r4, #4]
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008008:	6021      	str	r1, [r4, #0]
 800800a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800800e:	bd70      	pop	{r4, r5, r6, pc}
 8008010:	0800c3ee 	.word	0x0800c3ee
 8008014:	0800c511 	.word	0x0800c511

08008018 <__multadd>:
 8008018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800801c:	4607      	mov	r7, r0
 800801e:	460c      	mov	r4, r1
 8008020:	461e      	mov	r6, r3
 8008022:	2000      	movs	r0, #0
 8008024:	690d      	ldr	r5, [r1, #16]
 8008026:	f101 0c14 	add.w	ip, r1, #20
 800802a:	f8dc 3000 	ldr.w	r3, [ip]
 800802e:	3001      	adds	r0, #1
 8008030:	b299      	uxth	r1, r3
 8008032:	fb02 6101 	mla	r1, r2, r1, r6
 8008036:	0c1e      	lsrs	r6, r3, #16
 8008038:	0c0b      	lsrs	r3, r1, #16
 800803a:	fb02 3306 	mla	r3, r2, r6, r3
 800803e:	b289      	uxth	r1, r1
 8008040:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008044:	4285      	cmp	r5, r0
 8008046:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800804a:	f84c 1b04 	str.w	r1, [ip], #4
 800804e:	dcec      	bgt.n	800802a <__multadd+0x12>
 8008050:	b30e      	cbz	r6, 8008096 <__multadd+0x7e>
 8008052:	68a3      	ldr	r3, [r4, #8]
 8008054:	42ab      	cmp	r3, r5
 8008056:	dc19      	bgt.n	800808c <__multadd+0x74>
 8008058:	6861      	ldr	r1, [r4, #4]
 800805a:	4638      	mov	r0, r7
 800805c:	3101      	adds	r1, #1
 800805e:	f7ff ff79 	bl	8007f54 <_Balloc>
 8008062:	4680      	mov	r8, r0
 8008064:	b928      	cbnz	r0, 8008072 <__multadd+0x5a>
 8008066:	4602      	mov	r2, r0
 8008068:	21ba      	movs	r1, #186	@ 0xba
 800806a:	4b0c      	ldr	r3, [pc, #48]	@ (800809c <__multadd+0x84>)
 800806c:	480c      	ldr	r0, [pc, #48]	@ (80080a0 <__multadd+0x88>)
 800806e:	f7ff f805 	bl	800707c <__assert_func>
 8008072:	6922      	ldr	r2, [r4, #16]
 8008074:	f104 010c 	add.w	r1, r4, #12
 8008078:	3202      	adds	r2, #2
 800807a:	0092      	lsls	r2, r2, #2
 800807c:	300c      	adds	r0, #12
 800807e:	f7fe ffea 	bl	8007056 <memcpy>
 8008082:	4621      	mov	r1, r4
 8008084:	4638      	mov	r0, r7
 8008086:	f7ff ffa5 	bl	8007fd4 <_Bfree>
 800808a:	4644      	mov	r4, r8
 800808c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008090:	3501      	adds	r5, #1
 8008092:	615e      	str	r6, [r3, #20]
 8008094:	6125      	str	r5, [r4, #16]
 8008096:	4620      	mov	r0, r4
 8008098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800809c:	0800c500 	.word	0x0800c500
 80080a0:	0800c511 	.word	0x0800c511

080080a4 <__s2b>:
 80080a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080a8:	4615      	mov	r5, r2
 80080aa:	2209      	movs	r2, #9
 80080ac:	461f      	mov	r7, r3
 80080ae:	3308      	adds	r3, #8
 80080b0:	460c      	mov	r4, r1
 80080b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80080b6:	4606      	mov	r6, r0
 80080b8:	2201      	movs	r2, #1
 80080ba:	2100      	movs	r1, #0
 80080bc:	429a      	cmp	r2, r3
 80080be:	db09      	blt.n	80080d4 <__s2b+0x30>
 80080c0:	4630      	mov	r0, r6
 80080c2:	f7ff ff47 	bl	8007f54 <_Balloc>
 80080c6:	b940      	cbnz	r0, 80080da <__s2b+0x36>
 80080c8:	4602      	mov	r2, r0
 80080ca:	21d3      	movs	r1, #211	@ 0xd3
 80080cc:	4b18      	ldr	r3, [pc, #96]	@ (8008130 <__s2b+0x8c>)
 80080ce:	4819      	ldr	r0, [pc, #100]	@ (8008134 <__s2b+0x90>)
 80080d0:	f7fe ffd4 	bl	800707c <__assert_func>
 80080d4:	0052      	lsls	r2, r2, #1
 80080d6:	3101      	adds	r1, #1
 80080d8:	e7f0      	b.n	80080bc <__s2b+0x18>
 80080da:	9b08      	ldr	r3, [sp, #32]
 80080dc:	2d09      	cmp	r5, #9
 80080de:	6143      	str	r3, [r0, #20]
 80080e0:	f04f 0301 	mov.w	r3, #1
 80080e4:	6103      	str	r3, [r0, #16]
 80080e6:	dd16      	ble.n	8008116 <__s2b+0x72>
 80080e8:	f104 0909 	add.w	r9, r4, #9
 80080ec:	46c8      	mov	r8, r9
 80080ee:	442c      	add	r4, r5
 80080f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80080f4:	4601      	mov	r1, r0
 80080f6:	220a      	movs	r2, #10
 80080f8:	4630      	mov	r0, r6
 80080fa:	3b30      	subs	r3, #48	@ 0x30
 80080fc:	f7ff ff8c 	bl	8008018 <__multadd>
 8008100:	45a0      	cmp	r8, r4
 8008102:	d1f5      	bne.n	80080f0 <__s2b+0x4c>
 8008104:	f1a5 0408 	sub.w	r4, r5, #8
 8008108:	444c      	add	r4, r9
 800810a:	1b2d      	subs	r5, r5, r4
 800810c:	1963      	adds	r3, r4, r5
 800810e:	42bb      	cmp	r3, r7
 8008110:	db04      	blt.n	800811c <__s2b+0x78>
 8008112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008116:	2509      	movs	r5, #9
 8008118:	340a      	adds	r4, #10
 800811a:	e7f6      	b.n	800810a <__s2b+0x66>
 800811c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008120:	4601      	mov	r1, r0
 8008122:	220a      	movs	r2, #10
 8008124:	4630      	mov	r0, r6
 8008126:	3b30      	subs	r3, #48	@ 0x30
 8008128:	f7ff ff76 	bl	8008018 <__multadd>
 800812c:	e7ee      	b.n	800810c <__s2b+0x68>
 800812e:	bf00      	nop
 8008130:	0800c500 	.word	0x0800c500
 8008134:	0800c511 	.word	0x0800c511

08008138 <__hi0bits>:
 8008138:	4603      	mov	r3, r0
 800813a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800813e:	bf3a      	itte	cc
 8008140:	0403      	lslcc	r3, r0, #16
 8008142:	2010      	movcc	r0, #16
 8008144:	2000      	movcs	r0, #0
 8008146:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800814a:	bf3c      	itt	cc
 800814c:	021b      	lslcc	r3, r3, #8
 800814e:	3008      	addcc	r0, #8
 8008150:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008154:	bf3c      	itt	cc
 8008156:	011b      	lslcc	r3, r3, #4
 8008158:	3004      	addcc	r0, #4
 800815a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800815e:	bf3c      	itt	cc
 8008160:	009b      	lslcc	r3, r3, #2
 8008162:	3002      	addcc	r0, #2
 8008164:	2b00      	cmp	r3, #0
 8008166:	db05      	blt.n	8008174 <__hi0bits+0x3c>
 8008168:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800816c:	f100 0001 	add.w	r0, r0, #1
 8008170:	bf08      	it	eq
 8008172:	2020      	moveq	r0, #32
 8008174:	4770      	bx	lr

08008176 <__lo0bits>:
 8008176:	6803      	ldr	r3, [r0, #0]
 8008178:	4602      	mov	r2, r0
 800817a:	f013 0007 	ands.w	r0, r3, #7
 800817e:	d00b      	beq.n	8008198 <__lo0bits+0x22>
 8008180:	07d9      	lsls	r1, r3, #31
 8008182:	d421      	bmi.n	80081c8 <__lo0bits+0x52>
 8008184:	0798      	lsls	r0, r3, #30
 8008186:	bf49      	itett	mi
 8008188:	085b      	lsrmi	r3, r3, #1
 800818a:	089b      	lsrpl	r3, r3, #2
 800818c:	2001      	movmi	r0, #1
 800818e:	6013      	strmi	r3, [r2, #0]
 8008190:	bf5c      	itt	pl
 8008192:	2002      	movpl	r0, #2
 8008194:	6013      	strpl	r3, [r2, #0]
 8008196:	4770      	bx	lr
 8008198:	b299      	uxth	r1, r3
 800819a:	b909      	cbnz	r1, 80081a0 <__lo0bits+0x2a>
 800819c:	2010      	movs	r0, #16
 800819e:	0c1b      	lsrs	r3, r3, #16
 80081a0:	b2d9      	uxtb	r1, r3
 80081a2:	b909      	cbnz	r1, 80081a8 <__lo0bits+0x32>
 80081a4:	3008      	adds	r0, #8
 80081a6:	0a1b      	lsrs	r3, r3, #8
 80081a8:	0719      	lsls	r1, r3, #28
 80081aa:	bf04      	itt	eq
 80081ac:	091b      	lsreq	r3, r3, #4
 80081ae:	3004      	addeq	r0, #4
 80081b0:	0799      	lsls	r1, r3, #30
 80081b2:	bf04      	itt	eq
 80081b4:	089b      	lsreq	r3, r3, #2
 80081b6:	3002      	addeq	r0, #2
 80081b8:	07d9      	lsls	r1, r3, #31
 80081ba:	d403      	bmi.n	80081c4 <__lo0bits+0x4e>
 80081bc:	085b      	lsrs	r3, r3, #1
 80081be:	f100 0001 	add.w	r0, r0, #1
 80081c2:	d003      	beq.n	80081cc <__lo0bits+0x56>
 80081c4:	6013      	str	r3, [r2, #0]
 80081c6:	4770      	bx	lr
 80081c8:	2000      	movs	r0, #0
 80081ca:	4770      	bx	lr
 80081cc:	2020      	movs	r0, #32
 80081ce:	4770      	bx	lr

080081d0 <__i2b>:
 80081d0:	b510      	push	{r4, lr}
 80081d2:	460c      	mov	r4, r1
 80081d4:	2101      	movs	r1, #1
 80081d6:	f7ff febd 	bl	8007f54 <_Balloc>
 80081da:	4602      	mov	r2, r0
 80081dc:	b928      	cbnz	r0, 80081ea <__i2b+0x1a>
 80081de:	f240 1145 	movw	r1, #325	@ 0x145
 80081e2:	4b04      	ldr	r3, [pc, #16]	@ (80081f4 <__i2b+0x24>)
 80081e4:	4804      	ldr	r0, [pc, #16]	@ (80081f8 <__i2b+0x28>)
 80081e6:	f7fe ff49 	bl	800707c <__assert_func>
 80081ea:	2301      	movs	r3, #1
 80081ec:	6144      	str	r4, [r0, #20]
 80081ee:	6103      	str	r3, [r0, #16]
 80081f0:	bd10      	pop	{r4, pc}
 80081f2:	bf00      	nop
 80081f4:	0800c500 	.word	0x0800c500
 80081f8:	0800c511 	.word	0x0800c511

080081fc <__multiply>:
 80081fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008200:	4614      	mov	r4, r2
 8008202:	690a      	ldr	r2, [r1, #16]
 8008204:	6923      	ldr	r3, [r4, #16]
 8008206:	460f      	mov	r7, r1
 8008208:	429a      	cmp	r2, r3
 800820a:	bfa2      	ittt	ge
 800820c:	4623      	movge	r3, r4
 800820e:	460c      	movge	r4, r1
 8008210:	461f      	movge	r7, r3
 8008212:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008216:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800821a:	68a3      	ldr	r3, [r4, #8]
 800821c:	6861      	ldr	r1, [r4, #4]
 800821e:	eb0a 0609 	add.w	r6, sl, r9
 8008222:	42b3      	cmp	r3, r6
 8008224:	b085      	sub	sp, #20
 8008226:	bfb8      	it	lt
 8008228:	3101      	addlt	r1, #1
 800822a:	f7ff fe93 	bl	8007f54 <_Balloc>
 800822e:	b930      	cbnz	r0, 800823e <__multiply+0x42>
 8008230:	4602      	mov	r2, r0
 8008232:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008236:	4b43      	ldr	r3, [pc, #268]	@ (8008344 <__multiply+0x148>)
 8008238:	4843      	ldr	r0, [pc, #268]	@ (8008348 <__multiply+0x14c>)
 800823a:	f7fe ff1f 	bl	800707c <__assert_func>
 800823e:	f100 0514 	add.w	r5, r0, #20
 8008242:	462b      	mov	r3, r5
 8008244:	2200      	movs	r2, #0
 8008246:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800824a:	4543      	cmp	r3, r8
 800824c:	d321      	bcc.n	8008292 <__multiply+0x96>
 800824e:	f107 0114 	add.w	r1, r7, #20
 8008252:	f104 0214 	add.w	r2, r4, #20
 8008256:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800825a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800825e:	9302      	str	r3, [sp, #8]
 8008260:	1b13      	subs	r3, r2, r4
 8008262:	3b15      	subs	r3, #21
 8008264:	f023 0303 	bic.w	r3, r3, #3
 8008268:	3304      	adds	r3, #4
 800826a:	f104 0715 	add.w	r7, r4, #21
 800826e:	42ba      	cmp	r2, r7
 8008270:	bf38      	it	cc
 8008272:	2304      	movcc	r3, #4
 8008274:	9301      	str	r3, [sp, #4]
 8008276:	9b02      	ldr	r3, [sp, #8]
 8008278:	9103      	str	r1, [sp, #12]
 800827a:	428b      	cmp	r3, r1
 800827c:	d80c      	bhi.n	8008298 <__multiply+0x9c>
 800827e:	2e00      	cmp	r6, #0
 8008280:	dd03      	ble.n	800828a <__multiply+0x8e>
 8008282:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008286:	2b00      	cmp	r3, #0
 8008288:	d05a      	beq.n	8008340 <__multiply+0x144>
 800828a:	6106      	str	r6, [r0, #16]
 800828c:	b005      	add	sp, #20
 800828e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008292:	f843 2b04 	str.w	r2, [r3], #4
 8008296:	e7d8      	b.n	800824a <__multiply+0x4e>
 8008298:	f8b1 a000 	ldrh.w	sl, [r1]
 800829c:	f1ba 0f00 	cmp.w	sl, #0
 80082a0:	d023      	beq.n	80082ea <__multiply+0xee>
 80082a2:	46a9      	mov	r9, r5
 80082a4:	f04f 0c00 	mov.w	ip, #0
 80082a8:	f104 0e14 	add.w	lr, r4, #20
 80082ac:	f85e 7b04 	ldr.w	r7, [lr], #4
 80082b0:	f8d9 3000 	ldr.w	r3, [r9]
 80082b4:	fa1f fb87 	uxth.w	fp, r7
 80082b8:	b29b      	uxth	r3, r3
 80082ba:	fb0a 330b 	mla	r3, sl, fp, r3
 80082be:	4463      	add	r3, ip
 80082c0:	f8d9 c000 	ldr.w	ip, [r9]
 80082c4:	0c3f      	lsrs	r7, r7, #16
 80082c6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80082ca:	fb0a c707 	mla	r7, sl, r7, ip
 80082ce:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80082d8:	4572      	cmp	r2, lr
 80082da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80082de:	f849 3b04 	str.w	r3, [r9], #4
 80082e2:	d8e3      	bhi.n	80082ac <__multiply+0xb0>
 80082e4:	9b01      	ldr	r3, [sp, #4]
 80082e6:	f845 c003 	str.w	ip, [r5, r3]
 80082ea:	9b03      	ldr	r3, [sp, #12]
 80082ec:	3104      	adds	r1, #4
 80082ee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80082f2:	f1b9 0f00 	cmp.w	r9, #0
 80082f6:	d021      	beq.n	800833c <__multiply+0x140>
 80082f8:	46ae      	mov	lr, r5
 80082fa:	f04f 0a00 	mov.w	sl, #0
 80082fe:	682b      	ldr	r3, [r5, #0]
 8008300:	f104 0c14 	add.w	ip, r4, #20
 8008304:	f8bc b000 	ldrh.w	fp, [ip]
 8008308:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800830c:	b29b      	uxth	r3, r3
 800830e:	fb09 770b 	mla	r7, r9, fp, r7
 8008312:	4457      	add	r7, sl
 8008314:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008318:	f84e 3b04 	str.w	r3, [lr], #4
 800831c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008320:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008324:	f8be 3000 	ldrh.w	r3, [lr]
 8008328:	4562      	cmp	r2, ip
 800832a:	fb09 330a 	mla	r3, r9, sl, r3
 800832e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008332:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008336:	d8e5      	bhi.n	8008304 <__multiply+0x108>
 8008338:	9f01      	ldr	r7, [sp, #4]
 800833a:	51eb      	str	r3, [r5, r7]
 800833c:	3504      	adds	r5, #4
 800833e:	e79a      	b.n	8008276 <__multiply+0x7a>
 8008340:	3e01      	subs	r6, #1
 8008342:	e79c      	b.n	800827e <__multiply+0x82>
 8008344:	0800c500 	.word	0x0800c500
 8008348:	0800c511 	.word	0x0800c511

0800834c <__pow5mult>:
 800834c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008350:	4615      	mov	r5, r2
 8008352:	f012 0203 	ands.w	r2, r2, #3
 8008356:	4607      	mov	r7, r0
 8008358:	460e      	mov	r6, r1
 800835a:	d007      	beq.n	800836c <__pow5mult+0x20>
 800835c:	4c25      	ldr	r4, [pc, #148]	@ (80083f4 <__pow5mult+0xa8>)
 800835e:	3a01      	subs	r2, #1
 8008360:	2300      	movs	r3, #0
 8008362:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008366:	f7ff fe57 	bl	8008018 <__multadd>
 800836a:	4606      	mov	r6, r0
 800836c:	10ad      	asrs	r5, r5, #2
 800836e:	d03d      	beq.n	80083ec <__pow5mult+0xa0>
 8008370:	69fc      	ldr	r4, [r7, #28]
 8008372:	b97c      	cbnz	r4, 8008394 <__pow5mult+0x48>
 8008374:	2010      	movs	r0, #16
 8008376:	f7ff fd37 	bl	8007de8 <malloc>
 800837a:	4602      	mov	r2, r0
 800837c:	61f8      	str	r0, [r7, #28]
 800837e:	b928      	cbnz	r0, 800838c <__pow5mult+0x40>
 8008380:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008384:	4b1c      	ldr	r3, [pc, #112]	@ (80083f8 <__pow5mult+0xac>)
 8008386:	481d      	ldr	r0, [pc, #116]	@ (80083fc <__pow5mult+0xb0>)
 8008388:	f7fe fe78 	bl	800707c <__assert_func>
 800838c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008390:	6004      	str	r4, [r0, #0]
 8008392:	60c4      	str	r4, [r0, #12]
 8008394:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008398:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800839c:	b94c      	cbnz	r4, 80083b2 <__pow5mult+0x66>
 800839e:	f240 2171 	movw	r1, #625	@ 0x271
 80083a2:	4638      	mov	r0, r7
 80083a4:	f7ff ff14 	bl	80081d0 <__i2b>
 80083a8:	2300      	movs	r3, #0
 80083aa:	4604      	mov	r4, r0
 80083ac:	f8c8 0008 	str.w	r0, [r8, #8]
 80083b0:	6003      	str	r3, [r0, #0]
 80083b2:	f04f 0900 	mov.w	r9, #0
 80083b6:	07eb      	lsls	r3, r5, #31
 80083b8:	d50a      	bpl.n	80083d0 <__pow5mult+0x84>
 80083ba:	4631      	mov	r1, r6
 80083bc:	4622      	mov	r2, r4
 80083be:	4638      	mov	r0, r7
 80083c0:	f7ff ff1c 	bl	80081fc <__multiply>
 80083c4:	4680      	mov	r8, r0
 80083c6:	4631      	mov	r1, r6
 80083c8:	4638      	mov	r0, r7
 80083ca:	f7ff fe03 	bl	8007fd4 <_Bfree>
 80083ce:	4646      	mov	r6, r8
 80083d0:	106d      	asrs	r5, r5, #1
 80083d2:	d00b      	beq.n	80083ec <__pow5mult+0xa0>
 80083d4:	6820      	ldr	r0, [r4, #0]
 80083d6:	b938      	cbnz	r0, 80083e8 <__pow5mult+0x9c>
 80083d8:	4622      	mov	r2, r4
 80083da:	4621      	mov	r1, r4
 80083dc:	4638      	mov	r0, r7
 80083de:	f7ff ff0d 	bl	80081fc <__multiply>
 80083e2:	6020      	str	r0, [r4, #0]
 80083e4:	f8c0 9000 	str.w	r9, [r0]
 80083e8:	4604      	mov	r4, r0
 80083ea:	e7e4      	b.n	80083b6 <__pow5mult+0x6a>
 80083ec:	4630      	mov	r0, r6
 80083ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083f2:	bf00      	nop
 80083f4:	0800c56c 	.word	0x0800c56c
 80083f8:	0800c3ee 	.word	0x0800c3ee
 80083fc:	0800c511 	.word	0x0800c511

08008400 <__lshift>:
 8008400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008404:	460c      	mov	r4, r1
 8008406:	4607      	mov	r7, r0
 8008408:	4691      	mov	r9, r2
 800840a:	6923      	ldr	r3, [r4, #16]
 800840c:	6849      	ldr	r1, [r1, #4]
 800840e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008412:	68a3      	ldr	r3, [r4, #8]
 8008414:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008418:	f108 0601 	add.w	r6, r8, #1
 800841c:	42b3      	cmp	r3, r6
 800841e:	db0b      	blt.n	8008438 <__lshift+0x38>
 8008420:	4638      	mov	r0, r7
 8008422:	f7ff fd97 	bl	8007f54 <_Balloc>
 8008426:	4605      	mov	r5, r0
 8008428:	b948      	cbnz	r0, 800843e <__lshift+0x3e>
 800842a:	4602      	mov	r2, r0
 800842c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008430:	4b27      	ldr	r3, [pc, #156]	@ (80084d0 <__lshift+0xd0>)
 8008432:	4828      	ldr	r0, [pc, #160]	@ (80084d4 <__lshift+0xd4>)
 8008434:	f7fe fe22 	bl	800707c <__assert_func>
 8008438:	3101      	adds	r1, #1
 800843a:	005b      	lsls	r3, r3, #1
 800843c:	e7ee      	b.n	800841c <__lshift+0x1c>
 800843e:	2300      	movs	r3, #0
 8008440:	f100 0114 	add.w	r1, r0, #20
 8008444:	f100 0210 	add.w	r2, r0, #16
 8008448:	4618      	mov	r0, r3
 800844a:	4553      	cmp	r3, sl
 800844c:	db33      	blt.n	80084b6 <__lshift+0xb6>
 800844e:	6920      	ldr	r0, [r4, #16]
 8008450:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008454:	f104 0314 	add.w	r3, r4, #20
 8008458:	f019 091f 	ands.w	r9, r9, #31
 800845c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008460:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008464:	d02b      	beq.n	80084be <__lshift+0xbe>
 8008466:	468a      	mov	sl, r1
 8008468:	2200      	movs	r2, #0
 800846a:	f1c9 0e20 	rsb	lr, r9, #32
 800846e:	6818      	ldr	r0, [r3, #0]
 8008470:	fa00 f009 	lsl.w	r0, r0, r9
 8008474:	4310      	orrs	r0, r2
 8008476:	f84a 0b04 	str.w	r0, [sl], #4
 800847a:	f853 2b04 	ldr.w	r2, [r3], #4
 800847e:	459c      	cmp	ip, r3
 8008480:	fa22 f20e 	lsr.w	r2, r2, lr
 8008484:	d8f3      	bhi.n	800846e <__lshift+0x6e>
 8008486:	ebac 0304 	sub.w	r3, ip, r4
 800848a:	3b15      	subs	r3, #21
 800848c:	f023 0303 	bic.w	r3, r3, #3
 8008490:	3304      	adds	r3, #4
 8008492:	f104 0015 	add.w	r0, r4, #21
 8008496:	4584      	cmp	ip, r0
 8008498:	bf38      	it	cc
 800849a:	2304      	movcc	r3, #4
 800849c:	50ca      	str	r2, [r1, r3]
 800849e:	b10a      	cbz	r2, 80084a4 <__lshift+0xa4>
 80084a0:	f108 0602 	add.w	r6, r8, #2
 80084a4:	3e01      	subs	r6, #1
 80084a6:	4638      	mov	r0, r7
 80084a8:	4621      	mov	r1, r4
 80084aa:	612e      	str	r6, [r5, #16]
 80084ac:	f7ff fd92 	bl	8007fd4 <_Bfree>
 80084b0:	4628      	mov	r0, r5
 80084b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80084ba:	3301      	adds	r3, #1
 80084bc:	e7c5      	b.n	800844a <__lshift+0x4a>
 80084be:	3904      	subs	r1, #4
 80084c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80084c4:	459c      	cmp	ip, r3
 80084c6:	f841 2f04 	str.w	r2, [r1, #4]!
 80084ca:	d8f9      	bhi.n	80084c0 <__lshift+0xc0>
 80084cc:	e7ea      	b.n	80084a4 <__lshift+0xa4>
 80084ce:	bf00      	nop
 80084d0:	0800c500 	.word	0x0800c500
 80084d4:	0800c511 	.word	0x0800c511

080084d8 <__mcmp>:
 80084d8:	4603      	mov	r3, r0
 80084da:	690a      	ldr	r2, [r1, #16]
 80084dc:	6900      	ldr	r0, [r0, #16]
 80084de:	b530      	push	{r4, r5, lr}
 80084e0:	1a80      	subs	r0, r0, r2
 80084e2:	d10e      	bne.n	8008502 <__mcmp+0x2a>
 80084e4:	3314      	adds	r3, #20
 80084e6:	3114      	adds	r1, #20
 80084e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80084ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80084f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80084f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80084f8:	4295      	cmp	r5, r2
 80084fa:	d003      	beq.n	8008504 <__mcmp+0x2c>
 80084fc:	d205      	bcs.n	800850a <__mcmp+0x32>
 80084fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008502:	bd30      	pop	{r4, r5, pc}
 8008504:	42a3      	cmp	r3, r4
 8008506:	d3f3      	bcc.n	80084f0 <__mcmp+0x18>
 8008508:	e7fb      	b.n	8008502 <__mcmp+0x2a>
 800850a:	2001      	movs	r0, #1
 800850c:	e7f9      	b.n	8008502 <__mcmp+0x2a>
	...

08008510 <__mdiff>:
 8008510:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008514:	4689      	mov	r9, r1
 8008516:	4606      	mov	r6, r0
 8008518:	4611      	mov	r1, r2
 800851a:	4648      	mov	r0, r9
 800851c:	4614      	mov	r4, r2
 800851e:	f7ff ffdb 	bl	80084d8 <__mcmp>
 8008522:	1e05      	subs	r5, r0, #0
 8008524:	d112      	bne.n	800854c <__mdiff+0x3c>
 8008526:	4629      	mov	r1, r5
 8008528:	4630      	mov	r0, r6
 800852a:	f7ff fd13 	bl	8007f54 <_Balloc>
 800852e:	4602      	mov	r2, r0
 8008530:	b928      	cbnz	r0, 800853e <__mdiff+0x2e>
 8008532:	f240 2137 	movw	r1, #567	@ 0x237
 8008536:	4b3e      	ldr	r3, [pc, #248]	@ (8008630 <__mdiff+0x120>)
 8008538:	483e      	ldr	r0, [pc, #248]	@ (8008634 <__mdiff+0x124>)
 800853a:	f7fe fd9f 	bl	800707c <__assert_func>
 800853e:	2301      	movs	r3, #1
 8008540:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008544:	4610      	mov	r0, r2
 8008546:	b003      	add	sp, #12
 8008548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800854c:	bfbc      	itt	lt
 800854e:	464b      	movlt	r3, r9
 8008550:	46a1      	movlt	r9, r4
 8008552:	4630      	mov	r0, r6
 8008554:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008558:	bfba      	itte	lt
 800855a:	461c      	movlt	r4, r3
 800855c:	2501      	movlt	r5, #1
 800855e:	2500      	movge	r5, #0
 8008560:	f7ff fcf8 	bl	8007f54 <_Balloc>
 8008564:	4602      	mov	r2, r0
 8008566:	b918      	cbnz	r0, 8008570 <__mdiff+0x60>
 8008568:	f240 2145 	movw	r1, #581	@ 0x245
 800856c:	4b30      	ldr	r3, [pc, #192]	@ (8008630 <__mdiff+0x120>)
 800856e:	e7e3      	b.n	8008538 <__mdiff+0x28>
 8008570:	f100 0b14 	add.w	fp, r0, #20
 8008574:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008578:	f109 0310 	add.w	r3, r9, #16
 800857c:	60c5      	str	r5, [r0, #12]
 800857e:	f04f 0c00 	mov.w	ip, #0
 8008582:	f109 0514 	add.w	r5, r9, #20
 8008586:	46d9      	mov	r9, fp
 8008588:	6926      	ldr	r6, [r4, #16]
 800858a:	f104 0e14 	add.w	lr, r4, #20
 800858e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008592:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008596:	9301      	str	r3, [sp, #4]
 8008598:	9b01      	ldr	r3, [sp, #4]
 800859a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800859e:	f853 af04 	ldr.w	sl, [r3, #4]!
 80085a2:	b281      	uxth	r1, r0
 80085a4:	9301      	str	r3, [sp, #4]
 80085a6:	fa1f f38a 	uxth.w	r3, sl
 80085aa:	1a5b      	subs	r3, r3, r1
 80085ac:	0c00      	lsrs	r0, r0, #16
 80085ae:	4463      	add	r3, ip
 80085b0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80085b4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80085b8:	b29b      	uxth	r3, r3
 80085ba:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80085be:	4576      	cmp	r6, lr
 80085c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80085c4:	f849 3b04 	str.w	r3, [r9], #4
 80085c8:	d8e6      	bhi.n	8008598 <__mdiff+0x88>
 80085ca:	1b33      	subs	r3, r6, r4
 80085cc:	3b15      	subs	r3, #21
 80085ce:	f023 0303 	bic.w	r3, r3, #3
 80085d2:	3415      	adds	r4, #21
 80085d4:	3304      	adds	r3, #4
 80085d6:	42a6      	cmp	r6, r4
 80085d8:	bf38      	it	cc
 80085da:	2304      	movcc	r3, #4
 80085dc:	441d      	add	r5, r3
 80085de:	445b      	add	r3, fp
 80085e0:	461e      	mov	r6, r3
 80085e2:	462c      	mov	r4, r5
 80085e4:	4544      	cmp	r4, r8
 80085e6:	d30e      	bcc.n	8008606 <__mdiff+0xf6>
 80085e8:	f108 0103 	add.w	r1, r8, #3
 80085ec:	1b49      	subs	r1, r1, r5
 80085ee:	f021 0103 	bic.w	r1, r1, #3
 80085f2:	3d03      	subs	r5, #3
 80085f4:	45a8      	cmp	r8, r5
 80085f6:	bf38      	it	cc
 80085f8:	2100      	movcc	r1, #0
 80085fa:	440b      	add	r3, r1
 80085fc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008600:	b199      	cbz	r1, 800862a <__mdiff+0x11a>
 8008602:	6117      	str	r7, [r2, #16]
 8008604:	e79e      	b.n	8008544 <__mdiff+0x34>
 8008606:	46e6      	mov	lr, ip
 8008608:	f854 1b04 	ldr.w	r1, [r4], #4
 800860c:	fa1f fc81 	uxth.w	ip, r1
 8008610:	44f4      	add	ip, lr
 8008612:	0c08      	lsrs	r0, r1, #16
 8008614:	4471      	add	r1, lr
 8008616:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800861a:	b289      	uxth	r1, r1
 800861c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008620:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008624:	f846 1b04 	str.w	r1, [r6], #4
 8008628:	e7dc      	b.n	80085e4 <__mdiff+0xd4>
 800862a:	3f01      	subs	r7, #1
 800862c:	e7e6      	b.n	80085fc <__mdiff+0xec>
 800862e:	bf00      	nop
 8008630:	0800c500 	.word	0x0800c500
 8008634:	0800c511 	.word	0x0800c511

08008638 <__ulp>:
 8008638:	4b0e      	ldr	r3, [pc, #56]	@ (8008674 <__ulp+0x3c>)
 800863a:	400b      	ands	r3, r1
 800863c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008640:	2b00      	cmp	r3, #0
 8008642:	dc08      	bgt.n	8008656 <__ulp+0x1e>
 8008644:	425b      	negs	r3, r3
 8008646:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800864a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800864e:	da04      	bge.n	800865a <__ulp+0x22>
 8008650:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008654:	4113      	asrs	r3, r2
 8008656:	2200      	movs	r2, #0
 8008658:	e008      	b.n	800866c <__ulp+0x34>
 800865a:	f1a2 0314 	sub.w	r3, r2, #20
 800865e:	2b1e      	cmp	r3, #30
 8008660:	bfd6      	itet	le
 8008662:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008666:	2201      	movgt	r2, #1
 8008668:	40da      	lsrle	r2, r3
 800866a:	2300      	movs	r3, #0
 800866c:	4619      	mov	r1, r3
 800866e:	4610      	mov	r0, r2
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	7ff00000 	.word	0x7ff00000

08008678 <__b2d>:
 8008678:	6902      	ldr	r2, [r0, #16]
 800867a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800867c:	f100 0614 	add.w	r6, r0, #20
 8008680:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008684:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8008688:	4f1e      	ldr	r7, [pc, #120]	@ (8008704 <__b2d+0x8c>)
 800868a:	4620      	mov	r0, r4
 800868c:	f7ff fd54 	bl	8008138 <__hi0bits>
 8008690:	4603      	mov	r3, r0
 8008692:	f1c0 0020 	rsb	r0, r0, #32
 8008696:	2b0a      	cmp	r3, #10
 8008698:	f1a2 0504 	sub.w	r5, r2, #4
 800869c:	6008      	str	r0, [r1, #0]
 800869e:	dc12      	bgt.n	80086c6 <__b2d+0x4e>
 80086a0:	42ae      	cmp	r6, r5
 80086a2:	bf2c      	ite	cs
 80086a4:	2200      	movcs	r2, #0
 80086a6:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80086aa:	f1c3 0c0b 	rsb	ip, r3, #11
 80086ae:	3315      	adds	r3, #21
 80086b0:	fa24 fe0c 	lsr.w	lr, r4, ip
 80086b4:	fa04 f303 	lsl.w	r3, r4, r3
 80086b8:	fa22 f20c 	lsr.w	r2, r2, ip
 80086bc:	ea4e 0107 	orr.w	r1, lr, r7
 80086c0:	431a      	orrs	r2, r3
 80086c2:	4610      	mov	r0, r2
 80086c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086c6:	42ae      	cmp	r6, r5
 80086c8:	bf36      	itet	cc
 80086ca:	f1a2 0508 	subcc.w	r5, r2, #8
 80086ce:	2200      	movcs	r2, #0
 80086d0:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80086d4:	3b0b      	subs	r3, #11
 80086d6:	d012      	beq.n	80086fe <__b2d+0x86>
 80086d8:	f1c3 0720 	rsb	r7, r3, #32
 80086dc:	fa22 f107 	lsr.w	r1, r2, r7
 80086e0:	409c      	lsls	r4, r3
 80086e2:	430c      	orrs	r4, r1
 80086e4:	42b5      	cmp	r5, r6
 80086e6:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80086ea:	bf94      	ite	ls
 80086ec:	2400      	movls	r4, #0
 80086ee:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80086f2:	409a      	lsls	r2, r3
 80086f4:	40fc      	lsrs	r4, r7
 80086f6:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80086fa:	4322      	orrs	r2, r4
 80086fc:	e7e1      	b.n	80086c2 <__b2d+0x4a>
 80086fe:	ea44 0107 	orr.w	r1, r4, r7
 8008702:	e7de      	b.n	80086c2 <__b2d+0x4a>
 8008704:	3ff00000 	.word	0x3ff00000

08008708 <__d2b>:
 8008708:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800870c:	2101      	movs	r1, #1
 800870e:	4690      	mov	r8, r2
 8008710:	4699      	mov	r9, r3
 8008712:	9e08      	ldr	r6, [sp, #32]
 8008714:	f7ff fc1e 	bl	8007f54 <_Balloc>
 8008718:	4604      	mov	r4, r0
 800871a:	b930      	cbnz	r0, 800872a <__d2b+0x22>
 800871c:	4602      	mov	r2, r0
 800871e:	f240 310f 	movw	r1, #783	@ 0x30f
 8008722:	4b23      	ldr	r3, [pc, #140]	@ (80087b0 <__d2b+0xa8>)
 8008724:	4823      	ldr	r0, [pc, #140]	@ (80087b4 <__d2b+0xac>)
 8008726:	f7fe fca9 	bl	800707c <__assert_func>
 800872a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800872e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008732:	b10d      	cbz	r5, 8008738 <__d2b+0x30>
 8008734:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008738:	9301      	str	r3, [sp, #4]
 800873a:	f1b8 0300 	subs.w	r3, r8, #0
 800873e:	d024      	beq.n	800878a <__d2b+0x82>
 8008740:	4668      	mov	r0, sp
 8008742:	9300      	str	r3, [sp, #0]
 8008744:	f7ff fd17 	bl	8008176 <__lo0bits>
 8008748:	e9dd 1200 	ldrd	r1, r2, [sp]
 800874c:	b1d8      	cbz	r0, 8008786 <__d2b+0x7e>
 800874e:	f1c0 0320 	rsb	r3, r0, #32
 8008752:	fa02 f303 	lsl.w	r3, r2, r3
 8008756:	430b      	orrs	r3, r1
 8008758:	40c2      	lsrs	r2, r0
 800875a:	6163      	str	r3, [r4, #20]
 800875c:	9201      	str	r2, [sp, #4]
 800875e:	9b01      	ldr	r3, [sp, #4]
 8008760:	2b00      	cmp	r3, #0
 8008762:	bf0c      	ite	eq
 8008764:	2201      	moveq	r2, #1
 8008766:	2202      	movne	r2, #2
 8008768:	61a3      	str	r3, [r4, #24]
 800876a:	6122      	str	r2, [r4, #16]
 800876c:	b1ad      	cbz	r5, 800879a <__d2b+0x92>
 800876e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008772:	4405      	add	r5, r0
 8008774:	6035      	str	r5, [r6, #0]
 8008776:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800877a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800877c:	6018      	str	r0, [r3, #0]
 800877e:	4620      	mov	r0, r4
 8008780:	b002      	add	sp, #8
 8008782:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008786:	6161      	str	r1, [r4, #20]
 8008788:	e7e9      	b.n	800875e <__d2b+0x56>
 800878a:	a801      	add	r0, sp, #4
 800878c:	f7ff fcf3 	bl	8008176 <__lo0bits>
 8008790:	9b01      	ldr	r3, [sp, #4]
 8008792:	2201      	movs	r2, #1
 8008794:	6163      	str	r3, [r4, #20]
 8008796:	3020      	adds	r0, #32
 8008798:	e7e7      	b.n	800876a <__d2b+0x62>
 800879a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800879e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80087a2:	6030      	str	r0, [r6, #0]
 80087a4:	6918      	ldr	r0, [r3, #16]
 80087a6:	f7ff fcc7 	bl	8008138 <__hi0bits>
 80087aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80087ae:	e7e4      	b.n	800877a <__d2b+0x72>
 80087b0:	0800c500 	.word	0x0800c500
 80087b4:	0800c511 	.word	0x0800c511

080087b8 <__ratio>:
 80087b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087bc:	b085      	sub	sp, #20
 80087be:	e9cd 1000 	strd	r1, r0, [sp]
 80087c2:	a902      	add	r1, sp, #8
 80087c4:	f7ff ff58 	bl	8008678 <__b2d>
 80087c8:	468b      	mov	fp, r1
 80087ca:	4606      	mov	r6, r0
 80087cc:	460f      	mov	r7, r1
 80087ce:	9800      	ldr	r0, [sp, #0]
 80087d0:	a903      	add	r1, sp, #12
 80087d2:	f7ff ff51 	bl	8008678 <__b2d>
 80087d6:	460d      	mov	r5, r1
 80087d8:	9b01      	ldr	r3, [sp, #4]
 80087da:	4689      	mov	r9, r1
 80087dc:	6919      	ldr	r1, [r3, #16]
 80087de:	9b00      	ldr	r3, [sp, #0]
 80087e0:	4604      	mov	r4, r0
 80087e2:	691b      	ldr	r3, [r3, #16]
 80087e4:	4630      	mov	r0, r6
 80087e6:	1ac9      	subs	r1, r1, r3
 80087e8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80087ec:	1a9b      	subs	r3, r3, r2
 80087ee:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	bfcd      	iteet	gt
 80087f6:	463a      	movgt	r2, r7
 80087f8:	462a      	movle	r2, r5
 80087fa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80087fe:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008802:	bfd8      	it	le
 8008804:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008808:	464b      	mov	r3, r9
 800880a:	4622      	mov	r2, r4
 800880c:	4659      	mov	r1, fp
 800880e:	f7f8 f841 	bl	8000894 <__aeabi_ddiv>
 8008812:	b005      	add	sp, #20
 8008814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008818 <__copybits>:
 8008818:	3901      	subs	r1, #1
 800881a:	b570      	push	{r4, r5, r6, lr}
 800881c:	1149      	asrs	r1, r1, #5
 800881e:	6914      	ldr	r4, [r2, #16]
 8008820:	3101      	adds	r1, #1
 8008822:	f102 0314 	add.w	r3, r2, #20
 8008826:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800882a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800882e:	1f05      	subs	r5, r0, #4
 8008830:	42a3      	cmp	r3, r4
 8008832:	d30c      	bcc.n	800884e <__copybits+0x36>
 8008834:	1aa3      	subs	r3, r4, r2
 8008836:	3b11      	subs	r3, #17
 8008838:	f023 0303 	bic.w	r3, r3, #3
 800883c:	3211      	adds	r2, #17
 800883e:	42a2      	cmp	r2, r4
 8008840:	bf88      	it	hi
 8008842:	2300      	movhi	r3, #0
 8008844:	4418      	add	r0, r3
 8008846:	2300      	movs	r3, #0
 8008848:	4288      	cmp	r0, r1
 800884a:	d305      	bcc.n	8008858 <__copybits+0x40>
 800884c:	bd70      	pop	{r4, r5, r6, pc}
 800884e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008852:	f845 6f04 	str.w	r6, [r5, #4]!
 8008856:	e7eb      	b.n	8008830 <__copybits+0x18>
 8008858:	f840 3b04 	str.w	r3, [r0], #4
 800885c:	e7f4      	b.n	8008848 <__copybits+0x30>

0800885e <__any_on>:
 800885e:	f100 0214 	add.w	r2, r0, #20
 8008862:	6900      	ldr	r0, [r0, #16]
 8008864:	114b      	asrs	r3, r1, #5
 8008866:	4298      	cmp	r0, r3
 8008868:	b510      	push	{r4, lr}
 800886a:	db11      	blt.n	8008890 <__any_on+0x32>
 800886c:	dd0a      	ble.n	8008884 <__any_on+0x26>
 800886e:	f011 011f 	ands.w	r1, r1, #31
 8008872:	d007      	beq.n	8008884 <__any_on+0x26>
 8008874:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008878:	fa24 f001 	lsr.w	r0, r4, r1
 800887c:	fa00 f101 	lsl.w	r1, r0, r1
 8008880:	428c      	cmp	r4, r1
 8008882:	d10b      	bne.n	800889c <__any_on+0x3e>
 8008884:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008888:	4293      	cmp	r3, r2
 800888a:	d803      	bhi.n	8008894 <__any_on+0x36>
 800888c:	2000      	movs	r0, #0
 800888e:	bd10      	pop	{r4, pc}
 8008890:	4603      	mov	r3, r0
 8008892:	e7f7      	b.n	8008884 <__any_on+0x26>
 8008894:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008898:	2900      	cmp	r1, #0
 800889a:	d0f5      	beq.n	8008888 <__any_on+0x2a>
 800889c:	2001      	movs	r0, #1
 800889e:	e7f6      	b.n	800888e <__any_on+0x30>

080088a0 <sulp>:
 80088a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a4:	460f      	mov	r7, r1
 80088a6:	4690      	mov	r8, r2
 80088a8:	f7ff fec6 	bl	8008638 <__ulp>
 80088ac:	4604      	mov	r4, r0
 80088ae:	460d      	mov	r5, r1
 80088b0:	f1b8 0f00 	cmp.w	r8, #0
 80088b4:	d011      	beq.n	80088da <sulp+0x3a>
 80088b6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80088ba:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80088be:	2b00      	cmp	r3, #0
 80088c0:	dd0b      	ble.n	80088da <sulp+0x3a>
 80088c2:	2400      	movs	r4, #0
 80088c4:	051b      	lsls	r3, r3, #20
 80088c6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80088ca:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80088ce:	4622      	mov	r2, r4
 80088d0:	462b      	mov	r3, r5
 80088d2:	f7f7 feb5 	bl	8000640 <__aeabi_dmul>
 80088d6:	4604      	mov	r4, r0
 80088d8:	460d      	mov	r5, r1
 80088da:	4620      	mov	r0, r4
 80088dc:	4629      	mov	r1, r5
 80088de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088e2:	0000      	movs	r0, r0
 80088e4:	0000      	movs	r0, r0
	...

080088e8 <_strtod_l>:
 80088e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ec:	b09f      	sub	sp, #124	@ 0x7c
 80088ee:	9217      	str	r2, [sp, #92]	@ 0x5c
 80088f0:	2200      	movs	r2, #0
 80088f2:	460c      	mov	r4, r1
 80088f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80088f6:	f04f 0a00 	mov.w	sl, #0
 80088fa:	f04f 0b00 	mov.w	fp, #0
 80088fe:	460a      	mov	r2, r1
 8008900:	9005      	str	r0, [sp, #20]
 8008902:	9219      	str	r2, [sp, #100]	@ 0x64
 8008904:	7811      	ldrb	r1, [r2, #0]
 8008906:	292b      	cmp	r1, #43	@ 0x2b
 8008908:	d048      	beq.n	800899c <_strtod_l+0xb4>
 800890a:	d836      	bhi.n	800897a <_strtod_l+0x92>
 800890c:	290d      	cmp	r1, #13
 800890e:	d830      	bhi.n	8008972 <_strtod_l+0x8a>
 8008910:	2908      	cmp	r1, #8
 8008912:	d830      	bhi.n	8008976 <_strtod_l+0x8e>
 8008914:	2900      	cmp	r1, #0
 8008916:	d039      	beq.n	800898c <_strtod_l+0xa4>
 8008918:	2200      	movs	r2, #0
 800891a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800891c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800891e:	782a      	ldrb	r2, [r5, #0]
 8008920:	2a30      	cmp	r2, #48	@ 0x30
 8008922:	f040 80b1 	bne.w	8008a88 <_strtod_l+0x1a0>
 8008926:	786a      	ldrb	r2, [r5, #1]
 8008928:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800892c:	2a58      	cmp	r2, #88	@ 0x58
 800892e:	d16c      	bne.n	8008a0a <_strtod_l+0x122>
 8008930:	9302      	str	r3, [sp, #8]
 8008932:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008934:	4a8e      	ldr	r2, [pc, #568]	@ (8008b70 <_strtod_l+0x288>)
 8008936:	9301      	str	r3, [sp, #4]
 8008938:	ab1a      	add	r3, sp, #104	@ 0x68
 800893a:	9300      	str	r3, [sp, #0]
 800893c:	9805      	ldr	r0, [sp, #20]
 800893e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008940:	a919      	add	r1, sp, #100	@ 0x64
 8008942:	f001 f887 	bl	8009a54 <__gethex>
 8008946:	f010 060f 	ands.w	r6, r0, #15
 800894a:	4604      	mov	r4, r0
 800894c:	d005      	beq.n	800895a <_strtod_l+0x72>
 800894e:	2e06      	cmp	r6, #6
 8008950:	d126      	bne.n	80089a0 <_strtod_l+0xb8>
 8008952:	2300      	movs	r3, #0
 8008954:	3501      	adds	r5, #1
 8008956:	9519      	str	r5, [sp, #100]	@ 0x64
 8008958:	930b      	str	r3, [sp, #44]	@ 0x2c
 800895a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800895c:	2b00      	cmp	r3, #0
 800895e:	f040 8584 	bne.w	800946a <_strtod_l+0xb82>
 8008962:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008964:	b1bb      	cbz	r3, 8008996 <_strtod_l+0xae>
 8008966:	4650      	mov	r0, sl
 8008968:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800896c:	b01f      	add	sp, #124	@ 0x7c
 800896e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008972:	2920      	cmp	r1, #32
 8008974:	d1d0      	bne.n	8008918 <_strtod_l+0x30>
 8008976:	3201      	adds	r2, #1
 8008978:	e7c3      	b.n	8008902 <_strtod_l+0x1a>
 800897a:	292d      	cmp	r1, #45	@ 0x2d
 800897c:	d1cc      	bne.n	8008918 <_strtod_l+0x30>
 800897e:	2101      	movs	r1, #1
 8008980:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008982:	1c51      	adds	r1, r2, #1
 8008984:	9119      	str	r1, [sp, #100]	@ 0x64
 8008986:	7852      	ldrb	r2, [r2, #1]
 8008988:	2a00      	cmp	r2, #0
 800898a:	d1c7      	bne.n	800891c <_strtod_l+0x34>
 800898c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800898e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008990:	2b00      	cmp	r3, #0
 8008992:	f040 8568 	bne.w	8009466 <_strtod_l+0xb7e>
 8008996:	4650      	mov	r0, sl
 8008998:	4659      	mov	r1, fp
 800899a:	e7e7      	b.n	800896c <_strtod_l+0x84>
 800899c:	2100      	movs	r1, #0
 800899e:	e7ef      	b.n	8008980 <_strtod_l+0x98>
 80089a0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80089a2:	b13a      	cbz	r2, 80089b4 <_strtod_l+0xcc>
 80089a4:	2135      	movs	r1, #53	@ 0x35
 80089a6:	a81c      	add	r0, sp, #112	@ 0x70
 80089a8:	f7ff ff36 	bl	8008818 <__copybits>
 80089ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80089ae:	9805      	ldr	r0, [sp, #20]
 80089b0:	f7ff fb10 	bl	8007fd4 <_Bfree>
 80089b4:	3e01      	subs	r6, #1
 80089b6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80089b8:	2e04      	cmp	r6, #4
 80089ba:	d806      	bhi.n	80089ca <_strtod_l+0xe2>
 80089bc:	e8df f006 	tbb	[pc, r6]
 80089c0:	201d0314 	.word	0x201d0314
 80089c4:	14          	.byte	0x14
 80089c5:	00          	.byte	0x00
 80089c6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80089ca:	05e1      	lsls	r1, r4, #23
 80089cc:	bf48      	it	mi
 80089ce:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80089d2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089d6:	0d1b      	lsrs	r3, r3, #20
 80089d8:	051b      	lsls	r3, r3, #20
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d1bd      	bne.n	800895a <_strtod_l+0x72>
 80089de:	f7fe faf7 	bl	8006fd0 <__errno>
 80089e2:	2322      	movs	r3, #34	@ 0x22
 80089e4:	6003      	str	r3, [r0, #0]
 80089e6:	e7b8      	b.n	800895a <_strtod_l+0x72>
 80089e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80089ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80089f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80089f4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80089f8:	e7e7      	b.n	80089ca <_strtod_l+0xe2>
 80089fa:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8008b74 <_strtod_l+0x28c>
 80089fe:	e7e4      	b.n	80089ca <_strtod_l+0xe2>
 8008a00:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008a04:	f04f 3aff 	mov.w	sl, #4294967295
 8008a08:	e7df      	b.n	80089ca <_strtod_l+0xe2>
 8008a0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a0c:	1c5a      	adds	r2, r3, #1
 8008a0e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a10:	785b      	ldrb	r3, [r3, #1]
 8008a12:	2b30      	cmp	r3, #48	@ 0x30
 8008a14:	d0f9      	beq.n	8008a0a <_strtod_l+0x122>
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d09f      	beq.n	800895a <_strtod_l+0x72>
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a1e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a20:	220a      	movs	r2, #10
 8008a22:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a24:	2300      	movs	r3, #0
 8008a26:	461f      	mov	r7, r3
 8008a28:	9308      	str	r3, [sp, #32]
 8008a2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a2c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008a2e:	7805      	ldrb	r5, [r0, #0]
 8008a30:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008a34:	b2d9      	uxtb	r1, r3
 8008a36:	2909      	cmp	r1, #9
 8008a38:	d928      	bls.n	8008a8c <_strtod_l+0x1a4>
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	494e      	ldr	r1, [pc, #312]	@ (8008b78 <_strtod_l+0x290>)
 8008a3e:	f000 ff5d 	bl	80098fc <strncmp>
 8008a42:	2800      	cmp	r0, #0
 8008a44:	d032      	beq.n	8008aac <_strtod_l+0x1c4>
 8008a46:	2000      	movs	r0, #0
 8008a48:	462a      	mov	r2, r5
 8008a4a:	4681      	mov	r9, r0
 8008a4c:	463d      	mov	r5, r7
 8008a4e:	4603      	mov	r3, r0
 8008a50:	2a65      	cmp	r2, #101	@ 0x65
 8008a52:	d001      	beq.n	8008a58 <_strtod_l+0x170>
 8008a54:	2a45      	cmp	r2, #69	@ 0x45
 8008a56:	d114      	bne.n	8008a82 <_strtod_l+0x19a>
 8008a58:	b91d      	cbnz	r5, 8008a62 <_strtod_l+0x17a>
 8008a5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a5c:	4302      	orrs	r2, r0
 8008a5e:	d095      	beq.n	800898c <_strtod_l+0xa4>
 8008a60:	2500      	movs	r5, #0
 8008a62:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008a64:	1c62      	adds	r2, r4, #1
 8008a66:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a68:	7862      	ldrb	r2, [r4, #1]
 8008a6a:	2a2b      	cmp	r2, #43	@ 0x2b
 8008a6c:	d077      	beq.n	8008b5e <_strtod_l+0x276>
 8008a6e:	2a2d      	cmp	r2, #45	@ 0x2d
 8008a70:	d07b      	beq.n	8008b6a <_strtod_l+0x282>
 8008a72:	f04f 0c00 	mov.w	ip, #0
 8008a76:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008a7a:	2909      	cmp	r1, #9
 8008a7c:	f240 8082 	bls.w	8008b84 <_strtod_l+0x29c>
 8008a80:	9419      	str	r4, [sp, #100]	@ 0x64
 8008a82:	f04f 0800 	mov.w	r8, #0
 8008a86:	e0a2      	b.n	8008bce <_strtod_l+0x2e6>
 8008a88:	2300      	movs	r3, #0
 8008a8a:	e7c7      	b.n	8008a1c <_strtod_l+0x134>
 8008a8c:	2f08      	cmp	r7, #8
 8008a8e:	bfd5      	itete	le
 8008a90:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008a92:	9908      	ldrgt	r1, [sp, #32]
 8008a94:	fb02 3301 	mlale	r3, r2, r1, r3
 8008a98:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008a9c:	f100 0001 	add.w	r0, r0, #1
 8008aa0:	bfd4      	ite	le
 8008aa2:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008aa4:	9308      	strgt	r3, [sp, #32]
 8008aa6:	3701      	adds	r7, #1
 8008aa8:	9019      	str	r0, [sp, #100]	@ 0x64
 8008aaa:	e7bf      	b.n	8008a2c <_strtod_l+0x144>
 8008aac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008aae:	1c5a      	adds	r2, r3, #1
 8008ab0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ab2:	785a      	ldrb	r2, [r3, #1]
 8008ab4:	b37f      	cbz	r7, 8008b16 <_strtod_l+0x22e>
 8008ab6:	4681      	mov	r9, r0
 8008ab8:	463d      	mov	r5, r7
 8008aba:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008abe:	2b09      	cmp	r3, #9
 8008ac0:	d912      	bls.n	8008ae8 <_strtod_l+0x200>
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	e7c4      	b.n	8008a50 <_strtod_l+0x168>
 8008ac6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ac8:	3001      	adds	r0, #1
 8008aca:	1c5a      	adds	r2, r3, #1
 8008acc:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ace:	785a      	ldrb	r2, [r3, #1]
 8008ad0:	2a30      	cmp	r2, #48	@ 0x30
 8008ad2:	d0f8      	beq.n	8008ac6 <_strtod_l+0x1de>
 8008ad4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008ad8:	2b08      	cmp	r3, #8
 8008ada:	f200 84cb 	bhi.w	8009474 <_strtod_l+0xb8c>
 8008ade:	4681      	mov	r9, r0
 8008ae0:	2000      	movs	r0, #0
 8008ae2:	4605      	mov	r5, r0
 8008ae4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ae6:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ae8:	3a30      	subs	r2, #48	@ 0x30
 8008aea:	f100 0301 	add.w	r3, r0, #1
 8008aee:	d02a      	beq.n	8008b46 <_strtod_l+0x25e>
 8008af0:	4499      	add	r9, r3
 8008af2:	210a      	movs	r1, #10
 8008af4:	462b      	mov	r3, r5
 8008af6:	eb00 0c05 	add.w	ip, r0, r5
 8008afa:	4563      	cmp	r3, ip
 8008afc:	d10d      	bne.n	8008b1a <_strtod_l+0x232>
 8008afe:	1c69      	adds	r1, r5, #1
 8008b00:	4401      	add	r1, r0
 8008b02:	4428      	add	r0, r5
 8008b04:	2808      	cmp	r0, #8
 8008b06:	dc16      	bgt.n	8008b36 <_strtod_l+0x24e>
 8008b08:	230a      	movs	r3, #10
 8008b0a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008b0c:	fb03 2300 	mla	r3, r3, r0, r2
 8008b10:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b12:	2300      	movs	r3, #0
 8008b14:	e018      	b.n	8008b48 <_strtod_l+0x260>
 8008b16:	4638      	mov	r0, r7
 8008b18:	e7da      	b.n	8008ad0 <_strtod_l+0x1e8>
 8008b1a:	2b08      	cmp	r3, #8
 8008b1c:	f103 0301 	add.w	r3, r3, #1
 8008b20:	dc03      	bgt.n	8008b2a <_strtod_l+0x242>
 8008b22:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008b24:	434e      	muls	r6, r1
 8008b26:	960a      	str	r6, [sp, #40]	@ 0x28
 8008b28:	e7e7      	b.n	8008afa <_strtod_l+0x212>
 8008b2a:	2b10      	cmp	r3, #16
 8008b2c:	bfde      	ittt	le
 8008b2e:	9e08      	ldrle	r6, [sp, #32]
 8008b30:	434e      	mulle	r6, r1
 8008b32:	9608      	strle	r6, [sp, #32]
 8008b34:	e7e1      	b.n	8008afa <_strtod_l+0x212>
 8008b36:	280f      	cmp	r0, #15
 8008b38:	dceb      	bgt.n	8008b12 <_strtod_l+0x22a>
 8008b3a:	230a      	movs	r3, #10
 8008b3c:	9808      	ldr	r0, [sp, #32]
 8008b3e:	fb03 2300 	mla	r3, r3, r0, r2
 8008b42:	9308      	str	r3, [sp, #32]
 8008b44:	e7e5      	b.n	8008b12 <_strtod_l+0x22a>
 8008b46:	4629      	mov	r1, r5
 8008b48:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b4a:	460d      	mov	r5, r1
 8008b4c:	1c50      	adds	r0, r2, #1
 8008b4e:	9019      	str	r0, [sp, #100]	@ 0x64
 8008b50:	7852      	ldrb	r2, [r2, #1]
 8008b52:	4618      	mov	r0, r3
 8008b54:	e7b1      	b.n	8008aba <_strtod_l+0x1d2>
 8008b56:	f04f 0900 	mov.w	r9, #0
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	e77d      	b.n	8008a5a <_strtod_l+0x172>
 8008b5e:	f04f 0c00 	mov.w	ip, #0
 8008b62:	1ca2      	adds	r2, r4, #2
 8008b64:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b66:	78a2      	ldrb	r2, [r4, #2]
 8008b68:	e785      	b.n	8008a76 <_strtod_l+0x18e>
 8008b6a:	f04f 0c01 	mov.w	ip, #1
 8008b6e:	e7f8      	b.n	8008b62 <_strtod_l+0x27a>
 8008b70:	0800c680 	.word	0x0800c680
 8008b74:	7ff00000 	.word	0x7ff00000
 8008b78:	0800c668 	.word	0x0800c668
 8008b7c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b7e:	1c51      	adds	r1, r2, #1
 8008b80:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b82:	7852      	ldrb	r2, [r2, #1]
 8008b84:	2a30      	cmp	r2, #48	@ 0x30
 8008b86:	d0f9      	beq.n	8008b7c <_strtod_l+0x294>
 8008b88:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008b8c:	2908      	cmp	r1, #8
 8008b8e:	f63f af78 	bhi.w	8008a82 <_strtod_l+0x19a>
 8008b92:	f04f 080a 	mov.w	r8, #10
 8008b96:	3a30      	subs	r2, #48	@ 0x30
 8008b98:	920e      	str	r2, [sp, #56]	@ 0x38
 8008b9a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b9c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008b9e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008ba0:	1c56      	adds	r6, r2, #1
 8008ba2:	9619      	str	r6, [sp, #100]	@ 0x64
 8008ba4:	7852      	ldrb	r2, [r2, #1]
 8008ba6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008baa:	f1be 0f09 	cmp.w	lr, #9
 8008bae:	d939      	bls.n	8008c24 <_strtod_l+0x33c>
 8008bb0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008bb2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008bb6:	1a76      	subs	r6, r6, r1
 8008bb8:	2e08      	cmp	r6, #8
 8008bba:	dc03      	bgt.n	8008bc4 <_strtod_l+0x2dc>
 8008bbc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008bbe:	4588      	cmp	r8, r1
 8008bc0:	bfa8      	it	ge
 8008bc2:	4688      	movge	r8, r1
 8008bc4:	f1bc 0f00 	cmp.w	ip, #0
 8008bc8:	d001      	beq.n	8008bce <_strtod_l+0x2e6>
 8008bca:	f1c8 0800 	rsb	r8, r8, #0
 8008bce:	2d00      	cmp	r5, #0
 8008bd0:	d14e      	bne.n	8008c70 <_strtod_l+0x388>
 8008bd2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008bd4:	4308      	orrs	r0, r1
 8008bd6:	f47f aec0 	bne.w	800895a <_strtod_l+0x72>
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	f47f aed6 	bne.w	800898c <_strtod_l+0xa4>
 8008be0:	2a69      	cmp	r2, #105	@ 0x69
 8008be2:	d028      	beq.n	8008c36 <_strtod_l+0x34e>
 8008be4:	dc25      	bgt.n	8008c32 <_strtod_l+0x34a>
 8008be6:	2a49      	cmp	r2, #73	@ 0x49
 8008be8:	d025      	beq.n	8008c36 <_strtod_l+0x34e>
 8008bea:	2a4e      	cmp	r2, #78	@ 0x4e
 8008bec:	f47f aece 	bne.w	800898c <_strtod_l+0xa4>
 8008bf0:	499a      	ldr	r1, [pc, #616]	@ (8008e5c <_strtod_l+0x574>)
 8008bf2:	a819      	add	r0, sp, #100	@ 0x64
 8008bf4:	f001 f950 	bl	8009e98 <__match>
 8008bf8:	2800      	cmp	r0, #0
 8008bfa:	f43f aec7 	beq.w	800898c <_strtod_l+0xa4>
 8008bfe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	2b28      	cmp	r3, #40	@ 0x28
 8008c04:	d12e      	bne.n	8008c64 <_strtod_l+0x37c>
 8008c06:	4996      	ldr	r1, [pc, #600]	@ (8008e60 <_strtod_l+0x578>)
 8008c08:	aa1c      	add	r2, sp, #112	@ 0x70
 8008c0a:	a819      	add	r0, sp, #100	@ 0x64
 8008c0c:	f001 f958 	bl	8009ec0 <__hexnan>
 8008c10:	2805      	cmp	r0, #5
 8008c12:	d127      	bne.n	8008c64 <_strtod_l+0x37c>
 8008c14:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008c16:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008c1a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008c1e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008c22:	e69a      	b.n	800895a <_strtod_l+0x72>
 8008c24:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008c26:	fb08 2101 	mla	r1, r8, r1, r2
 8008c2a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008c2e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008c30:	e7b5      	b.n	8008b9e <_strtod_l+0x2b6>
 8008c32:	2a6e      	cmp	r2, #110	@ 0x6e
 8008c34:	e7da      	b.n	8008bec <_strtod_l+0x304>
 8008c36:	498b      	ldr	r1, [pc, #556]	@ (8008e64 <_strtod_l+0x57c>)
 8008c38:	a819      	add	r0, sp, #100	@ 0x64
 8008c3a:	f001 f92d 	bl	8009e98 <__match>
 8008c3e:	2800      	cmp	r0, #0
 8008c40:	f43f aea4 	beq.w	800898c <_strtod_l+0xa4>
 8008c44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c46:	4988      	ldr	r1, [pc, #544]	@ (8008e68 <_strtod_l+0x580>)
 8008c48:	3b01      	subs	r3, #1
 8008c4a:	a819      	add	r0, sp, #100	@ 0x64
 8008c4c:	9319      	str	r3, [sp, #100]	@ 0x64
 8008c4e:	f001 f923 	bl	8009e98 <__match>
 8008c52:	b910      	cbnz	r0, 8008c5a <_strtod_l+0x372>
 8008c54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c56:	3301      	adds	r3, #1
 8008c58:	9319      	str	r3, [sp, #100]	@ 0x64
 8008c5a:	f04f 0a00 	mov.w	sl, #0
 8008c5e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8008e6c <_strtod_l+0x584>
 8008c62:	e67a      	b.n	800895a <_strtod_l+0x72>
 8008c64:	4882      	ldr	r0, [pc, #520]	@ (8008e70 <_strtod_l+0x588>)
 8008c66:	f000 fe6b 	bl	8009940 <nan>
 8008c6a:	4682      	mov	sl, r0
 8008c6c:	468b      	mov	fp, r1
 8008c6e:	e674      	b.n	800895a <_strtod_l+0x72>
 8008c70:	eba8 0309 	sub.w	r3, r8, r9
 8008c74:	2f00      	cmp	r7, #0
 8008c76:	bf08      	it	eq
 8008c78:	462f      	moveq	r7, r5
 8008c7a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008c7c:	2d10      	cmp	r5, #16
 8008c7e:	462c      	mov	r4, r5
 8008c80:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c82:	bfa8      	it	ge
 8008c84:	2410      	movge	r4, #16
 8008c86:	f7f7 fc61 	bl	800054c <__aeabi_ui2d>
 8008c8a:	2d09      	cmp	r5, #9
 8008c8c:	4682      	mov	sl, r0
 8008c8e:	468b      	mov	fp, r1
 8008c90:	dc11      	bgt.n	8008cb6 <_strtod_l+0x3ce>
 8008c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	f43f ae60 	beq.w	800895a <_strtod_l+0x72>
 8008c9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c9c:	dd76      	ble.n	8008d8c <_strtod_l+0x4a4>
 8008c9e:	2b16      	cmp	r3, #22
 8008ca0:	dc5d      	bgt.n	8008d5e <_strtod_l+0x476>
 8008ca2:	4974      	ldr	r1, [pc, #464]	@ (8008e74 <_strtod_l+0x58c>)
 8008ca4:	4652      	mov	r2, sl
 8008ca6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008caa:	465b      	mov	r3, fp
 8008cac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cb0:	f7f7 fcc6 	bl	8000640 <__aeabi_dmul>
 8008cb4:	e7d9      	b.n	8008c6a <_strtod_l+0x382>
 8008cb6:	4b6f      	ldr	r3, [pc, #444]	@ (8008e74 <_strtod_l+0x58c>)
 8008cb8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008cbc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008cc0:	f7f7 fcbe 	bl	8000640 <__aeabi_dmul>
 8008cc4:	4682      	mov	sl, r0
 8008cc6:	9808      	ldr	r0, [sp, #32]
 8008cc8:	468b      	mov	fp, r1
 8008cca:	f7f7 fc3f 	bl	800054c <__aeabi_ui2d>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	460b      	mov	r3, r1
 8008cd2:	4650      	mov	r0, sl
 8008cd4:	4659      	mov	r1, fp
 8008cd6:	f7f7 fafd 	bl	80002d4 <__adddf3>
 8008cda:	2d0f      	cmp	r5, #15
 8008cdc:	4682      	mov	sl, r0
 8008cde:	468b      	mov	fp, r1
 8008ce0:	ddd7      	ble.n	8008c92 <_strtod_l+0x3aa>
 8008ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ce4:	1b2c      	subs	r4, r5, r4
 8008ce6:	441c      	add	r4, r3
 8008ce8:	2c00      	cmp	r4, #0
 8008cea:	f340 8096 	ble.w	8008e1a <_strtod_l+0x532>
 8008cee:	f014 030f 	ands.w	r3, r4, #15
 8008cf2:	d00a      	beq.n	8008d0a <_strtod_l+0x422>
 8008cf4:	495f      	ldr	r1, [pc, #380]	@ (8008e74 <_strtod_l+0x58c>)
 8008cf6:	4652      	mov	r2, sl
 8008cf8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008cfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d00:	465b      	mov	r3, fp
 8008d02:	f7f7 fc9d 	bl	8000640 <__aeabi_dmul>
 8008d06:	4682      	mov	sl, r0
 8008d08:	468b      	mov	fp, r1
 8008d0a:	f034 040f 	bics.w	r4, r4, #15
 8008d0e:	d073      	beq.n	8008df8 <_strtod_l+0x510>
 8008d10:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008d14:	dd48      	ble.n	8008da8 <_strtod_l+0x4c0>
 8008d16:	2400      	movs	r4, #0
 8008d18:	46a0      	mov	r8, r4
 8008d1a:	46a1      	mov	r9, r4
 8008d1c:	940a      	str	r4, [sp, #40]	@ 0x28
 8008d1e:	2322      	movs	r3, #34	@ 0x22
 8008d20:	f04f 0a00 	mov.w	sl, #0
 8008d24:	9a05      	ldr	r2, [sp, #20]
 8008d26:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8008e6c <_strtod_l+0x584>
 8008d2a:	6013      	str	r3, [r2, #0]
 8008d2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	f43f ae13 	beq.w	800895a <_strtod_l+0x72>
 8008d34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d36:	9805      	ldr	r0, [sp, #20]
 8008d38:	f7ff f94c 	bl	8007fd4 <_Bfree>
 8008d3c:	4649      	mov	r1, r9
 8008d3e:	9805      	ldr	r0, [sp, #20]
 8008d40:	f7ff f948 	bl	8007fd4 <_Bfree>
 8008d44:	4641      	mov	r1, r8
 8008d46:	9805      	ldr	r0, [sp, #20]
 8008d48:	f7ff f944 	bl	8007fd4 <_Bfree>
 8008d4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008d4e:	9805      	ldr	r0, [sp, #20]
 8008d50:	f7ff f940 	bl	8007fd4 <_Bfree>
 8008d54:	4621      	mov	r1, r4
 8008d56:	9805      	ldr	r0, [sp, #20]
 8008d58:	f7ff f93c 	bl	8007fd4 <_Bfree>
 8008d5c:	e5fd      	b.n	800895a <_strtod_l+0x72>
 8008d5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d60:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008d64:	4293      	cmp	r3, r2
 8008d66:	dbbc      	blt.n	8008ce2 <_strtod_l+0x3fa>
 8008d68:	4c42      	ldr	r4, [pc, #264]	@ (8008e74 <_strtod_l+0x58c>)
 8008d6a:	f1c5 050f 	rsb	r5, r5, #15
 8008d6e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008d72:	4652      	mov	r2, sl
 8008d74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d78:	465b      	mov	r3, fp
 8008d7a:	f7f7 fc61 	bl	8000640 <__aeabi_dmul>
 8008d7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d80:	1b5d      	subs	r5, r3, r5
 8008d82:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008d86:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008d8a:	e791      	b.n	8008cb0 <_strtod_l+0x3c8>
 8008d8c:	3316      	adds	r3, #22
 8008d8e:	dba8      	blt.n	8008ce2 <_strtod_l+0x3fa>
 8008d90:	4b38      	ldr	r3, [pc, #224]	@ (8008e74 <_strtod_l+0x58c>)
 8008d92:	eba9 0808 	sub.w	r8, r9, r8
 8008d96:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008d9a:	4650      	mov	r0, sl
 8008d9c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008da0:	4659      	mov	r1, fp
 8008da2:	f7f7 fd77 	bl	8000894 <__aeabi_ddiv>
 8008da6:	e760      	b.n	8008c6a <_strtod_l+0x382>
 8008da8:	4b33      	ldr	r3, [pc, #204]	@ (8008e78 <_strtod_l+0x590>)
 8008daa:	4650      	mov	r0, sl
 8008dac:	9308      	str	r3, [sp, #32]
 8008dae:	2300      	movs	r3, #0
 8008db0:	4659      	mov	r1, fp
 8008db2:	461e      	mov	r6, r3
 8008db4:	1124      	asrs	r4, r4, #4
 8008db6:	2c01      	cmp	r4, #1
 8008db8:	dc21      	bgt.n	8008dfe <_strtod_l+0x516>
 8008dba:	b10b      	cbz	r3, 8008dc0 <_strtod_l+0x4d8>
 8008dbc:	4682      	mov	sl, r0
 8008dbe:	468b      	mov	fp, r1
 8008dc0:	492d      	ldr	r1, [pc, #180]	@ (8008e78 <_strtod_l+0x590>)
 8008dc2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008dc6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008dca:	4652      	mov	r2, sl
 8008dcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008dd0:	465b      	mov	r3, fp
 8008dd2:	f7f7 fc35 	bl	8000640 <__aeabi_dmul>
 8008dd6:	4b25      	ldr	r3, [pc, #148]	@ (8008e6c <_strtod_l+0x584>)
 8008dd8:	460a      	mov	r2, r1
 8008dda:	400b      	ands	r3, r1
 8008ddc:	4927      	ldr	r1, [pc, #156]	@ (8008e7c <_strtod_l+0x594>)
 8008dde:	4682      	mov	sl, r0
 8008de0:	428b      	cmp	r3, r1
 8008de2:	d898      	bhi.n	8008d16 <_strtod_l+0x42e>
 8008de4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008de8:	428b      	cmp	r3, r1
 8008dea:	bf86      	itte	hi
 8008dec:	f04f 3aff 	movhi.w	sl, #4294967295
 8008df0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8008e80 <_strtod_l+0x598>
 8008df4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008df8:	2300      	movs	r3, #0
 8008dfa:	9308      	str	r3, [sp, #32]
 8008dfc:	e07a      	b.n	8008ef4 <_strtod_l+0x60c>
 8008dfe:	07e2      	lsls	r2, r4, #31
 8008e00:	d505      	bpl.n	8008e0e <_strtod_l+0x526>
 8008e02:	9b08      	ldr	r3, [sp, #32]
 8008e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e08:	f7f7 fc1a 	bl	8000640 <__aeabi_dmul>
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	9a08      	ldr	r2, [sp, #32]
 8008e10:	3601      	adds	r6, #1
 8008e12:	3208      	adds	r2, #8
 8008e14:	1064      	asrs	r4, r4, #1
 8008e16:	9208      	str	r2, [sp, #32]
 8008e18:	e7cd      	b.n	8008db6 <_strtod_l+0x4ce>
 8008e1a:	d0ed      	beq.n	8008df8 <_strtod_l+0x510>
 8008e1c:	4264      	negs	r4, r4
 8008e1e:	f014 020f 	ands.w	r2, r4, #15
 8008e22:	d00a      	beq.n	8008e3a <_strtod_l+0x552>
 8008e24:	4b13      	ldr	r3, [pc, #76]	@ (8008e74 <_strtod_l+0x58c>)
 8008e26:	4650      	mov	r0, sl
 8008e28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e2c:	4659      	mov	r1, fp
 8008e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e32:	f7f7 fd2f 	bl	8000894 <__aeabi_ddiv>
 8008e36:	4682      	mov	sl, r0
 8008e38:	468b      	mov	fp, r1
 8008e3a:	1124      	asrs	r4, r4, #4
 8008e3c:	d0dc      	beq.n	8008df8 <_strtod_l+0x510>
 8008e3e:	2c1f      	cmp	r4, #31
 8008e40:	dd20      	ble.n	8008e84 <_strtod_l+0x59c>
 8008e42:	2400      	movs	r4, #0
 8008e44:	46a0      	mov	r8, r4
 8008e46:	46a1      	mov	r9, r4
 8008e48:	940a      	str	r4, [sp, #40]	@ 0x28
 8008e4a:	2322      	movs	r3, #34	@ 0x22
 8008e4c:	9a05      	ldr	r2, [sp, #20]
 8008e4e:	f04f 0a00 	mov.w	sl, #0
 8008e52:	f04f 0b00 	mov.w	fp, #0
 8008e56:	6013      	str	r3, [r2, #0]
 8008e58:	e768      	b.n	8008d2c <_strtod_l+0x444>
 8008e5a:	bf00      	nop
 8008e5c:	0800c3c2 	.word	0x0800c3c2
 8008e60:	0800c66c 	.word	0x0800c66c
 8008e64:	0800c3ba 	.word	0x0800c3ba
 8008e68:	0800c49e 	.word	0x0800c49e
 8008e6c:	7ff00000 	.word	0x7ff00000
 8008e70:	0800c49a 	.word	0x0800c49a
 8008e74:	0800c5a0 	.word	0x0800c5a0
 8008e78:	0800c578 	.word	0x0800c578
 8008e7c:	7ca00000 	.word	0x7ca00000
 8008e80:	7fefffff 	.word	0x7fefffff
 8008e84:	f014 0310 	ands.w	r3, r4, #16
 8008e88:	bf18      	it	ne
 8008e8a:	236a      	movne	r3, #106	@ 0x6a
 8008e8c:	4650      	mov	r0, sl
 8008e8e:	9308      	str	r3, [sp, #32]
 8008e90:	4659      	mov	r1, fp
 8008e92:	2300      	movs	r3, #0
 8008e94:	4ea9      	ldr	r6, [pc, #676]	@ (800913c <_strtod_l+0x854>)
 8008e96:	07e2      	lsls	r2, r4, #31
 8008e98:	d504      	bpl.n	8008ea4 <_strtod_l+0x5bc>
 8008e9a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008e9e:	f7f7 fbcf 	bl	8000640 <__aeabi_dmul>
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	1064      	asrs	r4, r4, #1
 8008ea6:	f106 0608 	add.w	r6, r6, #8
 8008eaa:	d1f4      	bne.n	8008e96 <_strtod_l+0x5ae>
 8008eac:	b10b      	cbz	r3, 8008eb2 <_strtod_l+0x5ca>
 8008eae:	4682      	mov	sl, r0
 8008eb0:	468b      	mov	fp, r1
 8008eb2:	9b08      	ldr	r3, [sp, #32]
 8008eb4:	b1b3      	cbz	r3, 8008ee4 <_strtod_l+0x5fc>
 8008eb6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008eba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	4659      	mov	r1, fp
 8008ec2:	dd0f      	ble.n	8008ee4 <_strtod_l+0x5fc>
 8008ec4:	2b1f      	cmp	r3, #31
 8008ec6:	dd57      	ble.n	8008f78 <_strtod_l+0x690>
 8008ec8:	2b34      	cmp	r3, #52	@ 0x34
 8008eca:	bfd8      	it	le
 8008ecc:	f04f 33ff 	movle.w	r3, #4294967295
 8008ed0:	f04f 0a00 	mov.w	sl, #0
 8008ed4:	bfcf      	iteee	gt
 8008ed6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008eda:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008ede:	4093      	lslle	r3, r2
 8008ee0:	ea03 0b01 	andle.w	fp, r3, r1
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	4650      	mov	r0, sl
 8008eea:	4659      	mov	r1, fp
 8008eec:	f7f7 fe10 	bl	8000b10 <__aeabi_dcmpeq>
 8008ef0:	2800      	cmp	r0, #0
 8008ef2:	d1a6      	bne.n	8008e42 <_strtod_l+0x55a>
 8008ef4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ef6:	463a      	mov	r2, r7
 8008ef8:	9300      	str	r3, [sp, #0]
 8008efa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008efc:	462b      	mov	r3, r5
 8008efe:	9805      	ldr	r0, [sp, #20]
 8008f00:	f7ff f8d0 	bl	80080a4 <__s2b>
 8008f04:	900a      	str	r0, [sp, #40]	@ 0x28
 8008f06:	2800      	cmp	r0, #0
 8008f08:	f43f af05 	beq.w	8008d16 <_strtod_l+0x42e>
 8008f0c:	2400      	movs	r4, #0
 8008f0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f10:	eba9 0308 	sub.w	r3, r9, r8
 8008f14:	2a00      	cmp	r2, #0
 8008f16:	bfa8      	it	ge
 8008f18:	2300      	movge	r3, #0
 8008f1a:	46a0      	mov	r8, r4
 8008f1c:	9312      	str	r3, [sp, #72]	@ 0x48
 8008f1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008f22:	9316      	str	r3, [sp, #88]	@ 0x58
 8008f24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f26:	9805      	ldr	r0, [sp, #20]
 8008f28:	6859      	ldr	r1, [r3, #4]
 8008f2a:	f7ff f813 	bl	8007f54 <_Balloc>
 8008f2e:	4681      	mov	r9, r0
 8008f30:	2800      	cmp	r0, #0
 8008f32:	f43f aef4 	beq.w	8008d1e <_strtod_l+0x436>
 8008f36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f38:	300c      	adds	r0, #12
 8008f3a:	691a      	ldr	r2, [r3, #16]
 8008f3c:	f103 010c 	add.w	r1, r3, #12
 8008f40:	3202      	adds	r2, #2
 8008f42:	0092      	lsls	r2, r2, #2
 8008f44:	f7fe f887 	bl	8007056 <memcpy>
 8008f48:	ab1c      	add	r3, sp, #112	@ 0x70
 8008f4a:	9301      	str	r3, [sp, #4]
 8008f4c:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008f4e:	9300      	str	r3, [sp, #0]
 8008f50:	4652      	mov	r2, sl
 8008f52:	465b      	mov	r3, fp
 8008f54:	9805      	ldr	r0, [sp, #20]
 8008f56:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008f5a:	f7ff fbd5 	bl	8008708 <__d2b>
 8008f5e:	901a      	str	r0, [sp, #104]	@ 0x68
 8008f60:	2800      	cmp	r0, #0
 8008f62:	f43f aedc 	beq.w	8008d1e <_strtod_l+0x436>
 8008f66:	2101      	movs	r1, #1
 8008f68:	9805      	ldr	r0, [sp, #20]
 8008f6a:	f7ff f931 	bl	80081d0 <__i2b>
 8008f6e:	4680      	mov	r8, r0
 8008f70:	b948      	cbnz	r0, 8008f86 <_strtod_l+0x69e>
 8008f72:	f04f 0800 	mov.w	r8, #0
 8008f76:	e6d2      	b.n	8008d1e <_strtod_l+0x436>
 8008f78:	f04f 32ff 	mov.w	r2, #4294967295
 8008f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f80:	ea03 0a0a 	and.w	sl, r3, sl
 8008f84:	e7ae      	b.n	8008ee4 <_strtod_l+0x5fc>
 8008f86:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008f88:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008f8a:	2d00      	cmp	r5, #0
 8008f8c:	bfab      	itete	ge
 8008f8e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008f90:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008f92:	18ef      	addge	r7, r5, r3
 8008f94:	1b5e      	sublt	r6, r3, r5
 8008f96:	9b08      	ldr	r3, [sp, #32]
 8008f98:	bfa8      	it	ge
 8008f9a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008f9c:	eba5 0503 	sub.w	r5, r5, r3
 8008fa0:	4415      	add	r5, r2
 8008fa2:	4b67      	ldr	r3, [pc, #412]	@ (8009140 <_strtod_l+0x858>)
 8008fa4:	f105 35ff 	add.w	r5, r5, #4294967295
 8008fa8:	bfb8      	it	lt
 8008faa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008fac:	429d      	cmp	r5, r3
 8008fae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008fb2:	da50      	bge.n	8009056 <_strtod_l+0x76e>
 8008fb4:	1b5b      	subs	r3, r3, r5
 8008fb6:	2b1f      	cmp	r3, #31
 8008fb8:	f04f 0101 	mov.w	r1, #1
 8008fbc:	eba2 0203 	sub.w	r2, r2, r3
 8008fc0:	dc3d      	bgt.n	800903e <_strtod_l+0x756>
 8008fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8008fc6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008fc8:	2300      	movs	r3, #0
 8008fca:	9310      	str	r3, [sp, #64]	@ 0x40
 8008fcc:	18bd      	adds	r5, r7, r2
 8008fce:	9b08      	ldr	r3, [sp, #32]
 8008fd0:	42af      	cmp	r7, r5
 8008fd2:	4416      	add	r6, r2
 8008fd4:	441e      	add	r6, r3
 8008fd6:	463b      	mov	r3, r7
 8008fd8:	bfa8      	it	ge
 8008fda:	462b      	movge	r3, r5
 8008fdc:	42b3      	cmp	r3, r6
 8008fde:	bfa8      	it	ge
 8008fe0:	4633      	movge	r3, r6
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	bfc2      	ittt	gt
 8008fe6:	1aed      	subgt	r5, r5, r3
 8008fe8:	1af6      	subgt	r6, r6, r3
 8008fea:	1aff      	subgt	r7, r7, r3
 8008fec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	dd16      	ble.n	8009020 <_strtod_l+0x738>
 8008ff2:	4641      	mov	r1, r8
 8008ff4:	461a      	mov	r2, r3
 8008ff6:	9805      	ldr	r0, [sp, #20]
 8008ff8:	f7ff f9a8 	bl	800834c <__pow5mult>
 8008ffc:	4680      	mov	r8, r0
 8008ffe:	2800      	cmp	r0, #0
 8009000:	d0b7      	beq.n	8008f72 <_strtod_l+0x68a>
 8009002:	4601      	mov	r1, r0
 8009004:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009006:	9805      	ldr	r0, [sp, #20]
 8009008:	f7ff f8f8 	bl	80081fc <__multiply>
 800900c:	900e      	str	r0, [sp, #56]	@ 0x38
 800900e:	2800      	cmp	r0, #0
 8009010:	f43f ae85 	beq.w	8008d1e <_strtod_l+0x436>
 8009014:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009016:	9805      	ldr	r0, [sp, #20]
 8009018:	f7fe ffdc 	bl	8007fd4 <_Bfree>
 800901c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800901e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009020:	2d00      	cmp	r5, #0
 8009022:	dc1d      	bgt.n	8009060 <_strtod_l+0x778>
 8009024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009026:	2b00      	cmp	r3, #0
 8009028:	dd23      	ble.n	8009072 <_strtod_l+0x78a>
 800902a:	4649      	mov	r1, r9
 800902c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800902e:	9805      	ldr	r0, [sp, #20]
 8009030:	f7ff f98c 	bl	800834c <__pow5mult>
 8009034:	4681      	mov	r9, r0
 8009036:	b9e0      	cbnz	r0, 8009072 <_strtod_l+0x78a>
 8009038:	f04f 0900 	mov.w	r9, #0
 800903c:	e66f      	b.n	8008d1e <_strtod_l+0x436>
 800903e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009042:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009046:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800904a:	35e2      	adds	r5, #226	@ 0xe2
 800904c:	fa01 f305 	lsl.w	r3, r1, r5
 8009050:	9310      	str	r3, [sp, #64]	@ 0x40
 8009052:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009054:	e7ba      	b.n	8008fcc <_strtod_l+0x6e4>
 8009056:	2300      	movs	r3, #0
 8009058:	9310      	str	r3, [sp, #64]	@ 0x40
 800905a:	2301      	movs	r3, #1
 800905c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800905e:	e7b5      	b.n	8008fcc <_strtod_l+0x6e4>
 8009060:	462a      	mov	r2, r5
 8009062:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009064:	9805      	ldr	r0, [sp, #20]
 8009066:	f7ff f9cb 	bl	8008400 <__lshift>
 800906a:	901a      	str	r0, [sp, #104]	@ 0x68
 800906c:	2800      	cmp	r0, #0
 800906e:	d1d9      	bne.n	8009024 <_strtod_l+0x73c>
 8009070:	e655      	b.n	8008d1e <_strtod_l+0x436>
 8009072:	2e00      	cmp	r6, #0
 8009074:	dd07      	ble.n	8009086 <_strtod_l+0x79e>
 8009076:	4649      	mov	r1, r9
 8009078:	4632      	mov	r2, r6
 800907a:	9805      	ldr	r0, [sp, #20]
 800907c:	f7ff f9c0 	bl	8008400 <__lshift>
 8009080:	4681      	mov	r9, r0
 8009082:	2800      	cmp	r0, #0
 8009084:	d0d8      	beq.n	8009038 <_strtod_l+0x750>
 8009086:	2f00      	cmp	r7, #0
 8009088:	dd08      	ble.n	800909c <_strtod_l+0x7b4>
 800908a:	4641      	mov	r1, r8
 800908c:	463a      	mov	r2, r7
 800908e:	9805      	ldr	r0, [sp, #20]
 8009090:	f7ff f9b6 	bl	8008400 <__lshift>
 8009094:	4680      	mov	r8, r0
 8009096:	2800      	cmp	r0, #0
 8009098:	f43f ae41 	beq.w	8008d1e <_strtod_l+0x436>
 800909c:	464a      	mov	r2, r9
 800909e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090a0:	9805      	ldr	r0, [sp, #20]
 80090a2:	f7ff fa35 	bl	8008510 <__mdiff>
 80090a6:	4604      	mov	r4, r0
 80090a8:	2800      	cmp	r0, #0
 80090aa:	f43f ae38 	beq.w	8008d1e <_strtod_l+0x436>
 80090ae:	68c3      	ldr	r3, [r0, #12]
 80090b0:	4641      	mov	r1, r8
 80090b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80090b4:	2300      	movs	r3, #0
 80090b6:	60c3      	str	r3, [r0, #12]
 80090b8:	f7ff fa0e 	bl	80084d8 <__mcmp>
 80090bc:	2800      	cmp	r0, #0
 80090be:	da45      	bge.n	800914c <_strtod_l+0x864>
 80090c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090c2:	ea53 030a 	orrs.w	r3, r3, sl
 80090c6:	d16b      	bne.n	80091a0 <_strtod_l+0x8b8>
 80090c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d167      	bne.n	80091a0 <_strtod_l+0x8b8>
 80090d0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80090d4:	0d1b      	lsrs	r3, r3, #20
 80090d6:	051b      	lsls	r3, r3, #20
 80090d8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80090dc:	d960      	bls.n	80091a0 <_strtod_l+0x8b8>
 80090de:	6963      	ldr	r3, [r4, #20]
 80090e0:	b913      	cbnz	r3, 80090e8 <_strtod_l+0x800>
 80090e2:	6923      	ldr	r3, [r4, #16]
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	dd5b      	ble.n	80091a0 <_strtod_l+0x8b8>
 80090e8:	4621      	mov	r1, r4
 80090ea:	2201      	movs	r2, #1
 80090ec:	9805      	ldr	r0, [sp, #20]
 80090ee:	f7ff f987 	bl	8008400 <__lshift>
 80090f2:	4641      	mov	r1, r8
 80090f4:	4604      	mov	r4, r0
 80090f6:	f7ff f9ef 	bl	80084d8 <__mcmp>
 80090fa:	2800      	cmp	r0, #0
 80090fc:	dd50      	ble.n	80091a0 <_strtod_l+0x8b8>
 80090fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009102:	9a08      	ldr	r2, [sp, #32]
 8009104:	0d1b      	lsrs	r3, r3, #20
 8009106:	051b      	lsls	r3, r3, #20
 8009108:	2a00      	cmp	r2, #0
 800910a:	d06a      	beq.n	80091e2 <_strtod_l+0x8fa>
 800910c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009110:	d867      	bhi.n	80091e2 <_strtod_l+0x8fa>
 8009112:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009116:	f67f ae98 	bls.w	8008e4a <_strtod_l+0x562>
 800911a:	4650      	mov	r0, sl
 800911c:	4659      	mov	r1, fp
 800911e:	4b09      	ldr	r3, [pc, #36]	@ (8009144 <_strtod_l+0x85c>)
 8009120:	2200      	movs	r2, #0
 8009122:	f7f7 fa8d 	bl	8000640 <__aeabi_dmul>
 8009126:	4b08      	ldr	r3, [pc, #32]	@ (8009148 <_strtod_l+0x860>)
 8009128:	4682      	mov	sl, r0
 800912a:	400b      	ands	r3, r1
 800912c:	468b      	mov	fp, r1
 800912e:	2b00      	cmp	r3, #0
 8009130:	f47f ae00 	bne.w	8008d34 <_strtod_l+0x44c>
 8009134:	2322      	movs	r3, #34	@ 0x22
 8009136:	9a05      	ldr	r2, [sp, #20]
 8009138:	6013      	str	r3, [r2, #0]
 800913a:	e5fb      	b.n	8008d34 <_strtod_l+0x44c>
 800913c:	0800c698 	.word	0x0800c698
 8009140:	fffffc02 	.word	0xfffffc02
 8009144:	39500000 	.word	0x39500000
 8009148:	7ff00000 	.word	0x7ff00000
 800914c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009150:	d165      	bne.n	800921e <_strtod_l+0x936>
 8009152:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009154:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009158:	b35a      	cbz	r2, 80091b2 <_strtod_l+0x8ca>
 800915a:	4a99      	ldr	r2, [pc, #612]	@ (80093c0 <_strtod_l+0xad8>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d12b      	bne.n	80091b8 <_strtod_l+0x8d0>
 8009160:	9b08      	ldr	r3, [sp, #32]
 8009162:	4651      	mov	r1, sl
 8009164:	b303      	cbz	r3, 80091a8 <_strtod_l+0x8c0>
 8009166:	465a      	mov	r2, fp
 8009168:	4b96      	ldr	r3, [pc, #600]	@ (80093c4 <_strtod_l+0xadc>)
 800916a:	4013      	ands	r3, r2
 800916c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009170:	f04f 32ff 	mov.w	r2, #4294967295
 8009174:	d81b      	bhi.n	80091ae <_strtod_l+0x8c6>
 8009176:	0d1b      	lsrs	r3, r3, #20
 8009178:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800917c:	fa02 f303 	lsl.w	r3, r2, r3
 8009180:	4299      	cmp	r1, r3
 8009182:	d119      	bne.n	80091b8 <_strtod_l+0x8d0>
 8009184:	4b90      	ldr	r3, [pc, #576]	@ (80093c8 <_strtod_l+0xae0>)
 8009186:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009188:	429a      	cmp	r2, r3
 800918a:	d102      	bne.n	8009192 <_strtod_l+0x8aa>
 800918c:	3101      	adds	r1, #1
 800918e:	f43f adc6 	beq.w	8008d1e <_strtod_l+0x436>
 8009192:	f04f 0a00 	mov.w	sl, #0
 8009196:	4b8b      	ldr	r3, [pc, #556]	@ (80093c4 <_strtod_l+0xadc>)
 8009198:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800919a:	401a      	ands	r2, r3
 800919c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80091a0:	9b08      	ldr	r3, [sp, #32]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d1b9      	bne.n	800911a <_strtod_l+0x832>
 80091a6:	e5c5      	b.n	8008d34 <_strtod_l+0x44c>
 80091a8:	f04f 33ff 	mov.w	r3, #4294967295
 80091ac:	e7e8      	b.n	8009180 <_strtod_l+0x898>
 80091ae:	4613      	mov	r3, r2
 80091b0:	e7e6      	b.n	8009180 <_strtod_l+0x898>
 80091b2:	ea53 030a 	orrs.w	r3, r3, sl
 80091b6:	d0a2      	beq.n	80090fe <_strtod_l+0x816>
 80091b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80091ba:	b1db      	cbz	r3, 80091f4 <_strtod_l+0x90c>
 80091bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80091be:	4213      	tst	r3, r2
 80091c0:	d0ee      	beq.n	80091a0 <_strtod_l+0x8b8>
 80091c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091c4:	4650      	mov	r0, sl
 80091c6:	4659      	mov	r1, fp
 80091c8:	9a08      	ldr	r2, [sp, #32]
 80091ca:	b1bb      	cbz	r3, 80091fc <_strtod_l+0x914>
 80091cc:	f7ff fb68 	bl	80088a0 <sulp>
 80091d0:	4602      	mov	r2, r0
 80091d2:	460b      	mov	r3, r1
 80091d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091d8:	f7f7 f87c 	bl	80002d4 <__adddf3>
 80091dc:	4682      	mov	sl, r0
 80091de:	468b      	mov	fp, r1
 80091e0:	e7de      	b.n	80091a0 <_strtod_l+0x8b8>
 80091e2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80091e6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80091ea:	f04f 3aff 	mov.w	sl, #4294967295
 80091ee:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80091f2:	e7d5      	b.n	80091a0 <_strtod_l+0x8b8>
 80091f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80091f6:	ea13 0f0a 	tst.w	r3, sl
 80091fa:	e7e1      	b.n	80091c0 <_strtod_l+0x8d8>
 80091fc:	f7ff fb50 	bl	80088a0 <sulp>
 8009200:	4602      	mov	r2, r0
 8009202:	460b      	mov	r3, r1
 8009204:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009208:	f7f7 f862 	bl	80002d0 <__aeabi_dsub>
 800920c:	2200      	movs	r2, #0
 800920e:	2300      	movs	r3, #0
 8009210:	4682      	mov	sl, r0
 8009212:	468b      	mov	fp, r1
 8009214:	f7f7 fc7c 	bl	8000b10 <__aeabi_dcmpeq>
 8009218:	2800      	cmp	r0, #0
 800921a:	d0c1      	beq.n	80091a0 <_strtod_l+0x8b8>
 800921c:	e615      	b.n	8008e4a <_strtod_l+0x562>
 800921e:	4641      	mov	r1, r8
 8009220:	4620      	mov	r0, r4
 8009222:	f7ff fac9 	bl	80087b8 <__ratio>
 8009226:	2200      	movs	r2, #0
 8009228:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800922c:	4606      	mov	r6, r0
 800922e:	460f      	mov	r7, r1
 8009230:	f7f7 fc82 	bl	8000b38 <__aeabi_dcmple>
 8009234:	2800      	cmp	r0, #0
 8009236:	d06d      	beq.n	8009314 <_strtod_l+0xa2c>
 8009238:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800923a:	2b00      	cmp	r3, #0
 800923c:	d178      	bne.n	8009330 <_strtod_l+0xa48>
 800923e:	f1ba 0f00 	cmp.w	sl, #0
 8009242:	d156      	bne.n	80092f2 <_strtod_l+0xa0a>
 8009244:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009246:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800924a:	2b00      	cmp	r3, #0
 800924c:	d158      	bne.n	8009300 <_strtod_l+0xa18>
 800924e:	2200      	movs	r2, #0
 8009250:	4630      	mov	r0, r6
 8009252:	4639      	mov	r1, r7
 8009254:	4b5d      	ldr	r3, [pc, #372]	@ (80093cc <_strtod_l+0xae4>)
 8009256:	f7f7 fc65 	bl	8000b24 <__aeabi_dcmplt>
 800925a:	2800      	cmp	r0, #0
 800925c:	d157      	bne.n	800930e <_strtod_l+0xa26>
 800925e:	4630      	mov	r0, r6
 8009260:	4639      	mov	r1, r7
 8009262:	2200      	movs	r2, #0
 8009264:	4b5a      	ldr	r3, [pc, #360]	@ (80093d0 <_strtod_l+0xae8>)
 8009266:	f7f7 f9eb 	bl	8000640 <__aeabi_dmul>
 800926a:	4606      	mov	r6, r0
 800926c:	460f      	mov	r7, r1
 800926e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009272:	9606      	str	r6, [sp, #24]
 8009274:	9307      	str	r3, [sp, #28]
 8009276:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800927a:	4d52      	ldr	r5, [pc, #328]	@ (80093c4 <_strtod_l+0xadc>)
 800927c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009280:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009282:	401d      	ands	r5, r3
 8009284:	4b53      	ldr	r3, [pc, #332]	@ (80093d4 <_strtod_l+0xaec>)
 8009286:	429d      	cmp	r5, r3
 8009288:	f040 80aa 	bne.w	80093e0 <_strtod_l+0xaf8>
 800928c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800928e:	4650      	mov	r0, sl
 8009290:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009294:	4659      	mov	r1, fp
 8009296:	f7ff f9cf 	bl	8008638 <__ulp>
 800929a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800929e:	f7f7 f9cf 	bl	8000640 <__aeabi_dmul>
 80092a2:	4652      	mov	r2, sl
 80092a4:	465b      	mov	r3, fp
 80092a6:	f7f7 f815 	bl	80002d4 <__adddf3>
 80092aa:	460b      	mov	r3, r1
 80092ac:	4945      	ldr	r1, [pc, #276]	@ (80093c4 <_strtod_l+0xadc>)
 80092ae:	4a4a      	ldr	r2, [pc, #296]	@ (80093d8 <_strtod_l+0xaf0>)
 80092b0:	4019      	ands	r1, r3
 80092b2:	4291      	cmp	r1, r2
 80092b4:	4682      	mov	sl, r0
 80092b6:	d942      	bls.n	800933e <_strtod_l+0xa56>
 80092b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80092ba:	4b43      	ldr	r3, [pc, #268]	@ (80093c8 <_strtod_l+0xae0>)
 80092bc:	429a      	cmp	r2, r3
 80092be:	d103      	bne.n	80092c8 <_strtod_l+0x9e0>
 80092c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092c2:	3301      	adds	r3, #1
 80092c4:	f43f ad2b 	beq.w	8008d1e <_strtod_l+0x436>
 80092c8:	f04f 3aff 	mov.w	sl, #4294967295
 80092cc:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 80093c8 <_strtod_l+0xae0>
 80092d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80092d2:	9805      	ldr	r0, [sp, #20]
 80092d4:	f7fe fe7e 	bl	8007fd4 <_Bfree>
 80092d8:	4649      	mov	r1, r9
 80092da:	9805      	ldr	r0, [sp, #20]
 80092dc:	f7fe fe7a 	bl	8007fd4 <_Bfree>
 80092e0:	4641      	mov	r1, r8
 80092e2:	9805      	ldr	r0, [sp, #20]
 80092e4:	f7fe fe76 	bl	8007fd4 <_Bfree>
 80092e8:	4621      	mov	r1, r4
 80092ea:	9805      	ldr	r0, [sp, #20]
 80092ec:	f7fe fe72 	bl	8007fd4 <_Bfree>
 80092f0:	e618      	b.n	8008f24 <_strtod_l+0x63c>
 80092f2:	f1ba 0f01 	cmp.w	sl, #1
 80092f6:	d103      	bne.n	8009300 <_strtod_l+0xa18>
 80092f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	f43f ada5 	beq.w	8008e4a <_strtod_l+0x562>
 8009300:	2200      	movs	r2, #0
 8009302:	4b36      	ldr	r3, [pc, #216]	@ (80093dc <_strtod_l+0xaf4>)
 8009304:	2600      	movs	r6, #0
 8009306:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800930a:	4f30      	ldr	r7, [pc, #192]	@ (80093cc <_strtod_l+0xae4>)
 800930c:	e7b3      	b.n	8009276 <_strtod_l+0x98e>
 800930e:	2600      	movs	r6, #0
 8009310:	4f2f      	ldr	r7, [pc, #188]	@ (80093d0 <_strtod_l+0xae8>)
 8009312:	e7ac      	b.n	800926e <_strtod_l+0x986>
 8009314:	4630      	mov	r0, r6
 8009316:	4639      	mov	r1, r7
 8009318:	4b2d      	ldr	r3, [pc, #180]	@ (80093d0 <_strtod_l+0xae8>)
 800931a:	2200      	movs	r2, #0
 800931c:	f7f7 f990 	bl	8000640 <__aeabi_dmul>
 8009320:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009322:	4606      	mov	r6, r0
 8009324:	460f      	mov	r7, r1
 8009326:	2b00      	cmp	r3, #0
 8009328:	d0a1      	beq.n	800926e <_strtod_l+0x986>
 800932a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800932e:	e7a2      	b.n	8009276 <_strtod_l+0x98e>
 8009330:	2200      	movs	r2, #0
 8009332:	4b26      	ldr	r3, [pc, #152]	@ (80093cc <_strtod_l+0xae4>)
 8009334:	4616      	mov	r6, r2
 8009336:	461f      	mov	r7, r3
 8009338:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800933c:	e79b      	b.n	8009276 <_strtod_l+0x98e>
 800933e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009342:	9b08      	ldr	r3, [sp, #32]
 8009344:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009348:	2b00      	cmp	r3, #0
 800934a:	d1c1      	bne.n	80092d0 <_strtod_l+0x9e8>
 800934c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009350:	0d1b      	lsrs	r3, r3, #20
 8009352:	051b      	lsls	r3, r3, #20
 8009354:	429d      	cmp	r5, r3
 8009356:	d1bb      	bne.n	80092d0 <_strtod_l+0x9e8>
 8009358:	4630      	mov	r0, r6
 800935a:	4639      	mov	r1, r7
 800935c:	f7f7 fde6 	bl	8000f2c <__aeabi_d2lz>
 8009360:	f7f7 f940 	bl	80005e4 <__aeabi_l2d>
 8009364:	4602      	mov	r2, r0
 8009366:	460b      	mov	r3, r1
 8009368:	4630      	mov	r0, r6
 800936a:	4639      	mov	r1, r7
 800936c:	f7f6 ffb0 	bl	80002d0 <__aeabi_dsub>
 8009370:	460b      	mov	r3, r1
 8009372:	4602      	mov	r2, r0
 8009374:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009378:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800937c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800937e:	ea46 060a 	orr.w	r6, r6, sl
 8009382:	431e      	orrs	r6, r3
 8009384:	d069      	beq.n	800945a <_strtod_l+0xb72>
 8009386:	a30a      	add	r3, pc, #40	@ (adr r3, 80093b0 <_strtod_l+0xac8>)
 8009388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800938c:	f7f7 fbca 	bl	8000b24 <__aeabi_dcmplt>
 8009390:	2800      	cmp	r0, #0
 8009392:	f47f accf 	bne.w	8008d34 <_strtod_l+0x44c>
 8009396:	a308      	add	r3, pc, #32	@ (adr r3, 80093b8 <_strtod_l+0xad0>)
 8009398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800939c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80093a0:	f7f7 fbde 	bl	8000b60 <__aeabi_dcmpgt>
 80093a4:	2800      	cmp	r0, #0
 80093a6:	d093      	beq.n	80092d0 <_strtod_l+0x9e8>
 80093a8:	e4c4      	b.n	8008d34 <_strtod_l+0x44c>
 80093aa:	bf00      	nop
 80093ac:	f3af 8000 	nop.w
 80093b0:	94a03595 	.word	0x94a03595
 80093b4:	3fdfffff 	.word	0x3fdfffff
 80093b8:	35afe535 	.word	0x35afe535
 80093bc:	3fe00000 	.word	0x3fe00000
 80093c0:	000fffff 	.word	0x000fffff
 80093c4:	7ff00000 	.word	0x7ff00000
 80093c8:	7fefffff 	.word	0x7fefffff
 80093cc:	3ff00000 	.word	0x3ff00000
 80093d0:	3fe00000 	.word	0x3fe00000
 80093d4:	7fe00000 	.word	0x7fe00000
 80093d8:	7c9fffff 	.word	0x7c9fffff
 80093dc:	bff00000 	.word	0xbff00000
 80093e0:	9b08      	ldr	r3, [sp, #32]
 80093e2:	b323      	cbz	r3, 800942e <_strtod_l+0xb46>
 80093e4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80093e8:	d821      	bhi.n	800942e <_strtod_l+0xb46>
 80093ea:	a327      	add	r3, pc, #156	@ (adr r3, 8009488 <_strtod_l+0xba0>)
 80093ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093f0:	4630      	mov	r0, r6
 80093f2:	4639      	mov	r1, r7
 80093f4:	f7f7 fba0 	bl	8000b38 <__aeabi_dcmple>
 80093f8:	b1a0      	cbz	r0, 8009424 <_strtod_l+0xb3c>
 80093fa:	4639      	mov	r1, r7
 80093fc:	4630      	mov	r0, r6
 80093fe:	f7f7 fbf7 	bl	8000bf0 <__aeabi_d2uiz>
 8009402:	2801      	cmp	r0, #1
 8009404:	bf38      	it	cc
 8009406:	2001      	movcc	r0, #1
 8009408:	f7f7 f8a0 	bl	800054c <__aeabi_ui2d>
 800940c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800940e:	4606      	mov	r6, r0
 8009410:	460f      	mov	r7, r1
 8009412:	b9fb      	cbnz	r3, 8009454 <_strtod_l+0xb6c>
 8009414:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009418:	9014      	str	r0, [sp, #80]	@ 0x50
 800941a:	9315      	str	r3, [sp, #84]	@ 0x54
 800941c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009420:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009424:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009426:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800942a:	1b5b      	subs	r3, r3, r5
 800942c:	9311      	str	r3, [sp, #68]	@ 0x44
 800942e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009432:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009436:	f7ff f8ff 	bl	8008638 <__ulp>
 800943a:	4602      	mov	r2, r0
 800943c:	460b      	mov	r3, r1
 800943e:	4650      	mov	r0, sl
 8009440:	4659      	mov	r1, fp
 8009442:	f7f7 f8fd 	bl	8000640 <__aeabi_dmul>
 8009446:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800944a:	f7f6 ff43 	bl	80002d4 <__adddf3>
 800944e:	4682      	mov	sl, r0
 8009450:	468b      	mov	fp, r1
 8009452:	e776      	b.n	8009342 <_strtod_l+0xa5a>
 8009454:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009458:	e7e0      	b.n	800941c <_strtod_l+0xb34>
 800945a:	a30d      	add	r3, pc, #52	@ (adr r3, 8009490 <_strtod_l+0xba8>)
 800945c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009460:	f7f7 fb60 	bl	8000b24 <__aeabi_dcmplt>
 8009464:	e79e      	b.n	80093a4 <_strtod_l+0xabc>
 8009466:	2300      	movs	r3, #0
 8009468:	930b      	str	r3, [sp, #44]	@ 0x2c
 800946a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800946c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800946e:	6013      	str	r3, [r2, #0]
 8009470:	f7ff ba77 	b.w	8008962 <_strtod_l+0x7a>
 8009474:	2a65      	cmp	r2, #101	@ 0x65
 8009476:	f43f ab6e 	beq.w	8008b56 <_strtod_l+0x26e>
 800947a:	2a45      	cmp	r2, #69	@ 0x45
 800947c:	f43f ab6b 	beq.w	8008b56 <_strtod_l+0x26e>
 8009480:	2301      	movs	r3, #1
 8009482:	f7ff bba6 	b.w	8008bd2 <_strtod_l+0x2ea>
 8009486:	bf00      	nop
 8009488:	ffc00000 	.word	0xffc00000
 800948c:	41dfffff 	.word	0x41dfffff
 8009490:	94a03595 	.word	0x94a03595
 8009494:	3fcfffff 	.word	0x3fcfffff

08009498 <_strtod_r>:
 8009498:	4b01      	ldr	r3, [pc, #4]	@ (80094a0 <_strtod_r+0x8>)
 800949a:	f7ff ba25 	b.w	80088e8 <_strtod_l>
 800949e:	bf00      	nop
 80094a0:	20000164 	.word	0x20000164

080094a4 <__ssputs_r>:
 80094a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094a8:	461f      	mov	r7, r3
 80094aa:	688e      	ldr	r6, [r1, #8]
 80094ac:	4682      	mov	sl, r0
 80094ae:	42be      	cmp	r6, r7
 80094b0:	460c      	mov	r4, r1
 80094b2:	4690      	mov	r8, r2
 80094b4:	680b      	ldr	r3, [r1, #0]
 80094b6:	d82d      	bhi.n	8009514 <__ssputs_r+0x70>
 80094b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80094bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80094c0:	d026      	beq.n	8009510 <__ssputs_r+0x6c>
 80094c2:	6965      	ldr	r5, [r4, #20]
 80094c4:	6909      	ldr	r1, [r1, #16]
 80094c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094ca:	eba3 0901 	sub.w	r9, r3, r1
 80094ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094d2:	1c7b      	adds	r3, r7, #1
 80094d4:	444b      	add	r3, r9
 80094d6:	106d      	asrs	r5, r5, #1
 80094d8:	429d      	cmp	r5, r3
 80094da:	bf38      	it	cc
 80094dc:	461d      	movcc	r5, r3
 80094de:	0553      	lsls	r3, r2, #21
 80094e0:	d527      	bpl.n	8009532 <__ssputs_r+0x8e>
 80094e2:	4629      	mov	r1, r5
 80094e4:	f7fe fcaa 	bl	8007e3c <_malloc_r>
 80094e8:	4606      	mov	r6, r0
 80094ea:	b360      	cbz	r0, 8009546 <__ssputs_r+0xa2>
 80094ec:	464a      	mov	r2, r9
 80094ee:	6921      	ldr	r1, [r4, #16]
 80094f0:	f7fd fdb1 	bl	8007056 <memcpy>
 80094f4:	89a3      	ldrh	r3, [r4, #12]
 80094f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80094fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094fe:	81a3      	strh	r3, [r4, #12]
 8009500:	6126      	str	r6, [r4, #16]
 8009502:	444e      	add	r6, r9
 8009504:	6026      	str	r6, [r4, #0]
 8009506:	463e      	mov	r6, r7
 8009508:	6165      	str	r5, [r4, #20]
 800950a:	eba5 0509 	sub.w	r5, r5, r9
 800950e:	60a5      	str	r5, [r4, #8]
 8009510:	42be      	cmp	r6, r7
 8009512:	d900      	bls.n	8009516 <__ssputs_r+0x72>
 8009514:	463e      	mov	r6, r7
 8009516:	4632      	mov	r2, r6
 8009518:	4641      	mov	r1, r8
 800951a:	6820      	ldr	r0, [r4, #0]
 800951c:	f000 f9d4 	bl	80098c8 <memmove>
 8009520:	2000      	movs	r0, #0
 8009522:	68a3      	ldr	r3, [r4, #8]
 8009524:	1b9b      	subs	r3, r3, r6
 8009526:	60a3      	str	r3, [r4, #8]
 8009528:	6823      	ldr	r3, [r4, #0]
 800952a:	4433      	add	r3, r6
 800952c:	6023      	str	r3, [r4, #0]
 800952e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009532:	462a      	mov	r2, r5
 8009534:	f000 fd71 	bl	800a01a <_realloc_r>
 8009538:	4606      	mov	r6, r0
 800953a:	2800      	cmp	r0, #0
 800953c:	d1e0      	bne.n	8009500 <__ssputs_r+0x5c>
 800953e:	4650      	mov	r0, sl
 8009540:	6921      	ldr	r1, [r4, #16]
 8009542:	f7fe fc09 	bl	8007d58 <_free_r>
 8009546:	230c      	movs	r3, #12
 8009548:	f8ca 3000 	str.w	r3, [sl]
 800954c:	89a3      	ldrh	r3, [r4, #12]
 800954e:	f04f 30ff 	mov.w	r0, #4294967295
 8009552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009556:	81a3      	strh	r3, [r4, #12]
 8009558:	e7e9      	b.n	800952e <__ssputs_r+0x8a>
	...

0800955c <_svfiprintf_r>:
 800955c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009560:	4698      	mov	r8, r3
 8009562:	898b      	ldrh	r3, [r1, #12]
 8009564:	4607      	mov	r7, r0
 8009566:	061b      	lsls	r3, r3, #24
 8009568:	460d      	mov	r5, r1
 800956a:	4614      	mov	r4, r2
 800956c:	b09d      	sub	sp, #116	@ 0x74
 800956e:	d510      	bpl.n	8009592 <_svfiprintf_r+0x36>
 8009570:	690b      	ldr	r3, [r1, #16]
 8009572:	b973      	cbnz	r3, 8009592 <_svfiprintf_r+0x36>
 8009574:	2140      	movs	r1, #64	@ 0x40
 8009576:	f7fe fc61 	bl	8007e3c <_malloc_r>
 800957a:	6028      	str	r0, [r5, #0]
 800957c:	6128      	str	r0, [r5, #16]
 800957e:	b930      	cbnz	r0, 800958e <_svfiprintf_r+0x32>
 8009580:	230c      	movs	r3, #12
 8009582:	603b      	str	r3, [r7, #0]
 8009584:	f04f 30ff 	mov.w	r0, #4294967295
 8009588:	b01d      	add	sp, #116	@ 0x74
 800958a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800958e:	2340      	movs	r3, #64	@ 0x40
 8009590:	616b      	str	r3, [r5, #20]
 8009592:	2300      	movs	r3, #0
 8009594:	9309      	str	r3, [sp, #36]	@ 0x24
 8009596:	2320      	movs	r3, #32
 8009598:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800959c:	2330      	movs	r3, #48	@ 0x30
 800959e:	f04f 0901 	mov.w	r9, #1
 80095a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80095a6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009740 <_svfiprintf_r+0x1e4>
 80095aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80095ae:	4623      	mov	r3, r4
 80095b0:	469a      	mov	sl, r3
 80095b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095b6:	b10a      	cbz	r2, 80095bc <_svfiprintf_r+0x60>
 80095b8:	2a25      	cmp	r2, #37	@ 0x25
 80095ba:	d1f9      	bne.n	80095b0 <_svfiprintf_r+0x54>
 80095bc:	ebba 0b04 	subs.w	fp, sl, r4
 80095c0:	d00b      	beq.n	80095da <_svfiprintf_r+0x7e>
 80095c2:	465b      	mov	r3, fp
 80095c4:	4622      	mov	r2, r4
 80095c6:	4629      	mov	r1, r5
 80095c8:	4638      	mov	r0, r7
 80095ca:	f7ff ff6b 	bl	80094a4 <__ssputs_r>
 80095ce:	3001      	adds	r0, #1
 80095d0:	f000 80a7 	beq.w	8009722 <_svfiprintf_r+0x1c6>
 80095d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095d6:	445a      	add	r2, fp
 80095d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80095da:	f89a 3000 	ldrb.w	r3, [sl]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	f000 809f 	beq.w	8009722 <_svfiprintf_r+0x1c6>
 80095e4:	2300      	movs	r3, #0
 80095e6:	f04f 32ff 	mov.w	r2, #4294967295
 80095ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095ee:	f10a 0a01 	add.w	sl, sl, #1
 80095f2:	9304      	str	r3, [sp, #16]
 80095f4:	9307      	str	r3, [sp, #28]
 80095f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80095fc:	4654      	mov	r4, sl
 80095fe:	2205      	movs	r2, #5
 8009600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009604:	484e      	ldr	r0, [pc, #312]	@ (8009740 <_svfiprintf_r+0x1e4>)
 8009606:	f7fd fd18 	bl	800703a <memchr>
 800960a:	9a04      	ldr	r2, [sp, #16]
 800960c:	b9d8      	cbnz	r0, 8009646 <_svfiprintf_r+0xea>
 800960e:	06d0      	lsls	r0, r2, #27
 8009610:	bf44      	itt	mi
 8009612:	2320      	movmi	r3, #32
 8009614:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009618:	0711      	lsls	r1, r2, #28
 800961a:	bf44      	itt	mi
 800961c:	232b      	movmi	r3, #43	@ 0x2b
 800961e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009622:	f89a 3000 	ldrb.w	r3, [sl]
 8009626:	2b2a      	cmp	r3, #42	@ 0x2a
 8009628:	d015      	beq.n	8009656 <_svfiprintf_r+0xfa>
 800962a:	4654      	mov	r4, sl
 800962c:	2000      	movs	r0, #0
 800962e:	f04f 0c0a 	mov.w	ip, #10
 8009632:	9a07      	ldr	r2, [sp, #28]
 8009634:	4621      	mov	r1, r4
 8009636:	f811 3b01 	ldrb.w	r3, [r1], #1
 800963a:	3b30      	subs	r3, #48	@ 0x30
 800963c:	2b09      	cmp	r3, #9
 800963e:	d94b      	bls.n	80096d8 <_svfiprintf_r+0x17c>
 8009640:	b1b0      	cbz	r0, 8009670 <_svfiprintf_r+0x114>
 8009642:	9207      	str	r2, [sp, #28]
 8009644:	e014      	b.n	8009670 <_svfiprintf_r+0x114>
 8009646:	eba0 0308 	sub.w	r3, r0, r8
 800964a:	fa09 f303 	lsl.w	r3, r9, r3
 800964e:	4313      	orrs	r3, r2
 8009650:	46a2      	mov	sl, r4
 8009652:	9304      	str	r3, [sp, #16]
 8009654:	e7d2      	b.n	80095fc <_svfiprintf_r+0xa0>
 8009656:	9b03      	ldr	r3, [sp, #12]
 8009658:	1d19      	adds	r1, r3, #4
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	9103      	str	r1, [sp, #12]
 800965e:	2b00      	cmp	r3, #0
 8009660:	bfbb      	ittet	lt
 8009662:	425b      	neglt	r3, r3
 8009664:	f042 0202 	orrlt.w	r2, r2, #2
 8009668:	9307      	strge	r3, [sp, #28]
 800966a:	9307      	strlt	r3, [sp, #28]
 800966c:	bfb8      	it	lt
 800966e:	9204      	strlt	r2, [sp, #16]
 8009670:	7823      	ldrb	r3, [r4, #0]
 8009672:	2b2e      	cmp	r3, #46	@ 0x2e
 8009674:	d10a      	bne.n	800968c <_svfiprintf_r+0x130>
 8009676:	7863      	ldrb	r3, [r4, #1]
 8009678:	2b2a      	cmp	r3, #42	@ 0x2a
 800967a:	d132      	bne.n	80096e2 <_svfiprintf_r+0x186>
 800967c:	9b03      	ldr	r3, [sp, #12]
 800967e:	3402      	adds	r4, #2
 8009680:	1d1a      	adds	r2, r3, #4
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	9203      	str	r2, [sp, #12]
 8009686:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800968a:	9305      	str	r3, [sp, #20]
 800968c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009744 <_svfiprintf_r+0x1e8>
 8009690:	2203      	movs	r2, #3
 8009692:	4650      	mov	r0, sl
 8009694:	7821      	ldrb	r1, [r4, #0]
 8009696:	f7fd fcd0 	bl	800703a <memchr>
 800969a:	b138      	cbz	r0, 80096ac <_svfiprintf_r+0x150>
 800969c:	2240      	movs	r2, #64	@ 0x40
 800969e:	9b04      	ldr	r3, [sp, #16]
 80096a0:	eba0 000a 	sub.w	r0, r0, sl
 80096a4:	4082      	lsls	r2, r0
 80096a6:	4313      	orrs	r3, r2
 80096a8:	3401      	adds	r4, #1
 80096aa:	9304      	str	r3, [sp, #16]
 80096ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096b0:	2206      	movs	r2, #6
 80096b2:	4825      	ldr	r0, [pc, #148]	@ (8009748 <_svfiprintf_r+0x1ec>)
 80096b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80096b8:	f7fd fcbf 	bl	800703a <memchr>
 80096bc:	2800      	cmp	r0, #0
 80096be:	d036      	beq.n	800972e <_svfiprintf_r+0x1d2>
 80096c0:	4b22      	ldr	r3, [pc, #136]	@ (800974c <_svfiprintf_r+0x1f0>)
 80096c2:	bb1b      	cbnz	r3, 800970c <_svfiprintf_r+0x1b0>
 80096c4:	9b03      	ldr	r3, [sp, #12]
 80096c6:	3307      	adds	r3, #7
 80096c8:	f023 0307 	bic.w	r3, r3, #7
 80096cc:	3308      	adds	r3, #8
 80096ce:	9303      	str	r3, [sp, #12]
 80096d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096d2:	4433      	add	r3, r6
 80096d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80096d6:	e76a      	b.n	80095ae <_svfiprintf_r+0x52>
 80096d8:	460c      	mov	r4, r1
 80096da:	2001      	movs	r0, #1
 80096dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80096e0:	e7a8      	b.n	8009634 <_svfiprintf_r+0xd8>
 80096e2:	2300      	movs	r3, #0
 80096e4:	f04f 0c0a 	mov.w	ip, #10
 80096e8:	4619      	mov	r1, r3
 80096ea:	3401      	adds	r4, #1
 80096ec:	9305      	str	r3, [sp, #20]
 80096ee:	4620      	mov	r0, r4
 80096f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096f4:	3a30      	subs	r2, #48	@ 0x30
 80096f6:	2a09      	cmp	r2, #9
 80096f8:	d903      	bls.n	8009702 <_svfiprintf_r+0x1a6>
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d0c6      	beq.n	800968c <_svfiprintf_r+0x130>
 80096fe:	9105      	str	r1, [sp, #20]
 8009700:	e7c4      	b.n	800968c <_svfiprintf_r+0x130>
 8009702:	4604      	mov	r4, r0
 8009704:	2301      	movs	r3, #1
 8009706:	fb0c 2101 	mla	r1, ip, r1, r2
 800970a:	e7f0      	b.n	80096ee <_svfiprintf_r+0x192>
 800970c:	ab03      	add	r3, sp, #12
 800970e:	9300      	str	r3, [sp, #0]
 8009710:	462a      	mov	r2, r5
 8009712:	4638      	mov	r0, r7
 8009714:	4b0e      	ldr	r3, [pc, #56]	@ (8009750 <_svfiprintf_r+0x1f4>)
 8009716:	a904      	add	r1, sp, #16
 8009718:	f7fc fc7e 	bl	8006018 <_printf_float>
 800971c:	1c42      	adds	r2, r0, #1
 800971e:	4606      	mov	r6, r0
 8009720:	d1d6      	bne.n	80096d0 <_svfiprintf_r+0x174>
 8009722:	89ab      	ldrh	r3, [r5, #12]
 8009724:	065b      	lsls	r3, r3, #25
 8009726:	f53f af2d 	bmi.w	8009584 <_svfiprintf_r+0x28>
 800972a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800972c:	e72c      	b.n	8009588 <_svfiprintf_r+0x2c>
 800972e:	ab03      	add	r3, sp, #12
 8009730:	9300      	str	r3, [sp, #0]
 8009732:	462a      	mov	r2, r5
 8009734:	4638      	mov	r0, r7
 8009736:	4b06      	ldr	r3, [pc, #24]	@ (8009750 <_svfiprintf_r+0x1f4>)
 8009738:	a904      	add	r1, sp, #16
 800973a:	f7fc ff0b 	bl	8006554 <_printf_i>
 800973e:	e7ed      	b.n	800971c <_svfiprintf_r+0x1c0>
 8009740:	0800c6c0 	.word	0x0800c6c0
 8009744:	0800c6c6 	.word	0x0800c6c6
 8009748:	0800c6ca 	.word	0x0800c6ca
 800974c:	08006019 	.word	0x08006019
 8009750:	080094a5 	.word	0x080094a5

08009754 <__sflush_r>:
 8009754:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800975a:	0716      	lsls	r6, r2, #28
 800975c:	4605      	mov	r5, r0
 800975e:	460c      	mov	r4, r1
 8009760:	d454      	bmi.n	800980c <__sflush_r+0xb8>
 8009762:	684b      	ldr	r3, [r1, #4]
 8009764:	2b00      	cmp	r3, #0
 8009766:	dc02      	bgt.n	800976e <__sflush_r+0x1a>
 8009768:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800976a:	2b00      	cmp	r3, #0
 800976c:	dd48      	ble.n	8009800 <__sflush_r+0xac>
 800976e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009770:	2e00      	cmp	r6, #0
 8009772:	d045      	beq.n	8009800 <__sflush_r+0xac>
 8009774:	2300      	movs	r3, #0
 8009776:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800977a:	682f      	ldr	r7, [r5, #0]
 800977c:	6a21      	ldr	r1, [r4, #32]
 800977e:	602b      	str	r3, [r5, #0]
 8009780:	d030      	beq.n	80097e4 <__sflush_r+0x90>
 8009782:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009784:	89a3      	ldrh	r3, [r4, #12]
 8009786:	0759      	lsls	r1, r3, #29
 8009788:	d505      	bpl.n	8009796 <__sflush_r+0x42>
 800978a:	6863      	ldr	r3, [r4, #4]
 800978c:	1ad2      	subs	r2, r2, r3
 800978e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009790:	b10b      	cbz	r3, 8009796 <__sflush_r+0x42>
 8009792:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009794:	1ad2      	subs	r2, r2, r3
 8009796:	2300      	movs	r3, #0
 8009798:	4628      	mov	r0, r5
 800979a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800979c:	6a21      	ldr	r1, [r4, #32]
 800979e:	47b0      	blx	r6
 80097a0:	1c43      	adds	r3, r0, #1
 80097a2:	89a3      	ldrh	r3, [r4, #12]
 80097a4:	d106      	bne.n	80097b4 <__sflush_r+0x60>
 80097a6:	6829      	ldr	r1, [r5, #0]
 80097a8:	291d      	cmp	r1, #29
 80097aa:	d82b      	bhi.n	8009804 <__sflush_r+0xb0>
 80097ac:	4a28      	ldr	r2, [pc, #160]	@ (8009850 <__sflush_r+0xfc>)
 80097ae:	410a      	asrs	r2, r1
 80097b0:	07d6      	lsls	r6, r2, #31
 80097b2:	d427      	bmi.n	8009804 <__sflush_r+0xb0>
 80097b4:	2200      	movs	r2, #0
 80097b6:	6062      	str	r2, [r4, #4]
 80097b8:	6922      	ldr	r2, [r4, #16]
 80097ba:	04d9      	lsls	r1, r3, #19
 80097bc:	6022      	str	r2, [r4, #0]
 80097be:	d504      	bpl.n	80097ca <__sflush_r+0x76>
 80097c0:	1c42      	adds	r2, r0, #1
 80097c2:	d101      	bne.n	80097c8 <__sflush_r+0x74>
 80097c4:	682b      	ldr	r3, [r5, #0]
 80097c6:	b903      	cbnz	r3, 80097ca <__sflush_r+0x76>
 80097c8:	6560      	str	r0, [r4, #84]	@ 0x54
 80097ca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097cc:	602f      	str	r7, [r5, #0]
 80097ce:	b1b9      	cbz	r1, 8009800 <__sflush_r+0xac>
 80097d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097d4:	4299      	cmp	r1, r3
 80097d6:	d002      	beq.n	80097de <__sflush_r+0x8a>
 80097d8:	4628      	mov	r0, r5
 80097da:	f7fe fabd 	bl	8007d58 <_free_r>
 80097de:	2300      	movs	r3, #0
 80097e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80097e2:	e00d      	b.n	8009800 <__sflush_r+0xac>
 80097e4:	2301      	movs	r3, #1
 80097e6:	4628      	mov	r0, r5
 80097e8:	47b0      	blx	r6
 80097ea:	4602      	mov	r2, r0
 80097ec:	1c50      	adds	r0, r2, #1
 80097ee:	d1c9      	bne.n	8009784 <__sflush_r+0x30>
 80097f0:	682b      	ldr	r3, [r5, #0]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d0c6      	beq.n	8009784 <__sflush_r+0x30>
 80097f6:	2b1d      	cmp	r3, #29
 80097f8:	d001      	beq.n	80097fe <__sflush_r+0xaa>
 80097fa:	2b16      	cmp	r3, #22
 80097fc:	d11d      	bne.n	800983a <__sflush_r+0xe6>
 80097fe:	602f      	str	r7, [r5, #0]
 8009800:	2000      	movs	r0, #0
 8009802:	e021      	b.n	8009848 <__sflush_r+0xf4>
 8009804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009808:	b21b      	sxth	r3, r3
 800980a:	e01a      	b.n	8009842 <__sflush_r+0xee>
 800980c:	690f      	ldr	r7, [r1, #16]
 800980e:	2f00      	cmp	r7, #0
 8009810:	d0f6      	beq.n	8009800 <__sflush_r+0xac>
 8009812:	0793      	lsls	r3, r2, #30
 8009814:	bf18      	it	ne
 8009816:	2300      	movne	r3, #0
 8009818:	680e      	ldr	r6, [r1, #0]
 800981a:	bf08      	it	eq
 800981c:	694b      	ldreq	r3, [r1, #20]
 800981e:	1bf6      	subs	r6, r6, r7
 8009820:	600f      	str	r7, [r1, #0]
 8009822:	608b      	str	r3, [r1, #8]
 8009824:	2e00      	cmp	r6, #0
 8009826:	ddeb      	ble.n	8009800 <__sflush_r+0xac>
 8009828:	4633      	mov	r3, r6
 800982a:	463a      	mov	r2, r7
 800982c:	4628      	mov	r0, r5
 800982e:	6a21      	ldr	r1, [r4, #32]
 8009830:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009834:	47e0      	blx	ip
 8009836:	2800      	cmp	r0, #0
 8009838:	dc07      	bgt.n	800984a <__sflush_r+0xf6>
 800983a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800983e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009842:	f04f 30ff 	mov.w	r0, #4294967295
 8009846:	81a3      	strh	r3, [r4, #12]
 8009848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800984a:	4407      	add	r7, r0
 800984c:	1a36      	subs	r6, r6, r0
 800984e:	e7e9      	b.n	8009824 <__sflush_r+0xd0>
 8009850:	dfbffffe 	.word	0xdfbffffe

08009854 <_fflush_r>:
 8009854:	b538      	push	{r3, r4, r5, lr}
 8009856:	690b      	ldr	r3, [r1, #16]
 8009858:	4605      	mov	r5, r0
 800985a:	460c      	mov	r4, r1
 800985c:	b913      	cbnz	r3, 8009864 <_fflush_r+0x10>
 800985e:	2500      	movs	r5, #0
 8009860:	4628      	mov	r0, r5
 8009862:	bd38      	pop	{r3, r4, r5, pc}
 8009864:	b118      	cbz	r0, 800986e <_fflush_r+0x1a>
 8009866:	6a03      	ldr	r3, [r0, #32]
 8009868:	b90b      	cbnz	r3, 800986e <_fflush_r+0x1a>
 800986a:	f7fd fa2f 	bl	8006ccc <__sinit>
 800986e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d0f3      	beq.n	800985e <_fflush_r+0xa>
 8009876:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009878:	07d0      	lsls	r0, r2, #31
 800987a:	d404      	bmi.n	8009886 <_fflush_r+0x32>
 800987c:	0599      	lsls	r1, r3, #22
 800987e:	d402      	bmi.n	8009886 <_fflush_r+0x32>
 8009880:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009882:	f7fd fbd0 	bl	8007026 <__retarget_lock_acquire_recursive>
 8009886:	4628      	mov	r0, r5
 8009888:	4621      	mov	r1, r4
 800988a:	f7ff ff63 	bl	8009754 <__sflush_r>
 800988e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009890:	4605      	mov	r5, r0
 8009892:	07da      	lsls	r2, r3, #31
 8009894:	d4e4      	bmi.n	8009860 <_fflush_r+0xc>
 8009896:	89a3      	ldrh	r3, [r4, #12]
 8009898:	059b      	lsls	r3, r3, #22
 800989a:	d4e1      	bmi.n	8009860 <_fflush_r+0xc>
 800989c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800989e:	f7fd fbc3 	bl	8007028 <__retarget_lock_release_recursive>
 80098a2:	e7dd      	b.n	8009860 <_fflush_r+0xc>

080098a4 <fiprintf>:
 80098a4:	b40e      	push	{r1, r2, r3}
 80098a6:	b503      	push	{r0, r1, lr}
 80098a8:	4601      	mov	r1, r0
 80098aa:	ab03      	add	r3, sp, #12
 80098ac:	4805      	ldr	r0, [pc, #20]	@ (80098c4 <fiprintf+0x20>)
 80098ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80098b2:	6800      	ldr	r0, [r0, #0]
 80098b4:	9301      	str	r3, [sp, #4]
 80098b6:	f000 fc13 	bl	800a0e0 <_vfiprintf_r>
 80098ba:	b002      	add	sp, #8
 80098bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80098c0:	b003      	add	sp, #12
 80098c2:	4770      	bx	lr
 80098c4:	20000114 	.word	0x20000114

080098c8 <memmove>:
 80098c8:	4288      	cmp	r0, r1
 80098ca:	b510      	push	{r4, lr}
 80098cc:	eb01 0402 	add.w	r4, r1, r2
 80098d0:	d902      	bls.n	80098d8 <memmove+0x10>
 80098d2:	4284      	cmp	r4, r0
 80098d4:	4623      	mov	r3, r4
 80098d6:	d807      	bhi.n	80098e8 <memmove+0x20>
 80098d8:	1e43      	subs	r3, r0, #1
 80098da:	42a1      	cmp	r1, r4
 80098dc:	d008      	beq.n	80098f0 <memmove+0x28>
 80098de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80098e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80098e6:	e7f8      	b.n	80098da <memmove+0x12>
 80098e8:	4601      	mov	r1, r0
 80098ea:	4402      	add	r2, r0
 80098ec:	428a      	cmp	r2, r1
 80098ee:	d100      	bne.n	80098f2 <memmove+0x2a>
 80098f0:	bd10      	pop	{r4, pc}
 80098f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80098fa:	e7f7      	b.n	80098ec <memmove+0x24>

080098fc <strncmp>:
 80098fc:	b510      	push	{r4, lr}
 80098fe:	b16a      	cbz	r2, 800991c <strncmp+0x20>
 8009900:	3901      	subs	r1, #1
 8009902:	1884      	adds	r4, r0, r2
 8009904:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009908:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800990c:	429a      	cmp	r2, r3
 800990e:	d103      	bne.n	8009918 <strncmp+0x1c>
 8009910:	42a0      	cmp	r0, r4
 8009912:	d001      	beq.n	8009918 <strncmp+0x1c>
 8009914:	2a00      	cmp	r2, #0
 8009916:	d1f5      	bne.n	8009904 <strncmp+0x8>
 8009918:	1ad0      	subs	r0, r2, r3
 800991a:	bd10      	pop	{r4, pc}
 800991c:	4610      	mov	r0, r2
 800991e:	e7fc      	b.n	800991a <strncmp+0x1e>

08009920 <_sbrk_r>:
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	2300      	movs	r3, #0
 8009924:	4d05      	ldr	r5, [pc, #20]	@ (800993c <_sbrk_r+0x1c>)
 8009926:	4604      	mov	r4, r0
 8009928:	4608      	mov	r0, r1
 800992a:	602b      	str	r3, [r5, #0]
 800992c:	f7f9 fbb8 	bl	80030a0 <_sbrk>
 8009930:	1c43      	adds	r3, r0, #1
 8009932:	d102      	bne.n	800993a <_sbrk_r+0x1a>
 8009934:	682b      	ldr	r3, [r5, #0]
 8009936:	b103      	cbz	r3, 800993a <_sbrk_r+0x1a>
 8009938:	6023      	str	r3, [r4, #0]
 800993a:	bd38      	pop	{r3, r4, r5, pc}
 800993c:	20000c00 	.word	0x20000c00

08009940 <nan>:
 8009940:	2000      	movs	r0, #0
 8009942:	4901      	ldr	r1, [pc, #4]	@ (8009948 <nan+0x8>)
 8009944:	4770      	bx	lr
 8009946:	bf00      	nop
 8009948:	7ff80000 	.word	0x7ff80000

0800994c <abort>:
 800994c:	2006      	movs	r0, #6
 800994e:	b508      	push	{r3, lr}
 8009950:	f000 fd9a 	bl	800a488 <raise>
 8009954:	2001      	movs	r0, #1
 8009956:	f7f9 fb77 	bl	8003048 <_exit>

0800995a <_calloc_r>:
 800995a:	b570      	push	{r4, r5, r6, lr}
 800995c:	fba1 5402 	umull	r5, r4, r1, r2
 8009960:	b93c      	cbnz	r4, 8009972 <_calloc_r+0x18>
 8009962:	4629      	mov	r1, r5
 8009964:	f7fe fa6a 	bl	8007e3c <_malloc_r>
 8009968:	4606      	mov	r6, r0
 800996a:	b928      	cbnz	r0, 8009978 <_calloc_r+0x1e>
 800996c:	2600      	movs	r6, #0
 800996e:	4630      	mov	r0, r6
 8009970:	bd70      	pop	{r4, r5, r6, pc}
 8009972:	220c      	movs	r2, #12
 8009974:	6002      	str	r2, [r0, #0]
 8009976:	e7f9      	b.n	800996c <_calloc_r+0x12>
 8009978:	462a      	mov	r2, r5
 800997a:	4621      	mov	r1, r4
 800997c:	f7fd fa3f 	bl	8006dfe <memset>
 8009980:	e7f5      	b.n	800996e <_calloc_r+0x14>

08009982 <rshift>:
 8009982:	6903      	ldr	r3, [r0, #16]
 8009984:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009988:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800998c:	f100 0414 	add.w	r4, r0, #20
 8009990:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009994:	dd46      	ble.n	8009a24 <rshift+0xa2>
 8009996:	f011 011f 	ands.w	r1, r1, #31
 800999a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800999e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80099a2:	d10c      	bne.n	80099be <rshift+0x3c>
 80099a4:	4629      	mov	r1, r5
 80099a6:	f100 0710 	add.w	r7, r0, #16
 80099aa:	42b1      	cmp	r1, r6
 80099ac:	d335      	bcc.n	8009a1a <rshift+0x98>
 80099ae:	1a9b      	subs	r3, r3, r2
 80099b0:	009b      	lsls	r3, r3, #2
 80099b2:	1eea      	subs	r2, r5, #3
 80099b4:	4296      	cmp	r6, r2
 80099b6:	bf38      	it	cc
 80099b8:	2300      	movcc	r3, #0
 80099ba:	4423      	add	r3, r4
 80099bc:	e015      	b.n	80099ea <rshift+0x68>
 80099be:	46a1      	mov	r9, r4
 80099c0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80099c4:	f1c1 0820 	rsb	r8, r1, #32
 80099c8:	40cf      	lsrs	r7, r1
 80099ca:	f105 0e04 	add.w	lr, r5, #4
 80099ce:	4576      	cmp	r6, lr
 80099d0:	46f4      	mov	ip, lr
 80099d2:	d816      	bhi.n	8009a02 <rshift+0x80>
 80099d4:	1a9a      	subs	r2, r3, r2
 80099d6:	0092      	lsls	r2, r2, #2
 80099d8:	3a04      	subs	r2, #4
 80099da:	3501      	adds	r5, #1
 80099dc:	42ae      	cmp	r6, r5
 80099de:	bf38      	it	cc
 80099e0:	2200      	movcc	r2, #0
 80099e2:	18a3      	adds	r3, r4, r2
 80099e4:	50a7      	str	r7, [r4, r2]
 80099e6:	b107      	cbz	r7, 80099ea <rshift+0x68>
 80099e8:	3304      	adds	r3, #4
 80099ea:	42a3      	cmp	r3, r4
 80099ec:	eba3 0204 	sub.w	r2, r3, r4
 80099f0:	bf08      	it	eq
 80099f2:	2300      	moveq	r3, #0
 80099f4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80099f8:	6102      	str	r2, [r0, #16]
 80099fa:	bf08      	it	eq
 80099fc:	6143      	streq	r3, [r0, #20]
 80099fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a02:	f8dc c000 	ldr.w	ip, [ip]
 8009a06:	fa0c fc08 	lsl.w	ip, ip, r8
 8009a0a:	ea4c 0707 	orr.w	r7, ip, r7
 8009a0e:	f849 7b04 	str.w	r7, [r9], #4
 8009a12:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009a16:	40cf      	lsrs	r7, r1
 8009a18:	e7d9      	b.n	80099ce <rshift+0x4c>
 8009a1a:	f851 cb04 	ldr.w	ip, [r1], #4
 8009a1e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009a22:	e7c2      	b.n	80099aa <rshift+0x28>
 8009a24:	4623      	mov	r3, r4
 8009a26:	e7e0      	b.n	80099ea <rshift+0x68>

08009a28 <__hexdig_fun>:
 8009a28:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009a2c:	2b09      	cmp	r3, #9
 8009a2e:	d802      	bhi.n	8009a36 <__hexdig_fun+0xe>
 8009a30:	3820      	subs	r0, #32
 8009a32:	b2c0      	uxtb	r0, r0
 8009a34:	4770      	bx	lr
 8009a36:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009a3a:	2b05      	cmp	r3, #5
 8009a3c:	d801      	bhi.n	8009a42 <__hexdig_fun+0x1a>
 8009a3e:	3847      	subs	r0, #71	@ 0x47
 8009a40:	e7f7      	b.n	8009a32 <__hexdig_fun+0xa>
 8009a42:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009a46:	2b05      	cmp	r3, #5
 8009a48:	d801      	bhi.n	8009a4e <__hexdig_fun+0x26>
 8009a4a:	3827      	subs	r0, #39	@ 0x27
 8009a4c:	e7f1      	b.n	8009a32 <__hexdig_fun+0xa>
 8009a4e:	2000      	movs	r0, #0
 8009a50:	4770      	bx	lr
	...

08009a54 <__gethex>:
 8009a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a58:	468a      	mov	sl, r1
 8009a5a:	4690      	mov	r8, r2
 8009a5c:	b085      	sub	sp, #20
 8009a5e:	9302      	str	r3, [sp, #8]
 8009a60:	680b      	ldr	r3, [r1, #0]
 8009a62:	9001      	str	r0, [sp, #4]
 8009a64:	1c9c      	adds	r4, r3, #2
 8009a66:	46a1      	mov	r9, r4
 8009a68:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009a6c:	2830      	cmp	r0, #48	@ 0x30
 8009a6e:	d0fa      	beq.n	8009a66 <__gethex+0x12>
 8009a70:	eba9 0303 	sub.w	r3, r9, r3
 8009a74:	f1a3 0b02 	sub.w	fp, r3, #2
 8009a78:	f7ff ffd6 	bl	8009a28 <__hexdig_fun>
 8009a7c:	4605      	mov	r5, r0
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	d168      	bne.n	8009b54 <__gethex+0x100>
 8009a82:	2201      	movs	r2, #1
 8009a84:	4648      	mov	r0, r9
 8009a86:	499f      	ldr	r1, [pc, #636]	@ (8009d04 <__gethex+0x2b0>)
 8009a88:	f7ff ff38 	bl	80098fc <strncmp>
 8009a8c:	4607      	mov	r7, r0
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	d167      	bne.n	8009b62 <__gethex+0x10e>
 8009a92:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009a96:	4626      	mov	r6, r4
 8009a98:	f7ff ffc6 	bl	8009a28 <__hexdig_fun>
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	d062      	beq.n	8009b66 <__gethex+0x112>
 8009aa0:	4623      	mov	r3, r4
 8009aa2:	7818      	ldrb	r0, [r3, #0]
 8009aa4:	4699      	mov	r9, r3
 8009aa6:	2830      	cmp	r0, #48	@ 0x30
 8009aa8:	f103 0301 	add.w	r3, r3, #1
 8009aac:	d0f9      	beq.n	8009aa2 <__gethex+0x4e>
 8009aae:	f7ff ffbb 	bl	8009a28 <__hexdig_fun>
 8009ab2:	fab0 f580 	clz	r5, r0
 8009ab6:	f04f 0b01 	mov.w	fp, #1
 8009aba:	096d      	lsrs	r5, r5, #5
 8009abc:	464a      	mov	r2, r9
 8009abe:	4616      	mov	r6, r2
 8009ac0:	7830      	ldrb	r0, [r6, #0]
 8009ac2:	3201      	adds	r2, #1
 8009ac4:	f7ff ffb0 	bl	8009a28 <__hexdig_fun>
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	d1f8      	bne.n	8009abe <__gethex+0x6a>
 8009acc:	2201      	movs	r2, #1
 8009ace:	4630      	mov	r0, r6
 8009ad0:	498c      	ldr	r1, [pc, #560]	@ (8009d04 <__gethex+0x2b0>)
 8009ad2:	f7ff ff13 	bl	80098fc <strncmp>
 8009ad6:	2800      	cmp	r0, #0
 8009ad8:	d13f      	bne.n	8009b5a <__gethex+0x106>
 8009ada:	b944      	cbnz	r4, 8009aee <__gethex+0x9a>
 8009adc:	1c74      	adds	r4, r6, #1
 8009ade:	4622      	mov	r2, r4
 8009ae0:	4616      	mov	r6, r2
 8009ae2:	7830      	ldrb	r0, [r6, #0]
 8009ae4:	3201      	adds	r2, #1
 8009ae6:	f7ff ff9f 	bl	8009a28 <__hexdig_fun>
 8009aea:	2800      	cmp	r0, #0
 8009aec:	d1f8      	bne.n	8009ae0 <__gethex+0x8c>
 8009aee:	1ba4      	subs	r4, r4, r6
 8009af0:	00a7      	lsls	r7, r4, #2
 8009af2:	7833      	ldrb	r3, [r6, #0]
 8009af4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009af8:	2b50      	cmp	r3, #80	@ 0x50
 8009afa:	d13e      	bne.n	8009b7a <__gethex+0x126>
 8009afc:	7873      	ldrb	r3, [r6, #1]
 8009afe:	2b2b      	cmp	r3, #43	@ 0x2b
 8009b00:	d033      	beq.n	8009b6a <__gethex+0x116>
 8009b02:	2b2d      	cmp	r3, #45	@ 0x2d
 8009b04:	d034      	beq.n	8009b70 <__gethex+0x11c>
 8009b06:	2400      	movs	r4, #0
 8009b08:	1c71      	adds	r1, r6, #1
 8009b0a:	7808      	ldrb	r0, [r1, #0]
 8009b0c:	f7ff ff8c 	bl	8009a28 <__hexdig_fun>
 8009b10:	1e43      	subs	r3, r0, #1
 8009b12:	b2db      	uxtb	r3, r3
 8009b14:	2b18      	cmp	r3, #24
 8009b16:	d830      	bhi.n	8009b7a <__gethex+0x126>
 8009b18:	f1a0 0210 	sub.w	r2, r0, #16
 8009b1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009b20:	f7ff ff82 	bl	8009a28 <__hexdig_fun>
 8009b24:	f100 3cff 	add.w	ip, r0, #4294967295
 8009b28:	fa5f fc8c 	uxtb.w	ip, ip
 8009b2c:	f1bc 0f18 	cmp.w	ip, #24
 8009b30:	f04f 030a 	mov.w	r3, #10
 8009b34:	d91e      	bls.n	8009b74 <__gethex+0x120>
 8009b36:	b104      	cbz	r4, 8009b3a <__gethex+0xe6>
 8009b38:	4252      	negs	r2, r2
 8009b3a:	4417      	add	r7, r2
 8009b3c:	f8ca 1000 	str.w	r1, [sl]
 8009b40:	b1ed      	cbz	r5, 8009b7e <__gethex+0x12a>
 8009b42:	f1bb 0f00 	cmp.w	fp, #0
 8009b46:	bf0c      	ite	eq
 8009b48:	2506      	moveq	r5, #6
 8009b4a:	2500      	movne	r5, #0
 8009b4c:	4628      	mov	r0, r5
 8009b4e:	b005      	add	sp, #20
 8009b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b54:	2500      	movs	r5, #0
 8009b56:	462c      	mov	r4, r5
 8009b58:	e7b0      	b.n	8009abc <__gethex+0x68>
 8009b5a:	2c00      	cmp	r4, #0
 8009b5c:	d1c7      	bne.n	8009aee <__gethex+0x9a>
 8009b5e:	4627      	mov	r7, r4
 8009b60:	e7c7      	b.n	8009af2 <__gethex+0x9e>
 8009b62:	464e      	mov	r6, r9
 8009b64:	462f      	mov	r7, r5
 8009b66:	2501      	movs	r5, #1
 8009b68:	e7c3      	b.n	8009af2 <__gethex+0x9e>
 8009b6a:	2400      	movs	r4, #0
 8009b6c:	1cb1      	adds	r1, r6, #2
 8009b6e:	e7cc      	b.n	8009b0a <__gethex+0xb6>
 8009b70:	2401      	movs	r4, #1
 8009b72:	e7fb      	b.n	8009b6c <__gethex+0x118>
 8009b74:	fb03 0002 	mla	r0, r3, r2, r0
 8009b78:	e7ce      	b.n	8009b18 <__gethex+0xc4>
 8009b7a:	4631      	mov	r1, r6
 8009b7c:	e7de      	b.n	8009b3c <__gethex+0xe8>
 8009b7e:	4629      	mov	r1, r5
 8009b80:	eba6 0309 	sub.w	r3, r6, r9
 8009b84:	3b01      	subs	r3, #1
 8009b86:	2b07      	cmp	r3, #7
 8009b88:	dc0a      	bgt.n	8009ba0 <__gethex+0x14c>
 8009b8a:	9801      	ldr	r0, [sp, #4]
 8009b8c:	f7fe f9e2 	bl	8007f54 <_Balloc>
 8009b90:	4604      	mov	r4, r0
 8009b92:	b940      	cbnz	r0, 8009ba6 <__gethex+0x152>
 8009b94:	4602      	mov	r2, r0
 8009b96:	21e4      	movs	r1, #228	@ 0xe4
 8009b98:	4b5b      	ldr	r3, [pc, #364]	@ (8009d08 <__gethex+0x2b4>)
 8009b9a:	485c      	ldr	r0, [pc, #368]	@ (8009d0c <__gethex+0x2b8>)
 8009b9c:	f7fd fa6e 	bl	800707c <__assert_func>
 8009ba0:	3101      	adds	r1, #1
 8009ba2:	105b      	asrs	r3, r3, #1
 8009ba4:	e7ef      	b.n	8009b86 <__gethex+0x132>
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	f100 0a14 	add.w	sl, r0, #20
 8009bac:	4655      	mov	r5, sl
 8009bae:	469b      	mov	fp, r3
 8009bb0:	45b1      	cmp	r9, r6
 8009bb2:	d337      	bcc.n	8009c24 <__gethex+0x1d0>
 8009bb4:	f845 bb04 	str.w	fp, [r5], #4
 8009bb8:	eba5 050a 	sub.w	r5, r5, sl
 8009bbc:	10ad      	asrs	r5, r5, #2
 8009bbe:	6125      	str	r5, [r4, #16]
 8009bc0:	4658      	mov	r0, fp
 8009bc2:	f7fe fab9 	bl	8008138 <__hi0bits>
 8009bc6:	016d      	lsls	r5, r5, #5
 8009bc8:	f8d8 6000 	ldr.w	r6, [r8]
 8009bcc:	1a2d      	subs	r5, r5, r0
 8009bce:	42b5      	cmp	r5, r6
 8009bd0:	dd54      	ble.n	8009c7c <__gethex+0x228>
 8009bd2:	1bad      	subs	r5, r5, r6
 8009bd4:	4629      	mov	r1, r5
 8009bd6:	4620      	mov	r0, r4
 8009bd8:	f7fe fe41 	bl	800885e <__any_on>
 8009bdc:	4681      	mov	r9, r0
 8009bde:	b178      	cbz	r0, 8009c00 <__gethex+0x1ac>
 8009be0:	f04f 0901 	mov.w	r9, #1
 8009be4:	1e6b      	subs	r3, r5, #1
 8009be6:	1159      	asrs	r1, r3, #5
 8009be8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009bec:	f003 021f 	and.w	r2, r3, #31
 8009bf0:	fa09 f202 	lsl.w	r2, r9, r2
 8009bf4:	420a      	tst	r2, r1
 8009bf6:	d003      	beq.n	8009c00 <__gethex+0x1ac>
 8009bf8:	454b      	cmp	r3, r9
 8009bfa:	dc36      	bgt.n	8009c6a <__gethex+0x216>
 8009bfc:	f04f 0902 	mov.w	r9, #2
 8009c00:	4629      	mov	r1, r5
 8009c02:	4620      	mov	r0, r4
 8009c04:	f7ff febd 	bl	8009982 <rshift>
 8009c08:	442f      	add	r7, r5
 8009c0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009c0e:	42bb      	cmp	r3, r7
 8009c10:	da42      	bge.n	8009c98 <__gethex+0x244>
 8009c12:	4621      	mov	r1, r4
 8009c14:	9801      	ldr	r0, [sp, #4]
 8009c16:	f7fe f9dd 	bl	8007fd4 <_Bfree>
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c1e:	25a3      	movs	r5, #163	@ 0xa3
 8009c20:	6013      	str	r3, [r2, #0]
 8009c22:	e793      	b.n	8009b4c <__gethex+0xf8>
 8009c24:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009c28:	2a2e      	cmp	r2, #46	@ 0x2e
 8009c2a:	d012      	beq.n	8009c52 <__gethex+0x1fe>
 8009c2c:	2b20      	cmp	r3, #32
 8009c2e:	d104      	bne.n	8009c3a <__gethex+0x1e6>
 8009c30:	f845 bb04 	str.w	fp, [r5], #4
 8009c34:	f04f 0b00 	mov.w	fp, #0
 8009c38:	465b      	mov	r3, fp
 8009c3a:	7830      	ldrb	r0, [r6, #0]
 8009c3c:	9303      	str	r3, [sp, #12]
 8009c3e:	f7ff fef3 	bl	8009a28 <__hexdig_fun>
 8009c42:	9b03      	ldr	r3, [sp, #12]
 8009c44:	f000 000f 	and.w	r0, r0, #15
 8009c48:	4098      	lsls	r0, r3
 8009c4a:	ea4b 0b00 	orr.w	fp, fp, r0
 8009c4e:	3304      	adds	r3, #4
 8009c50:	e7ae      	b.n	8009bb0 <__gethex+0x15c>
 8009c52:	45b1      	cmp	r9, r6
 8009c54:	d8ea      	bhi.n	8009c2c <__gethex+0x1d8>
 8009c56:	2201      	movs	r2, #1
 8009c58:	4630      	mov	r0, r6
 8009c5a:	492a      	ldr	r1, [pc, #168]	@ (8009d04 <__gethex+0x2b0>)
 8009c5c:	9303      	str	r3, [sp, #12]
 8009c5e:	f7ff fe4d 	bl	80098fc <strncmp>
 8009c62:	9b03      	ldr	r3, [sp, #12]
 8009c64:	2800      	cmp	r0, #0
 8009c66:	d1e1      	bne.n	8009c2c <__gethex+0x1d8>
 8009c68:	e7a2      	b.n	8009bb0 <__gethex+0x15c>
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	1ea9      	subs	r1, r5, #2
 8009c6e:	f7fe fdf6 	bl	800885e <__any_on>
 8009c72:	2800      	cmp	r0, #0
 8009c74:	d0c2      	beq.n	8009bfc <__gethex+0x1a8>
 8009c76:	f04f 0903 	mov.w	r9, #3
 8009c7a:	e7c1      	b.n	8009c00 <__gethex+0x1ac>
 8009c7c:	da09      	bge.n	8009c92 <__gethex+0x23e>
 8009c7e:	1b75      	subs	r5, r6, r5
 8009c80:	4621      	mov	r1, r4
 8009c82:	462a      	mov	r2, r5
 8009c84:	9801      	ldr	r0, [sp, #4]
 8009c86:	f7fe fbbb 	bl	8008400 <__lshift>
 8009c8a:	4604      	mov	r4, r0
 8009c8c:	1b7f      	subs	r7, r7, r5
 8009c8e:	f100 0a14 	add.w	sl, r0, #20
 8009c92:	f04f 0900 	mov.w	r9, #0
 8009c96:	e7b8      	b.n	8009c0a <__gethex+0x1b6>
 8009c98:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009c9c:	42bd      	cmp	r5, r7
 8009c9e:	dd6f      	ble.n	8009d80 <__gethex+0x32c>
 8009ca0:	1bed      	subs	r5, r5, r7
 8009ca2:	42ae      	cmp	r6, r5
 8009ca4:	dc34      	bgt.n	8009d10 <__gethex+0x2bc>
 8009ca6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009caa:	2b02      	cmp	r3, #2
 8009cac:	d022      	beq.n	8009cf4 <__gethex+0x2a0>
 8009cae:	2b03      	cmp	r3, #3
 8009cb0:	d024      	beq.n	8009cfc <__gethex+0x2a8>
 8009cb2:	2b01      	cmp	r3, #1
 8009cb4:	d115      	bne.n	8009ce2 <__gethex+0x28e>
 8009cb6:	42ae      	cmp	r6, r5
 8009cb8:	d113      	bne.n	8009ce2 <__gethex+0x28e>
 8009cba:	2e01      	cmp	r6, #1
 8009cbc:	d10b      	bne.n	8009cd6 <__gethex+0x282>
 8009cbe:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009cc2:	9a02      	ldr	r2, [sp, #8]
 8009cc4:	2562      	movs	r5, #98	@ 0x62
 8009cc6:	6013      	str	r3, [r2, #0]
 8009cc8:	2301      	movs	r3, #1
 8009cca:	6123      	str	r3, [r4, #16]
 8009ccc:	f8ca 3000 	str.w	r3, [sl]
 8009cd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009cd2:	601c      	str	r4, [r3, #0]
 8009cd4:	e73a      	b.n	8009b4c <__gethex+0xf8>
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	1e71      	subs	r1, r6, #1
 8009cda:	f7fe fdc0 	bl	800885e <__any_on>
 8009cde:	2800      	cmp	r0, #0
 8009ce0:	d1ed      	bne.n	8009cbe <__gethex+0x26a>
 8009ce2:	4621      	mov	r1, r4
 8009ce4:	9801      	ldr	r0, [sp, #4]
 8009ce6:	f7fe f975 	bl	8007fd4 <_Bfree>
 8009cea:	2300      	movs	r3, #0
 8009cec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009cee:	2550      	movs	r5, #80	@ 0x50
 8009cf0:	6013      	str	r3, [r2, #0]
 8009cf2:	e72b      	b.n	8009b4c <__gethex+0xf8>
 8009cf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d1f3      	bne.n	8009ce2 <__gethex+0x28e>
 8009cfa:	e7e0      	b.n	8009cbe <__gethex+0x26a>
 8009cfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d1dd      	bne.n	8009cbe <__gethex+0x26a>
 8009d02:	e7ee      	b.n	8009ce2 <__gethex+0x28e>
 8009d04:	0800c668 	.word	0x0800c668
 8009d08:	0800c500 	.word	0x0800c500
 8009d0c:	0800c6d9 	.word	0x0800c6d9
 8009d10:	1e6f      	subs	r7, r5, #1
 8009d12:	f1b9 0f00 	cmp.w	r9, #0
 8009d16:	d130      	bne.n	8009d7a <__gethex+0x326>
 8009d18:	b127      	cbz	r7, 8009d24 <__gethex+0x2d0>
 8009d1a:	4639      	mov	r1, r7
 8009d1c:	4620      	mov	r0, r4
 8009d1e:	f7fe fd9e 	bl	800885e <__any_on>
 8009d22:	4681      	mov	r9, r0
 8009d24:	2301      	movs	r3, #1
 8009d26:	4629      	mov	r1, r5
 8009d28:	1b76      	subs	r6, r6, r5
 8009d2a:	2502      	movs	r5, #2
 8009d2c:	117a      	asrs	r2, r7, #5
 8009d2e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009d32:	f007 071f 	and.w	r7, r7, #31
 8009d36:	40bb      	lsls	r3, r7
 8009d38:	4213      	tst	r3, r2
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	bf18      	it	ne
 8009d3e:	f049 0902 	orrne.w	r9, r9, #2
 8009d42:	f7ff fe1e 	bl	8009982 <rshift>
 8009d46:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009d4a:	f1b9 0f00 	cmp.w	r9, #0
 8009d4e:	d047      	beq.n	8009de0 <__gethex+0x38c>
 8009d50:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d54:	2b02      	cmp	r3, #2
 8009d56:	d015      	beq.n	8009d84 <__gethex+0x330>
 8009d58:	2b03      	cmp	r3, #3
 8009d5a:	d017      	beq.n	8009d8c <__gethex+0x338>
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d109      	bne.n	8009d74 <__gethex+0x320>
 8009d60:	f019 0f02 	tst.w	r9, #2
 8009d64:	d006      	beq.n	8009d74 <__gethex+0x320>
 8009d66:	f8da 3000 	ldr.w	r3, [sl]
 8009d6a:	ea49 0903 	orr.w	r9, r9, r3
 8009d6e:	f019 0f01 	tst.w	r9, #1
 8009d72:	d10e      	bne.n	8009d92 <__gethex+0x33e>
 8009d74:	f045 0510 	orr.w	r5, r5, #16
 8009d78:	e032      	b.n	8009de0 <__gethex+0x38c>
 8009d7a:	f04f 0901 	mov.w	r9, #1
 8009d7e:	e7d1      	b.n	8009d24 <__gethex+0x2d0>
 8009d80:	2501      	movs	r5, #1
 8009d82:	e7e2      	b.n	8009d4a <__gethex+0x2f6>
 8009d84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d86:	f1c3 0301 	rsb	r3, r3, #1
 8009d8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009d8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d0f0      	beq.n	8009d74 <__gethex+0x320>
 8009d92:	f04f 0c00 	mov.w	ip, #0
 8009d96:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009d9a:	f104 0314 	add.w	r3, r4, #20
 8009d9e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009da2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009da6:	4618      	mov	r0, r3
 8009da8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dac:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009db0:	d01b      	beq.n	8009dea <__gethex+0x396>
 8009db2:	3201      	adds	r2, #1
 8009db4:	6002      	str	r2, [r0, #0]
 8009db6:	2d02      	cmp	r5, #2
 8009db8:	f104 0314 	add.w	r3, r4, #20
 8009dbc:	d13c      	bne.n	8009e38 <__gethex+0x3e4>
 8009dbe:	f8d8 2000 	ldr.w	r2, [r8]
 8009dc2:	3a01      	subs	r2, #1
 8009dc4:	42b2      	cmp	r2, r6
 8009dc6:	d109      	bne.n	8009ddc <__gethex+0x388>
 8009dc8:	2201      	movs	r2, #1
 8009dca:	1171      	asrs	r1, r6, #5
 8009dcc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009dd0:	f006 061f 	and.w	r6, r6, #31
 8009dd4:	fa02 f606 	lsl.w	r6, r2, r6
 8009dd8:	421e      	tst	r6, r3
 8009dda:	d13a      	bne.n	8009e52 <__gethex+0x3fe>
 8009ddc:	f045 0520 	orr.w	r5, r5, #32
 8009de0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009de2:	601c      	str	r4, [r3, #0]
 8009de4:	9b02      	ldr	r3, [sp, #8]
 8009de6:	601f      	str	r7, [r3, #0]
 8009de8:	e6b0      	b.n	8009b4c <__gethex+0xf8>
 8009dea:	4299      	cmp	r1, r3
 8009dec:	f843 cc04 	str.w	ip, [r3, #-4]
 8009df0:	d8d9      	bhi.n	8009da6 <__gethex+0x352>
 8009df2:	68a3      	ldr	r3, [r4, #8]
 8009df4:	459b      	cmp	fp, r3
 8009df6:	db17      	blt.n	8009e28 <__gethex+0x3d4>
 8009df8:	6861      	ldr	r1, [r4, #4]
 8009dfa:	9801      	ldr	r0, [sp, #4]
 8009dfc:	3101      	adds	r1, #1
 8009dfe:	f7fe f8a9 	bl	8007f54 <_Balloc>
 8009e02:	4681      	mov	r9, r0
 8009e04:	b918      	cbnz	r0, 8009e0e <__gethex+0x3ba>
 8009e06:	4602      	mov	r2, r0
 8009e08:	2184      	movs	r1, #132	@ 0x84
 8009e0a:	4b19      	ldr	r3, [pc, #100]	@ (8009e70 <__gethex+0x41c>)
 8009e0c:	e6c5      	b.n	8009b9a <__gethex+0x146>
 8009e0e:	6922      	ldr	r2, [r4, #16]
 8009e10:	f104 010c 	add.w	r1, r4, #12
 8009e14:	3202      	adds	r2, #2
 8009e16:	0092      	lsls	r2, r2, #2
 8009e18:	300c      	adds	r0, #12
 8009e1a:	f7fd f91c 	bl	8007056 <memcpy>
 8009e1e:	4621      	mov	r1, r4
 8009e20:	9801      	ldr	r0, [sp, #4]
 8009e22:	f7fe f8d7 	bl	8007fd4 <_Bfree>
 8009e26:	464c      	mov	r4, r9
 8009e28:	6923      	ldr	r3, [r4, #16]
 8009e2a:	1c5a      	adds	r2, r3, #1
 8009e2c:	6122      	str	r2, [r4, #16]
 8009e2e:	2201      	movs	r2, #1
 8009e30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e34:	615a      	str	r2, [r3, #20]
 8009e36:	e7be      	b.n	8009db6 <__gethex+0x362>
 8009e38:	6922      	ldr	r2, [r4, #16]
 8009e3a:	455a      	cmp	r2, fp
 8009e3c:	dd0b      	ble.n	8009e56 <__gethex+0x402>
 8009e3e:	2101      	movs	r1, #1
 8009e40:	4620      	mov	r0, r4
 8009e42:	f7ff fd9e 	bl	8009982 <rshift>
 8009e46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e4a:	3701      	adds	r7, #1
 8009e4c:	42bb      	cmp	r3, r7
 8009e4e:	f6ff aee0 	blt.w	8009c12 <__gethex+0x1be>
 8009e52:	2501      	movs	r5, #1
 8009e54:	e7c2      	b.n	8009ddc <__gethex+0x388>
 8009e56:	f016 061f 	ands.w	r6, r6, #31
 8009e5a:	d0fa      	beq.n	8009e52 <__gethex+0x3fe>
 8009e5c:	4453      	add	r3, sl
 8009e5e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009e62:	f7fe f969 	bl	8008138 <__hi0bits>
 8009e66:	f1c6 0620 	rsb	r6, r6, #32
 8009e6a:	42b0      	cmp	r0, r6
 8009e6c:	dbe7      	blt.n	8009e3e <__gethex+0x3ea>
 8009e6e:	e7f0      	b.n	8009e52 <__gethex+0x3fe>
 8009e70:	0800c500 	.word	0x0800c500

08009e74 <L_shift>:
 8009e74:	f1c2 0208 	rsb	r2, r2, #8
 8009e78:	0092      	lsls	r2, r2, #2
 8009e7a:	b570      	push	{r4, r5, r6, lr}
 8009e7c:	f1c2 0620 	rsb	r6, r2, #32
 8009e80:	6843      	ldr	r3, [r0, #4]
 8009e82:	6804      	ldr	r4, [r0, #0]
 8009e84:	fa03 f506 	lsl.w	r5, r3, r6
 8009e88:	432c      	orrs	r4, r5
 8009e8a:	40d3      	lsrs	r3, r2
 8009e8c:	6004      	str	r4, [r0, #0]
 8009e8e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009e92:	4288      	cmp	r0, r1
 8009e94:	d3f4      	bcc.n	8009e80 <L_shift+0xc>
 8009e96:	bd70      	pop	{r4, r5, r6, pc}

08009e98 <__match>:
 8009e98:	b530      	push	{r4, r5, lr}
 8009e9a:	6803      	ldr	r3, [r0, #0]
 8009e9c:	3301      	adds	r3, #1
 8009e9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ea2:	b914      	cbnz	r4, 8009eaa <__match+0x12>
 8009ea4:	6003      	str	r3, [r0, #0]
 8009ea6:	2001      	movs	r0, #1
 8009ea8:	bd30      	pop	{r4, r5, pc}
 8009eaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009eae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009eb2:	2d19      	cmp	r5, #25
 8009eb4:	bf98      	it	ls
 8009eb6:	3220      	addls	r2, #32
 8009eb8:	42a2      	cmp	r2, r4
 8009eba:	d0f0      	beq.n	8009e9e <__match+0x6>
 8009ebc:	2000      	movs	r0, #0
 8009ebe:	e7f3      	b.n	8009ea8 <__match+0x10>

08009ec0 <__hexnan>:
 8009ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec4:	2500      	movs	r5, #0
 8009ec6:	680b      	ldr	r3, [r1, #0]
 8009ec8:	4682      	mov	sl, r0
 8009eca:	115e      	asrs	r6, r3, #5
 8009ecc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009ed0:	f013 031f 	ands.w	r3, r3, #31
 8009ed4:	bf18      	it	ne
 8009ed6:	3604      	addne	r6, #4
 8009ed8:	1f37      	subs	r7, r6, #4
 8009eda:	4690      	mov	r8, r2
 8009edc:	46b9      	mov	r9, r7
 8009ede:	463c      	mov	r4, r7
 8009ee0:	46ab      	mov	fp, r5
 8009ee2:	b087      	sub	sp, #28
 8009ee4:	6801      	ldr	r1, [r0, #0]
 8009ee6:	9301      	str	r3, [sp, #4]
 8009ee8:	f846 5c04 	str.w	r5, [r6, #-4]
 8009eec:	9502      	str	r5, [sp, #8]
 8009eee:	784a      	ldrb	r2, [r1, #1]
 8009ef0:	1c4b      	adds	r3, r1, #1
 8009ef2:	9303      	str	r3, [sp, #12]
 8009ef4:	b342      	cbz	r2, 8009f48 <__hexnan+0x88>
 8009ef6:	4610      	mov	r0, r2
 8009ef8:	9105      	str	r1, [sp, #20]
 8009efa:	9204      	str	r2, [sp, #16]
 8009efc:	f7ff fd94 	bl	8009a28 <__hexdig_fun>
 8009f00:	2800      	cmp	r0, #0
 8009f02:	d151      	bne.n	8009fa8 <__hexnan+0xe8>
 8009f04:	9a04      	ldr	r2, [sp, #16]
 8009f06:	9905      	ldr	r1, [sp, #20]
 8009f08:	2a20      	cmp	r2, #32
 8009f0a:	d818      	bhi.n	8009f3e <__hexnan+0x7e>
 8009f0c:	9b02      	ldr	r3, [sp, #8]
 8009f0e:	459b      	cmp	fp, r3
 8009f10:	dd13      	ble.n	8009f3a <__hexnan+0x7a>
 8009f12:	454c      	cmp	r4, r9
 8009f14:	d206      	bcs.n	8009f24 <__hexnan+0x64>
 8009f16:	2d07      	cmp	r5, #7
 8009f18:	dc04      	bgt.n	8009f24 <__hexnan+0x64>
 8009f1a:	462a      	mov	r2, r5
 8009f1c:	4649      	mov	r1, r9
 8009f1e:	4620      	mov	r0, r4
 8009f20:	f7ff ffa8 	bl	8009e74 <L_shift>
 8009f24:	4544      	cmp	r4, r8
 8009f26:	d952      	bls.n	8009fce <__hexnan+0x10e>
 8009f28:	2300      	movs	r3, #0
 8009f2a:	f1a4 0904 	sub.w	r9, r4, #4
 8009f2e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f32:	461d      	mov	r5, r3
 8009f34:	464c      	mov	r4, r9
 8009f36:	f8cd b008 	str.w	fp, [sp, #8]
 8009f3a:	9903      	ldr	r1, [sp, #12]
 8009f3c:	e7d7      	b.n	8009eee <__hexnan+0x2e>
 8009f3e:	2a29      	cmp	r2, #41	@ 0x29
 8009f40:	d157      	bne.n	8009ff2 <__hexnan+0x132>
 8009f42:	3102      	adds	r1, #2
 8009f44:	f8ca 1000 	str.w	r1, [sl]
 8009f48:	f1bb 0f00 	cmp.w	fp, #0
 8009f4c:	d051      	beq.n	8009ff2 <__hexnan+0x132>
 8009f4e:	454c      	cmp	r4, r9
 8009f50:	d206      	bcs.n	8009f60 <__hexnan+0xa0>
 8009f52:	2d07      	cmp	r5, #7
 8009f54:	dc04      	bgt.n	8009f60 <__hexnan+0xa0>
 8009f56:	462a      	mov	r2, r5
 8009f58:	4649      	mov	r1, r9
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	f7ff ff8a 	bl	8009e74 <L_shift>
 8009f60:	4544      	cmp	r4, r8
 8009f62:	d936      	bls.n	8009fd2 <__hexnan+0x112>
 8009f64:	4623      	mov	r3, r4
 8009f66:	f1a8 0204 	sub.w	r2, r8, #4
 8009f6a:	f853 1b04 	ldr.w	r1, [r3], #4
 8009f6e:	429f      	cmp	r7, r3
 8009f70:	f842 1f04 	str.w	r1, [r2, #4]!
 8009f74:	d2f9      	bcs.n	8009f6a <__hexnan+0xaa>
 8009f76:	1b3b      	subs	r3, r7, r4
 8009f78:	f023 0303 	bic.w	r3, r3, #3
 8009f7c:	3304      	adds	r3, #4
 8009f7e:	3401      	adds	r4, #1
 8009f80:	3e03      	subs	r6, #3
 8009f82:	42b4      	cmp	r4, r6
 8009f84:	bf88      	it	hi
 8009f86:	2304      	movhi	r3, #4
 8009f88:	2200      	movs	r2, #0
 8009f8a:	4443      	add	r3, r8
 8009f8c:	f843 2b04 	str.w	r2, [r3], #4
 8009f90:	429f      	cmp	r7, r3
 8009f92:	d2fb      	bcs.n	8009f8c <__hexnan+0xcc>
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	b91b      	cbnz	r3, 8009fa0 <__hexnan+0xe0>
 8009f98:	4547      	cmp	r7, r8
 8009f9a:	d128      	bne.n	8009fee <__hexnan+0x12e>
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	603b      	str	r3, [r7, #0]
 8009fa0:	2005      	movs	r0, #5
 8009fa2:	b007      	add	sp, #28
 8009fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fa8:	3501      	adds	r5, #1
 8009faa:	2d08      	cmp	r5, #8
 8009fac:	f10b 0b01 	add.w	fp, fp, #1
 8009fb0:	dd06      	ble.n	8009fc0 <__hexnan+0x100>
 8009fb2:	4544      	cmp	r4, r8
 8009fb4:	d9c1      	bls.n	8009f3a <__hexnan+0x7a>
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	2501      	movs	r5, #1
 8009fba:	f844 3c04 	str.w	r3, [r4, #-4]
 8009fbe:	3c04      	subs	r4, #4
 8009fc0:	6822      	ldr	r2, [r4, #0]
 8009fc2:	f000 000f 	and.w	r0, r0, #15
 8009fc6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009fca:	6020      	str	r0, [r4, #0]
 8009fcc:	e7b5      	b.n	8009f3a <__hexnan+0x7a>
 8009fce:	2508      	movs	r5, #8
 8009fd0:	e7b3      	b.n	8009f3a <__hexnan+0x7a>
 8009fd2:	9b01      	ldr	r3, [sp, #4]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d0dd      	beq.n	8009f94 <__hexnan+0xd4>
 8009fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8009fdc:	f1c3 0320 	rsb	r3, r3, #32
 8009fe0:	40da      	lsrs	r2, r3
 8009fe2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009fe6:	4013      	ands	r3, r2
 8009fe8:	f846 3c04 	str.w	r3, [r6, #-4]
 8009fec:	e7d2      	b.n	8009f94 <__hexnan+0xd4>
 8009fee:	3f04      	subs	r7, #4
 8009ff0:	e7d0      	b.n	8009f94 <__hexnan+0xd4>
 8009ff2:	2004      	movs	r0, #4
 8009ff4:	e7d5      	b.n	8009fa2 <__hexnan+0xe2>

08009ff6 <__ascii_mbtowc>:
 8009ff6:	b082      	sub	sp, #8
 8009ff8:	b901      	cbnz	r1, 8009ffc <__ascii_mbtowc+0x6>
 8009ffa:	a901      	add	r1, sp, #4
 8009ffc:	b142      	cbz	r2, 800a010 <__ascii_mbtowc+0x1a>
 8009ffe:	b14b      	cbz	r3, 800a014 <__ascii_mbtowc+0x1e>
 800a000:	7813      	ldrb	r3, [r2, #0]
 800a002:	600b      	str	r3, [r1, #0]
 800a004:	7812      	ldrb	r2, [r2, #0]
 800a006:	1e10      	subs	r0, r2, #0
 800a008:	bf18      	it	ne
 800a00a:	2001      	movne	r0, #1
 800a00c:	b002      	add	sp, #8
 800a00e:	4770      	bx	lr
 800a010:	4610      	mov	r0, r2
 800a012:	e7fb      	b.n	800a00c <__ascii_mbtowc+0x16>
 800a014:	f06f 0001 	mvn.w	r0, #1
 800a018:	e7f8      	b.n	800a00c <__ascii_mbtowc+0x16>

0800a01a <_realloc_r>:
 800a01a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a01e:	4680      	mov	r8, r0
 800a020:	4615      	mov	r5, r2
 800a022:	460c      	mov	r4, r1
 800a024:	b921      	cbnz	r1, 800a030 <_realloc_r+0x16>
 800a026:	4611      	mov	r1, r2
 800a028:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a02c:	f7fd bf06 	b.w	8007e3c <_malloc_r>
 800a030:	b92a      	cbnz	r2, 800a03e <_realloc_r+0x24>
 800a032:	f7fd fe91 	bl	8007d58 <_free_r>
 800a036:	2400      	movs	r4, #0
 800a038:	4620      	mov	r0, r4
 800a03a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a03e:	f000 fa3f 	bl	800a4c0 <_malloc_usable_size_r>
 800a042:	4285      	cmp	r5, r0
 800a044:	4606      	mov	r6, r0
 800a046:	d802      	bhi.n	800a04e <_realloc_r+0x34>
 800a048:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a04c:	d8f4      	bhi.n	800a038 <_realloc_r+0x1e>
 800a04e:	4629      	mov	r1, r5
 800a050:	4640      	mov	r0, r8
 800a052:	f7fd fef3 	bl	8007e3c <_malloc_r>
 800a056:	4607      	mov	r7, r0
 800a058:	2800      	cmp	r0, #0
 800a05a:	d0ec      	beq.n	800a036 <_realloc_r+0x1c>
 800a05c:	42b5      	cmp	r5, r6
 800a05e:	462a      	mov	r2, r5
 800a060:	4621      	mov	r1, r4
 800a062:	bf28      	it	cs
 800a064:	4632      	movcs	r2, r6
 800a066:	f7fc fff6 	bl	8007056 <memcpy>
 800a06a:	4621      	mov	r1, r4
 800a06c:	4640      	mov	r0, r8
 800a06e:	f7fd fe73 	bl	8007d58 <_free_r>
 800a072:	463c      	mov	r4, r7
 800a074:	e7e0      	b.n	800a038 <_realloc_r+0x1e>

0800a076 <__ascii_wctomb>:
 800a076:	4603      	mov	r3, r0
 800a078:	4608      	mov	r0, r1
 800a07a:	b141      	cbz	r1, 800a08e <__ascii_wctomb+0x18>
 800a07c:	2aff      	cmp	r2, #255	@ 0xff
 800a07e:	d904      	bls.n	800a08a <__ascii_wctomb+0x14>
 800a080:	228a      	movs	r2, #138	@ 0x8a
 800a082:	f04f 30ff 	mov.w	r0, #4294967295
 800a086:	601a      	str	r2, [r3, #0]
 800a088:	4770      	bx	lr
 800a08a:	2001      	movs	r0, #1
 800a08c:	700a      	strb	r2, [r1, #0]
 800a08e:	4770      	bx	lr

0800a090 <__sfputc_r>:
 800a090:	6893      	ldr	r3, [r2, #8]
 800a092:	b410      	push	{r4}
 800a094:	3b01      	subs	r3, #1
 800a096:	2b00      	cmp	r3, #0
 800a098:	6093      	str	r3, [r2, #8]
 800a09a:	da07      	bge.n	800a0ac <__sfputc_r+0x1c>
 800a09c:	6994      	ldr	r4, [r2, #24]
 800a09e:	42a3      	cmp	r3, r4
 800a0a0:	db01      	blt.n	800a0a6 <__sfputc_r+0x16>
 800a0a2:	290a      	cmp	r1, #10
 800a0a4:	d102      	bne.n	800a0ac <__sfputc_r+0x1c>
 800a0a6:	bc10      	pop	{r4}
 800a0a8:	f000 b932 	b.w	800a310 <__swbuf_r>
 800a0ac:	6813      	ldr	r3, [r2, #0]
 800a0ae:	1c58      	adds	r0, r3, #1
 800a0b0:	6010      	str	r0, [r2, #0]
 800a0b2:	7019      	strb	r1, [r3, #0]
 800a0b4:	4608      	mov	r0, r1
 800a0b6:	bc10      	pop	{r4}
 800a0b8:	4770      	bx	lr

0800a0ba <__sfputs_r>:
 800a0ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0bc:	4606      	mov	r6, r0
 800a0be:	460f      	mov	r7, r1
 800a0c0:	4614      	mov	r4, r2
 800a0c2:	18d5      	adds	r5, r2, r3
 800a0c4:	42ac      	cmp	r4, r5
 800a0c6:	d101      	bne.n	800a0cc <__sfputs_r+0x12>
 800a0c8:	2000      	movs	r0, #0
 800a0ca:	e007      	b.n	800a0dc <__sfputs_r+0x22>
 800a0cc:	463a      	mov	r2, r7
 800a0ce:	4630      	mov	r0, r6
 800a0d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0d4:	f7ff ffdc 	bl	800a090 <__sfputc_r>
 800a0d8:	1c43      	adds	r3, r0, #1
 800a0da:	d1f3      	bne.n	800a0c4 <__sfputs_r+0xa>
 800a0dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a0e0 <_vfiprintf_r>:
 800a0e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e4:	460d      	mov	r5, r1
 800a0e6:	4614      	mov	r4, r2
 800a0e8:	4698      	mov	r8, r3
 800a0ea:	4606      	mov	r6, r0
 800a0ec:	b09d      	sub	sp, #116	@ 0x74
 800a0ee:	b118      	cbz	r0, 800a0f8 <_vfiprintf_r+0x18>
 800a0f0:	6a03      	ldr	r3, [r0, #32]
 800a0f2:	b90b      	cbnz	r3, 800a0f8 <_vfiprintf_r+0x18>
 800a0f4:	f7fc fdea 	bl	8006ccc <__sinit>
 800a0f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0fa:	07d9      	lsls	r1, r3, #31
 800a0fc:	d405      	bmi.n	800a10a <_vfiprintf_r+0x2a>
 800a0fe:	89ab      	ldrh	r3, [r5, #12]
 800a100:	059a      	lsls	r2, r3, #22
 800a102:	d402      	bmi.n	800a10a <_vfiprintf_r+0x2a>
 800a104:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a106:	f7fc ff8e 	bl	8007026 <__retarget_lock_acquire_recursive>
 800a10a:	89ab      	ldrh	r3, [r5, #12]
 800a10c:	071b      	lsls	r3, r3, #28
 800a10e:	d501      	bpl.n	800a114 <_vfiprintf_r+0x34>
 800a110:	692b      	ldr	r3, [r5, #16]
 800a112:	b99b      	cbnz	r3, 800a13c <_vfiprintf_r+0x5c>
 800a114:	4629      	mov	r1, r5
 800a116:	4630      	mov	r0, r6
 800a118:	f000 f938 	bl	800a38c <__swsetup_r>
 800a11c:	b170      	cbz	r0, 800a13c <_vfiprintf_r+0x5c>
 800a11e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a120:	07dc      	lsls	r4, r3, #31
 800a122:	d504      	bpl.n	800a12e <_vfiprintf_r+0x4e>
 800a124:	f04f 30ff 	mov.w	r0, #4294967295
 800a128:	b01d      	add	sp, #116	@ 0x74
 800a12a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a12e:	89ab      	ldrh	r3, [r5, #12]
 800a130:	0598      	lsls	r0, r3, #22
 800a132:	d4f7      	bmi.n	800a124 <_vfiprintf_r+0x44>
 800a134:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a136:	f7fc ff77 	bl	8007028 <__retarget_lock_release_recursive>
 800a13a:	e7f3      	b.n	800a124 <_vfiprintf_r+0x44>
 800a13c:	2300      	movs	r3, #0
 800a13e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a140:	2320      	movs	r3, #32
 800a142:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a146:	2330      	movs	r3, #48	@ 0x30
 800a148:	f04f 0901 	mov.w	r9, #1
 800a14c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a150:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a2fc <_vfiprintf_r+0x21c>
 800a154:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a158:	4623      	mov	r3, r4
 800a15a:	469a      	mov	sl, r3
 800a15c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a160:	b10a      	cbz	r2, 800a166 <_vfiprintf_r+0x86>
 800a162:	2a25      	cmp	r2, #37	@ 0x25
 800a164:	d1f9      	bne.n	800a15a <_vfiprintf_r+0x7a>
 800a166:	ebba 0b04 	subs.w	fp, sl, r4
 800a16a:	d00b      	beq.n	800a184 <_vfiprintf_r+0xa4>
 800a16c:	465b      	mov	r3, fp
 800a16e:	4622      	mov	r2, r4
 800a170:	4629      	mov	r1, r5
 800a172:	4630      	mov	r0, r6
 800a174:	f7ff ffa1 	bl	800a0ba <__sfputs_r>
 800a178:	3001      	adds	r0, #1
 800a17a:	f000 80a7 	beq.w	800a2cc <_vfiprintf_r+0x1ec>
 800a17e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a180:	445a      	add	r2, fp
 800a182:	9209      	str	r2, [sp, #36]	@ 0x24
 800a184:	f89a 3000 	ldrb.w	r3, [sl]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	f000 809f 	beq.w	800a2cc <_vfiprintf_r+0x1ec>
 800a18e:	2300      	movs	r3, #0
 800a190:	f04f 32ff 	mov.w	r2, #4294967295
 800a194:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a198:	f10a 0a01 	add.w	sl, sl, #1
 800a19c:	9304      	str	r3, [sp, #16]
 800a19e:	9307      	str	r3, [sp, #28]
 800a1a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1a6:	4654      	mov	r4, sl
 800a1a8:	2205      	movs	r2, #5
 800a1aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1ae:	4853      	ldr	r0, [pc, #332]	@ (800a2fc <_vfiprintf_r+0x21c>)
 800a1b0:	f7fc ff43 	bl	800703a <memchr>
 800a1b4:	9a04      	ldr	r2, [sp, #16]
 800a1b6:	b9d8      	cbnz	r0, 800a1f0 <_vfiprintf_r+0x110>
 800a1b8:	06d1      	lsls	r1, r2, #27
 800a1ba:	bf44      	itt	mi
 800a1bc:	2320      	movmi	r3, #32
 800a1be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1c2:	0713      	lsls	r3, r2, #28
 800a1c4:	bf44      	itt	mi
 800a1c6:	232b      	movmi	r3, #43	@ 0x2b
 800a1c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1cc:	f89a 3000 	ldrb.w	r3, [sl]
 800a1d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1d2:	d015      	beq.n	800a200 <_vfiprintf_r+0x120>
 800a1d4:	4654      	mov	r4, sl
 800a1d6:	2000      	movs	r0, #0
 800a1d8:	f04f 0c0a 	mov.w	ip, #10
 800a1dc:	9a07      	ldr	r2, [sp, #28]
 800a1de:	4621      	mov	r1, r4
 800a1e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1e4:	3b30      	subs	r3, #48	@ 0x30
 800a1e6:	2b09      	cmp	r3, #9
 800a1e8:	d94b      	bls.n	800a282 <_vfiprintf_r+0x1a2>
 800a1ea:	b1b0      	cbz	r0, 800a21a <_vfiprintf_r+0x13a>
 800a1ec:	9207      	str	r2, [sp, #28]
 800a1ee:	e014      	b.n	800a21a <_vfiprintf_r+0x13a>
 800a1f0:	eba0 0308 	sub.w	r3, r0, r8
 800a1f4:	fa09 f303 	lsl.w	r3, r9, r3
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	46a2      	mov	sl, r4
 800a1fc:	9304      	str	r3, [sp, #16]
 800a1fe:	e7d2      	b.n	800a1a6 <_vfiprintf_r+0xc6>
 800a200:	9b03      	ldr	r3, [sp, #12]
 800a202:	1d19      	adds	r1, r3, #4
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	9103      	str	r1, [sp, #12]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	bfbb      	ittet	lt
 800a20c:	425b      	neglt	r3, r3
 800a20e:	f042 0202 	orrlt.w	r2, r2, #2
 800a212:	9307      	strge	r3, [sp, #28]
 800a214:	9307      	strlt	r3, [sp, #28]
 800a216:	bfb8      	it	lt
 800a218:	9204      	strlt	r2, [sp, #16]
 800a21a:	7823      	ldrb	r3, [r4, #0]
 800a21c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a21e:	d10a      	bne.n	800a236 <_vfiprintf_r+0x156>
 800a220:	7863      	ldrb	r3, [r4, #1]
 800a222:	2b2a      	cmp	r3, #42	@ 0x2a
 800a224:	d132      	bne.n	800a28c <_vfiprintf_r+0x1ac>
 800a226:	9b03      	ldr	r3, [sp, #12]
 800a228:	3402      	adds	r4, #2
 800a22a:	1d1a      	adds	r2, r3, #4
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	9203      	str	r2, [sp, #12]
 800a230:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a234:	9305      	str	r3, [sp, #20]
 800a236:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a300 <_vfiprintf_r+0x220>
 800a23a:	2203      	movs	r2, #3
 800a23c:	4650      	mov	r0, sl
 800a23e:	7821      	ldrb	r1, [r4, #0]
 800a240:	f7fc fefb 	bl	800703a <memchr>
 800a244:	b138      	cbz	r0, 800a256 <_vfiprintf_r+0x176>
 800a246:	2240      	movs	r2, #64	@ 0x40
 800a248:	9b04      	ldr	r3, [sp, #16]
 800a24a:	eba0 000a 	sub.w	r0, r0, sl
 800a24e:	4082      	lsls	r2, r0
 800a250:	4313      	orrs	r3, r2
 800a252:	3401      	adds	r4, #1
 800a254:	9304      	str	r3, [sp, #16]
 800a256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a25a:	2206      	movs	r2, #6
 800a25c:	4829      	ldr	r0, [pc, #164]	@ (800a304 <_vfiprintf_r+0x224>)
 800a25e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a262:	f7fc feea 	bl	800703a <memchr>
 800a266:	2800      	cmp	r0, #0
 800a268:	d03f      	beq.n	800a2ea <_vfiprintf_r+0x20a>
 800a26a:	4b27      	ldr	r3, [pc, #156]	@ (800a308 <_vfiprintf_r+0x228>)
 800a26c:	bb1b      	cbnz	r3, 800a2b6 <_vfiprintf_r+0x1d6>
 800a26e:	9b03      	ldr	r3, [sp, #12]
 800a270:	3307      	adds	r3, #7
 800a272:	f023 0307 	bic.w	r3, r3, #7
 800a276:	3308      	adds	r3, #8
 800a278:	9303      	str	r3, [sp, #12]
 800a27a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a27c:	443b      	add	r3, r7
 800a27e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a280:	e76a      	b.n	800a158 <_vfiprintf_r+0x78>
 800a282:	460c      	mov	r4, r1
 800a284:	2001      	movs	r0, #1
 800a286:	fb0c 3202 	mla	r2, ip, r2, r3
 800a28a:	e7a8      	b.n	800a1de <_vfiprintf_r+0xfe>
 800a28c:	2300      	movs	r3, #0
 800a28e:	f04f 0c0a 	mov.w	ip, #10
 800a292:	4619      	mov	r1, r3
 800a294:	3401      	adds	r4, #1
 800a296:	9305      	str	r3, [sp, #20]
 800a298:	4620      	mov	r0, r4
 800a29a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a29e:	3a30      	subs	r2, #48	@ 0x30
 800a2a0:	2a09      	cmp	r2, #9
 800a2a2:	d903      	bls.n	800a2ac <_vfiprintf_r+0x1cc>
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d0c6      	beq.n	800a236 <_vfiprintf_r+0x156>
 800a2a8:	9105      	str	r1, [sp, #20]
 800a2aa:	e7c4      	b.n	800a236 <_vfiprintf_r+0x156>
 800a2ac:	4604      	mov	r4, r0
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2b4:	e7f0      	b.n	800a298 <_vfiprintf_r+0x1b8>
 800a2b6:	ab03      	add	r3, sp, #12
 800a2b8:	9300      	str	r3, [sp, #0]
 800a2ba:	462a      	mov	r2, r5
 800a2bc:	4630      	mov	r0, r6
 800a2be:	4b13      	ldr	r3, [pc, #76]	@ (800a30c <_vfiprintf_r+0x22c>)
 800a2c0:	a904      	add	r1, sp, #16
 800a2c2:	f7fb fea9 	bl	8006018 <_printf_float>
 800a2c6:	4607      	mov	r7, r0
 800a2c8:	1c78      	adds	r0, r7, #1
 800a2ca:	d1d6      	bne.n	800a27a <_vfiprintf_r+0x19a>
 800a2cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2ce:	07d9      	lsls	r1, r3, #31
 800a2d0:	d405      	bmi.n	800a2de <_vfiprintf_r+0x1fe>
 800a2d2:	89ab      	ldrh	r3, [r5, #12]
 800a2d4:	059a      	lsls	r2, r3, #22
 800a2d6:	d402      	bmi.n	800a2de <_vfiprintf_r+0x1fe>
 800a2d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2da:	f7fc fea5 	bl	8007028 <__retarget_lock_release_recursive>
 800a2de:	89ab      	ldrh	r3, [r5, #12]
 800a2e0:	065b      	lsls	r3, r3, #25
 800a2e2:	f53f af1f 	bmi.w	800a124 <_vfiprintf_r+0x44>
 800a2e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2e8:	e71e      	b.n	800a128 <_vfiprintf_r+0x48>
 800a2ea:	ab03      	add	r3, sp, #12
 800a2ec:	9300      	str	r3, [sp, #0]
 800a2ee:	462a      	mov	r2, r5
 800a2f0:	4630      	mov	r0, r6
 800a2f2:	4b06      	ldr	r3, [pc, #24]	@ (800a30c <_vfiprintf_r+0x22c>)
 800a2f4:	a904      	add	r1, sp, #16
 800a2f6:	f7fc f92d 	bl	8006554 <_printf_i>
 800a2fa:	e7e4      	b.n	800a2c6 <_vfiprintf_r+0x1e6>
 800a2fc:	0800c6c0 	.word	0x0800c6c0
 800a300:	0800c6c6 	.word	0x0800c6c6
 800a304:	0800c6ca 	.word	0x0800c6ca
 800a308:	08006019 	.word	0x08006019
 800a30c:	0800a0bb 	.word	0x0800a0bb

0800a310 <__swbuf_r>:
 800a310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a312:	460e      	mov	r6, r1
 800a314:	4614      	mov	r4, r2
 800a316:	4605      	mov	r5, r0
 800a318:	b118      	cbz	r0, 800a322 <__swbuf_r+0x12>
 800a31a:	6a03      	ldr	r3, [r0, #32]
 800a31c:	b90b      	cbnz	r3, 800a322 <__swbuf_r+0x12>
 800a31e:	f7fc fcd5 	bl	8006ccc <__sinit>
 800a322:	69a3      	ldr	r3, [r4, #24]
 800a324:	60a3      	str	r3, [r4, #8]
 800a326:	89a3      	ldrh	r3, [r4, #12]
 800a328:	071a      	lsls	r2, r3, #28
 800a32a:	d501      	bpl.n	800a330 <__swbuf_r+0x20>
 800a32c:	6923      	ldr	r3, [r4, #16]
 800a32e:	b943      	cbnz	r3, 800a342 <__swbuf_r+0x32>
 800a330:	4621      	mov	r1, r4
 800a332:	4628      	mov	r0, r5
 800a334:	f000 f82a 	bl	800a38c <__swsetup_r>
 800a338:	b118      	cbz	r0, 800a342 <__swbuf_r+0x32>
 800a33a:	f04f 37ff 	mov.w	r7, #4294967295
 800a33e:	4638      	mov	r0, r7
 800a340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a342:	6823      	ldr	r3, [r4, #0]
 800a344:	6922      	ldr	r2, [r4, #16]
 800a346:	b2f6      	uxtb	r6, r6
 800a348:	1a98      	subs	r0, r3, r2
 800a34a:	6963      	ldr	r3, [r4, #20]
 800a34c:	4637      	mov	r7, r6
 800a34e:	4283      	cmp	r3, r0
 800a350:	dc05      	bgt.n	800a35e <__swbuf_r+0x4e>
 800a352:	4621      	mov	r1, r4
 800a354:	4628      	mov	r0, r5
 800a356:	f7ff fa7d 	bl	8009854 <_fflush_r>
 800a35a:	2800      	cmp	r0, #0
 800a35c:	d1ed      	bne.n	800a33a <__swbuf_r+0x2a>
 800a35e:	68a3      	ldr	r3, [r4, #8]
 800a360:	3b01      	subs	r3, #1
 800a362:	60a3      	str	r3, [r4, #8]
 800a364:	6823      	ldr	r3, [r4, #0]
 800a366:	1c5a      	adds	r2, r3, #1
 800a368:	6022      	str	r2, [r4, #0]
 800a36a:	701e      	strb	r6, [r3, #0]
 800a36c:	6962      	ldr	r2, [r4, #20]
 800a36e:	1c43      	adds	r3, r0, #1
 800a370:	429a      	cmp	r2, r3
 800a372:	d004      	beq.n	800a37e <__swbuf_r+0x6e>
 800a374:	89a3      	ldrh	r3, [r4, #12]
 800a376:	07db      	lsls	r3, r3, #31
 800a378:	d5e1      	bpl.n	800a33e <__swbuf_r+0x2e>
 800a37a:	2e0a      	cmp	r6, #10
 800a37c:	d1df      	bne.n	800a33e <__swbuf_r+0x2e>
 800a37e:	4621      	mov	r1, r4
 800a380:	4628      	mov	r0, r5
 800a382:	f7ff fa67 	bl	8009854 <_fflush_r>
 800a386:	2800      	cmp	r0, #0
 800a388:	d0d9      	beq.n	800a33e <__swbuf_r+0x2e>
 800a38a:	e7d6      	b.n	800a33a <__swbuf_r+0x2a>

0800a38c <__swsetup_r>:
 800a38c:	b538      	push	{r3, r4, r5, lr}
 800a38e:	4b29      	ldr	r3, [pc, #164]	@ (800a434 <__swsetup_r+0xa8>)
 800a390:	4605      	mov	r5, r0
 800a392:	6818      	ldr	r0, [r3, #0]
 800a394:	460c      	mov	r4, r1
 800a396:	b118      	cbz	r0, 800a3a0 <__swsetup_r+0x14>
 800a398:	6a03      	ldr	r3, [r0, #32]
 800a39a:	b90b      	cbnz	r3, 800a3a0 <__swsetup_r+0x14>
 800a39c:	f7fc fc96 	bl	8006ccc <__sinit>
 800a3a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3a4:	0719      	lsls	r1, r3, #28
 800a3a6:	d422      	bmi.n	800a3ee <__swsetup_r+0x62>
 800a3a8:	06da      	lsls	r2, r3, #27
 800a3aa:	d407      	bmi.n	800a3bc <__swsetup_r+0x30>
 800a3ac:	2209      	movs	r2, #9
 800a3ae:	602a      	str	r2, [r5, #0]
 800a3b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a3b8:	81a3      	strh	r3, [r4, #12]
 800a3ba:	e033      	b.n	800a424 <__swsetup_r+0x98>
 800a3bc:	0758      	lsls	r0, r3, #29
 800a3be:	d512      	bpl.n	800a3e6 <__swsetup_r+0x5a>
 800a3c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3c2:	b141      	cbz	r1, 800a3d6 <__swsetup_r+0x4a>
 800a3c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a3c8:	4299      	cmp	r1, r3
 800a3ca:	d002      	beq.n	800a3d2 <__swsetup_r+0x46>
 800a3cc:	4628      	mov	r0, r5
 800a3ce:	f7fd fcc3 	bl	8007d58 <_free_r>
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a3d6:	89a3      	ldrh	r3, [r4, #12]
 800a3d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a3dc:	81a3      	strh	r3, [r4, #12]
 800a3de:	2300      	movs	r3, #0
 800a3e0:	6063      	str	r3, [r4, #4]
 800a3e2:	6923      	ldr	r3, [r4, #16]
 800a3e4:	6023      	str	r3, [r4, #0]
 800a3e6:	89a3      	ldrh	r3, [r4, #12]
 800a3e8:	f043 0308 	orr.w	r3, r3, #8
 800a3ec:	81a3      	strh	r3, [r4, #12]
 800a3ee:	6923      	ldr	r3, [r4, #16]
 800a3f0:	b94b      	cbnz	r3, 800a406 <__swsetup_r+0x7a>
 800a3f2:	89a3      	ldrh	r3, [r4, #12]
 800a3f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a3f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3fc:	d003      	beq.n	800a406 <__swsetup_r+0x7a>
 800a3fe:	4621      	mov	r1, r4
 800a400:	4628      	mov	r0, r5
 800a402:	f000 f88a 	bl	800a51a <__smakebuf_r>
 800a406:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a40a:	f013 0201 	ands.w	r2, r3, #1
 800a40e:	d00a      	beq.n	800a426 <__swsetup_r+0x9a>
 800a410:	2200      	movs	r2, #0
 800a412:	60a2      	str	r2, [r4, #8]
 800a414:	6962      	ldr	r2, [r4, #20]
 800a416:	4252      	negs	r2, r2
 800a418:	61a2      	str	r2, [r4, #24]
 800a41a:	6922      	ldr	r2, [r4, #16]
 800a41c:	b942      	cbnz	r2, 800a430 <__swsetup_r+0xa4>
 800a41e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a422:	d1c5      	bne.n	800a3b0 <__swsetup_r+0x24>
 800a424:	bd38      	pop	{r3, r4, r5, pc}
 800a426:	0799      	lsls	r1, r3, #30
 800a428:	bf58      	it	pl
 800a42a:	6962      	ldrpl	r2, [r4, #20]
 800a42c:	60a2      	str	r2, [r4, #8]
 800a42e:	e7f4      	b.n	800a41a <__swsetup_r+0x8e>
 800a430:	2000      	movs	r0, #0
 800a432:	e7f7      	b.n	800a424 <__swsetup_r+0x98>
 800a434:	20000114 	.word	0x20000114

0800a438 <_raise_r>:
 800a438:	291f      	cmp	r1, #31
 800a43a:	b538      	push	{r3, r4, r5, lr}
 800a43c:	4605      	mov	r5, r0
 800a43e:	460c      	mov	r4, r1
 800a440:	d904      	bls.n	800a44c <_raise_r+0x14>
 800a442:	2316      	movs	r3, #22
 800a444:	6003      	str	r3, [r0, #0]
 800a446:	f04f 30ff 	mov.w	r0, #4294967295
 800a44a:	bd38      	pop	{r3, r4, r5, pc}
 800a44c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a44e:	b112      	cbz	r2, 800a456 <_raise_r+0x1e>
 800a450:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a454:	b94b      	cbnz	r3, 800a46a <_raise_r+0x32>
 800a456:	4628      	mov	r0, r5
 800a458:	f000 f830 	bl	800a4bc <_getpid_r>
 800a45c:	4622      	mov	r2, r4
 800a45e:	4601      	mov	r1, r0
 800a460:	4628      	mov	r0, r5
 800a462:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a466:	f000 b817 	b.w	800a498 <_kill_r>
 800a46a:	2b01      	cmp	r3, #1
 800a46c:	d00a      	beq.n	800a484 <_raise_r+0x4c>
 800a46e:	1c59      	adds	r1, r3, #1
 800a470:	d103      	bne.n	800a47a <_raise_r+0x42>
 800a472:	2316      	movs	r3, #22
 800a474:	6003      	str	r3, [r0, #0]
 800a476:	2001      	movs	r0, #1
 800a478:	e7e7      	b.n	800a44a <_raise_r+0x12>
 800a47a:	2100      	movs	r1, #0
 800a47c:	4620      	mov	r0, r4
 800a47e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a482:	4798      	blx	r3
 800a484:	2000      	movs	r0, #0
 800a486:	e7e0      	b.n	800a44a <_raise_r+0x12>

0800a488 <raise>:
 800a488:	4b02      	ldr	r3, [pc, #8]	@ (800a494 <raise+0xc>)
 800a48a:	4601      	mov	r1, r0
 800a48c:	6818      	ldr	r0, [r3, #0]
 800a48e:	f7ff bfd3 	b.w	800a438 <_raise_r>
 800a492:	bf00      	nop
 800a494:	20000114 	.word	0x20000114

0800a498 <_kill_r>:
 800a498:	b538      	push	{r3, r4, r5, lr}
 800a49a:	2300      	movs	r3, #0
 800a49c:	4d06      	ldr	r5, [pc, #24]	@ (800a4b8 <_kill_r+0x20>)
 800a49e:	4604      	mov	r4, r0
 800a4a0:	4608      	mov	r0, r1
 800a4a2:	4611      	mov	r1, r2
 800a4a4:	602b      	str	r3, [r5, #0]
 800a4a6:	f7f8 fdc7 	bl	8003038 <_kill>
 800a4aa:	1c43      	adds	r3, r0, #1
 800a4ac:	d102      	bne.n	800a4b4 <_kill_r+0x1c>
 800a4ae:	682b      	ldr	r3, [r5, #0]
 800a4b0:	b103      	cbz	r3, 800a4b4 <_kill_r+0x1c>
 800a4b2:	6023      	str	r3, [r4, #0]
 800a4b4:	bd38      	pop	{r3, r4, r5, pc}
 800a4b6:	bf00      	nop
 800a4b8:	20000c00 	.word	0x20000c00

0800a4bc <_getpid_r>:
 800a4bc:	f7f8 bdba 	b.w	8003034 <_getpid>

0800a4c0 <_malloc_usable_size_r>:
 800a4c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4c4:	1f18      	subs	r0, r3, #4
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	bfbc      	itt	lt
 800a4ca:	580b      	ldrlt	r3, [r1, r0]
 800a4cc:	18c0      	addlt	r0, r0, r3
 800a4ce:	4770      	bx	lr

0800a4d0 <__swhatbuf_r>:
 800a4d0:	b570      	push	{r4, r5, r6, lr}
 800a4d2:	460c      	mov	r4, r1
 800a4d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4d8:	4615      	mov	r5, r2
 800a4da:	2900      	cmp	r1, #0
 800a4dc:	461e      	mov	r6, r3
 800a4de:	b096      	sub	sp, #88	@ 0x58
 800a4e0:	da0c      	bge.n	800a4fc <__swhatbuf_r+0x2c>
 800a4e2:	89a3      	ldrh	r3, [r4, #12]
 800a4e4:	2100      	movs	r1, #0
 800a4e6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a4ea:	bf14      	ite	ne
 800a4ec:	2340      	movne	r3, #64	@ 0x40
 800a4ee:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a4f2:	2000      	movs	r0, #0
 800a4f4:	6031      	str	r1, [r6, #0]
 800a4f6:	602b      	str	r3, [r5, #0]
 800a4f8:	b016      	add	sp, #88	@ 0x58
 800a4fa:	bd70      	pop	{r4, r5, r6, pc}
 800a4fc:	466a      	mov	r2, sp
 800a4fe:	f000 f849 	bl	800a594 <_fstat_r>
 800a502:	2800      	cmp	r0, #0
 800a504:	dbed      	blt.n	800a4e2 <__swhatbuf_r+0x12>
 800a506:	9901      	ldr	r1, [sp, #4]
 800a508:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a50c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a510:	4259      	negs	r1, r3
 800a512:	4159      	adcs	r1, r3
 800a514:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a518:	e7eb      	b.n	800a4f2 <__swhatbuf_r+0x22>

0800a51a <__smakebuf_r>:
 800a51a:	898b      	ldrh	r3, [r1, #12]
 800a51c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a51e:	079d      	lsls	r5, r3, #30
 800a520:	4606      	mov	r6, r0
 800a522:	460c      	mov	r4, r1
 800a524:	d507      	bpl.n	800a536 <__smakebuf_r+0x1c>
 800a526:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a52a:	6023      	str	r3, [r4, #0]
 800a52c:	6123      	str	r3, [r4, #16]
 800a52e:	2301      	movs	r3, #1
 800a530:	6163      	str	r3, [r4, #20]
 800a532:	b003      	add	sp, #12
 800a534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a536:	466a      	mov	r2, sp
 800a538:	ab01      	add	r3, sp, #4
 800a53a:	f7ff ffc9 	bl	800a4d0 <__swhatbuf_r>
 800a53e:	9f00      	ldr	r7, [sp, #0]
 800a540:	4605      	mov	r5, r0
 800a542:	4639      	mov	r1, r7
 800a544:	4630      	mov	r0, r6
 800a546:	f7fd fc79 	bl	8007e3c <_malloc_r>
 800a54a:	b948      	cbnz	r0, 800a560 <__smakebuf_r+0x46>
 800a54c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a550:	059a      	lsls	r2, r3, #22
 800a552:	d4ee      	bmi.n	800a532 <__smakebuf_r+0x18>
 800a554:	f023 0303 	bic.w	r3, r3, #3
 800a558:	f043 0302 	orr.w	r3, r3, #2
 800a55c:	81a3      	strh	r3, [r4, #12]
 800a55e:	e7e2      	b.n	800a526 <__smakebuf_r+0xc>
 800a560:	89a3      	ldrh	r3, [r4, #12]
 800a562:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a566:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a56a:	81a3      	strh	r3, [r4, #12]
 800a56c:	9b01      	ldr	r3, [sp, #4]
 800a56e:	6020      	str	r0, [r4, #0]
 800a570:	b15b      	cbz	r3, 800a58a <__smakebuf_r+0x70>
 800a572:	4630      	mov	r0, r6
 800a574:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a578:	f000 f81e 	bl	800a5b8 <_isatty_r>
 800a57c:	b128      	cbz	r0, 800a58a <__smakebuf_r+0x70>
 800a57e:	89a3      	ldrh	r3, [r4, #12]
 800a580:	f023 0303 	bic.w	r3, r3, #3
 800a584:	f043 0301 	orr.w	r3, r3, #1
 800a588:	81a3      	strh	r3, [r4, #12]
 800a58a:	89a3      	ldrh	r3, [r4, #12]
 800a58c:	431d      	orrs	r5, r3
 800a58e:	81a5      	strh	r5, [r4, #12]
 800a590:	e7cf      	b.n	800a532 <__smakebuf_r+0x18>
	...

0800a594 <_fstat_r>:
 800a594:	b538      	push	{r3, r4, r5, lr}
 800a596:	2300      	movs	r3, #0
 800a598:	4d06      	ldr	r5, [pc, #24]	@ (800a5b4 <_fstat_r+0x20>)
 800a59a:	4604      	mov	r4, r0
 800a59c:	4608      	mov	r0, r1
 800a59e:	4611      	mov	r1, r2
 800a5a0:	602b      	str	r3, [r5, #0]
 800a5a2:	f7f8 fd74 	bl	800308e <_fstat>
 800a5a6:	1c43      	adds	r3, r0, #1
 800a5a8:	d102      	bne.n	800a5b0 <_fstat_r+0x1c>
 800a5aa:	682b      	ldr	r3, [r5, #0]
 800a5ac:	b103      	cbz	r3, 800a5b0 <_fstat_r+0x1c>
 800a5ae:	6023      	str	r3, [r4, #0]
 800a5b0:	bd38      	pop	{r3, r4, r5, pc}
 800a5b2:	bf00      	nop
 800a5b4:	20000c00 	.word	0x20000c00

0800a5b8 <_isatty_r>:
 800a5b8:	b538      	push	{r3, r4, r5, lr}
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	4d05      	ldr	r5, [pc, #20]	@ (800a5d4 <_isatty_r+0x1c>)
 800a5be:	4604      	mov	r4, r0
 800a5c0:	4608      	mov	r0, r1
 800a5c2:	602b      	str	r3, [r5, #0]
 800a5c4:	f7f8 fd68 	bl	8003098 <_isatty>
 800a5c8:	1c43      	adds	r3, r0, #1
 800a5ca:	d102      	bne.n	800a5d2 <_isatty_r+0x1a>
 800a5cc:	682b      	ldr	r3, [r5, #0]
 800a5ce:	b103      	cbz	r3, 800a5d2 <_isatty_r+0x1a>
 800a5d0:	6023      	str	r3, [r4, #0]
 800a5d2:	bd38      	pop	{r3, r4, r5, pc}
 800a5d4:	20000c00 	.word	0x20000c00

0800a5d8 <_init>:
 800a5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5da:	bf00      	nop
 800a5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5de:	bc08      	pop	{r3}
 800a5e0:	469e      	mov	lr, r3
 800a5e2:	4770      	bx	lr

0800a5e4 <_fini>:
 800a5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5e6:	bf00      	nop
 800a5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5ea:	bc08      	pop	{r3}
 800a5ec:	469e      	mov	lr, r3
 800a5ee:	4770      	bx	lr
