Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 9a007da5c668476ba514d392ed0c4741 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_tb_behav xil_defaultlib.mux_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'sel' [D:/Vivado_Practical/100_day_verilog/Day_4/8to1Mux.srcs/sim_1/new/mux_tb.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_tb_behav
