vendor_name = ModelSim
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/sevensegments.v
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/sevensegmentcontroller.v
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/DE2_VGA.cbx.xml
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/vga_640x480.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/lpm_divide_h6m.tdf
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/sign_div_unsign_olh.tdf
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/alt_u_div_i2f.tdf
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/add_sub_lkc.tdf
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/add_sub_mkc.tdf
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/lpm_divide_eem.tdf
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/lpm_divide_hem.tdf
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/sign_div_unsign_rlh.tdf
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/alt_u_div_o2f.tdf
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/lpm_divide_rfm.tdf
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/sign_div_unsign_5nh.tdf
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/db/alt_u_div_c5f.tdf
design_name = DE2_VGA
instance = comp, \vgaController|imY[19] , vgaController|imY[19], DE2_VGA, 1
instance = comp, \vgaController|imY[21] , vgaController|imY[21], DE2_VGA, 1
instance = comp, \vgaController|imY[29] , vgaController|imY[29], DE2_VGA, 1
instance = comp, \vgaController|imY[30] , vgaController|imY[30], DE2_VGA, 1
instance = comp, \vgaController|imY[31] , vgaController|imY[31], DE2_VGA, 1
instance = comp, \vgaController|imX[10] , vgaController|imX[10], DE2_VGA, 1
instance = comp, \vgaController|imX[16] , vgaController|imX[16], DE2_VGA, 1
instance = comp, \vgaController|imX[19] , vgaController|imX[19], DE2_VGA, 1
instance = comp, \vgaController|imX[31] , vgaController|imX[31], DE2_VGA, 1
instance = comp, \vgaController|imY[19]~70 , vgaController|imY[19]~70, DE2_VGA, 1
instance = comp, \vgaController|imY[21]~74 , vgaController|imY[21]~74, DE2_VGA, 1
instance = comp, \vgaController|imY[28]~88 , vgaController|imY[28]~88, DE2_VGA, 1
instance = comp, \vgaController|imY[29]~90 , vgaController|imY[29]~90, DE2_VGA, 1
instance = comp, \vgaController|imY[30]~92 , vgaController|imY[30]~92, DE2_VGA, 1
instance = comp, \vgaController|imY[31]~94 , vgaController|imY[31]~94, DE2_VGA, 1
instance = comp, \vgaController|imX[10]~52 , vgaController|imX[10]~52, DE2_VGA, 1
instance = comp, \vgaController|imX[16]~64 , vgaController|imX[16]~64, DE2_VGA, 1
instance = comp, \vgaController|imX[19]~70 , vgaController|imX[19]~70, DE2_VGA, 1
instance = comp, \vgaController|imX[30]~92 , vgaController|imX[30]~92, DE2_VGA, 1
instance = comp, \vgaController|imX[31]~94 , vgaController|imX[31]~94, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[8] , segments|s0|blinkCount[8], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[10] , segments|s0|blinkCount[10], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[17] , segments|s0|blinkCount[17], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[16] , segments|s0|blinkCount[16], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[18] , segments|s0|blinkCount[18], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[19] , segments|s0|blinkCount[19], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[23] , segments|s0|blinkCount[23], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[20] , segments|s0|blinkCount[20], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[21] , segments|s0|blinkCount[21], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[22] , segments|s0|blinkCount[22], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[25] , segments|s0|blinkCount[25], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[26] , segments|s0|blinkCount[26], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[27] , segments|s0|blinkCount[27], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[24] , segments|s0|blinkCount[24], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[28] , segments|s0|blinkCount[28], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[29] , segments|s0|blinkCount[29], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[30] , segments|s0|blinkCount[30], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[31] , segments|s0|blinkCount[31], DE2_VGA, 1
instance = comp, \Add1~0 , Add1~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[8]~49 , segments|s0|blinkCount[8]~49, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[10]~53 , segments|s0|blinkCount[10]~53, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[15]~63 , segments|s0|blinkCount[15]~63, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[16]~65 , segments|s0|blinkCount[16]~65, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[17]~67 , segments|s0|blinkCount[17]~67, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[18]~69 , segments|s0|blinkCount[18]~69, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[19]~71 , segments|s0|blinkCount[19]~71, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[20]~73 , segments|s0|blinkCount[20]~73, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[21]~75 , segments|s0|blinkCount[21]~75, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[22]~77 , segments|s0|blinkCount[22]~77, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[23]~79 , segments|s0|blinkCount[23]~79, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[24]~81 , segments|s0|blinkCount[24]~81, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[25]~83 , segments|s0|blinkCount[25]~83, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[26]~85 , segments|s0|blinkCount[26]~85, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[27]~87 , segments|s0|blinkCount[27]~87, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[28]~89 , segments|s0|blinkCount[28]~89, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[29]~91 , segments|s0|blinkCount[29]~91, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[30]~93 , segments|s0|blinkCount[30]~93, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[31]~95 , segments|s0|blinkCount[31]~95, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_20_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_20_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_20_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_20_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_21_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_21_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_21_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_21_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_21_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_21_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_23_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_23_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_24_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_24_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_24_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_24_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_25_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_25_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_26_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_26_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_26_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_26_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_27_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_27_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_28_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_28_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_28_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_28_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_29_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_29_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_29_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_29_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_30_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_30_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_30_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_30_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_17_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_17_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_19_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_19_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_20_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_20_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_22_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_22_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_22_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_22_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_22_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_22_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_22_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_22_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_23_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_23_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_25_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_25_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_25_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_25_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_26_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_26_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_27_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_27_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_27_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_27_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_28_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_28_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_29_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_29_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_30_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_30_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_30_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_30_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_31_result_int[1]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_31_result_int[1]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_31_result_int[3]~6 , segments|Mod3|auto_generated|divider|divider|add_sub_31_result_int[3]~6, DE2_VGA, 1
instance = comp, \Add0~6 , Add0~6, DE2_VGA, 1
instance = comp, \Add0~10 , Add0~10, DE2_VGA, 1
instance = comp, \Add0~20 , Add0~20, DE2_VGA, 1
instance = comp, \Add0~24 , Add0~24, DE2_VGA, 1
instance = comp, \Add0~36 , Add0~36, DE2_VGA, 1
instance = comp, \Add0~42 , Add0~42, DE2_VGA, 1
instance = comp, \Add0~44 , Add0~44, DE2_VGA, 1
instance = comp, \Add0~60 , Add0~60, DE2_VGA, 1
instance = comp, \Add0~62 , Add0~62, DE2_VGA, 1
instance = comp, \vgaController|oImValid~3 , vgaController|oImValid~3, DE2_VGA, 1
instance = comp, \vgaController|oImValid~6 , vgaController|oImValid~6, DE2_VGA, 1
instance = comp, \vgaController|oImValid~10 , vgaController|oImValid~10, DE2_VGA, 1
instance = comp, \vgaController|oImValid~16 , vgaController|oImValid~16, DE2_VGA, 1
instance = comp, \vgaController|oX[7]~2 , vgaController|oX[7]~2, DE2_VGA, 1
instance = comp, \LessThan1~0 , LessThan1~0, DE2_VGA, 1
instance = comp, \LessThan1~1 , LessThan1~1, DE2_VGA, 1
instance = comp, \LessThan1~2 , LessThan1~2, DE2_VGA, 1
instance = comp, \segments|Seg0[0] , segments|Seg0[0], DE2_VGA, 1
instance = comp, \segments|s0|Equal0~2 , segments|s0|Equal0~2, DE2_VGA, 1
instance = comp, \segments|s0|Equal0~5 , segments|s0|Equal0~5, DE2_VGA, 1
instance = comp, \segments|s0|Equal0~6 , segments|s0|Equal0~6, DE2_VGA, 1
instance = comp, \segments|s0|Equal0~7 , segments|s0|Equal0~7, DE2_VGA, 1
instance = comp, \segments|s0|Equal0~8 , segments|s0|Equal0~8, DE2_VGA, 1
instance = comp, \segments|s0|Equal0~9 , segments|s0|Equal0~9, DE2_VGA, 1
instance = comp, \segments|Seg1[2] , segments|Seg1[2], DE2_VGA, 1
instance = comp, \segments|Seg2[1] , segments|Seg2[1], DE2_VGA, 1
instance = comp, \segments|Seg3[1] , segments|Seg3[1], DE2_VGA, 1
instance = comp, \ClkCount[31] , ClkCount[31], DE2_VGA, 1
instance = comp, \ClkCount[22] , ClkCount[22], DE2_VGA, 1
instance = comp, \ClkCount[21] , ClkCount[21], DE2_VGA, 1
instance = comp, \Equal0~2 , Equal0~2, DE2_VGA, 1
instance = comp, \ClkCount[12] , ClkCount[12], DE2_VGA, 1
instance = comp, \Equal0~5 , Equal0~5, DE2_VGA, 1
instance = comp, \ClkCount[10] , ClkCount[10], DE2_VGA, 1
instance = comp, \ClkCount[5] , ClkCount[5], DE2_VGA, 1
instance = comp, \ClkCount[3] , ClkCount[3], DE2_VGA, 1
instance = comp, \Equal1~5 , Equal1~5, DE2_VGA, 1
instance = comp, \Equal1~6 , Equal1~6, DE2_VGA, 1
instance = comp, \Equal1~7 , Equal1~7, DE2_VGA, 1
instance = comp, \Equal1~8 , Equal1~8, DE2_VGA, 1
instance = comp, \Equal1~9 , Equal1~9, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[18]~277 , segments|Mod0|auto_generated|divider|divider|StageOut[18]~277, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[17]~279 , segments|Mod0|auto_generated|divider|divider|StageOut[17]~279, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[16]~280 , segments|Mod0|auto_generated|divider|divider|StageOut[16]~280, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[15]~282 , segments|Mod0|auto_generated|divider|divider|StageOut[15]~282, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[23]~284 , segments|Mod0|auto_generated|divider|divider|StageOut[23]~284, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[21]~287 , segments|Mod0|auto_generated|divider|divider|StageOut[21]~287, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[20]~289 , segments|Mod0|auto_generated|divider|divider|StageOut[20]~289, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[28]~290 , segments|Mod0|auto_generated|divider|divider|StageOut[28]~290, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[26]~292 , segments|Mod0|auto_generated|divider|divider|StageOut[26]~292, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[25]~295 , segments|Mod0|auto_generated|divider|divider|StageOut[25]~295, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[32]~297 , segments|Mod0|auto_generated|divider|divider|StageOut[32]~297, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[31]~299 , segments|Mod0|auto_generated|divider|divider|StageOut[31]~299, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[30]~301 , segments|Mod0|auto_generated|divider|divider|StageOut[30]~301, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[36]~305 , segments|Mod0|auto_generated|divider|divider|StageOut[36]~305, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[35]~307 , segments|Mod0|auto_generated|divider|divider|StageOut[35]~307, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[42]~309 , segments|Mod0|auto_generated|divider|divider|StageOut[42]~309, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[41]~310 , segments|Mod0|auto_generated|divider|divider|StageOut[41]~310, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[40]~312 , segments|Mod0|auto_generated|divider|divider|StageOut[40]~312, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[48]~314 , segments|Mod0|auto_generated|divider|divider|StageOut[48]~314, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[46]~317 , segments|Mod0|auto_generated|divider|divider|StageOut[46]~317, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[45]~319 , segments|Mod0|auto_generated|divider|divider|StageOut[45]~319, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[53]~320 , segments|Mod0|auto_generated|divider|divider|StageOut[53]~320, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[52]~321 , segments|Mod0|auto_generated|divider|divider|StageOut[52]~321, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[51]~323 , segments|Mod0|auto_generated|divider|divider|StageOut[51]~323, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[50]~325 , segments|Mod0|auto_generated|divider|divider|StageOut[50]~325, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[58]~326 , segments|Mod0|auto_generated|divider|divider|StageOut[58]~326, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[57]~327 , segments|Mod0|auto_generated|divider|divider|StageOut[57]~327, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[56]~329 , segments|Mod0|auto_generated|divider|divider|StageOut[56]~329, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[55]~331 , segments|Mod0|auto_generated|divider|divider|StageOut[55]~331, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[63]~332 , segments|Mod0|auto_generated|divider|divider|StageOut[63]~332, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[61]~335 , segments|Mod0|auto_generated|divider|divider|StageOut[61]~335, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[60]~337 , segments|Mod0|auto_generated|divider|divider|StageOut[60]~337, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[68]~338 , segments|Mod0|auto_generated|divider|divider|StageOut[68]~338, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[67]~339 , segments|Mod0|auto_generated|divider|divider|StageOut[67]~339, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[66]~340 , segments|Mod0|auto_generated|divider|divider|StageOut[66]~340, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[65]~342 , segments|Mod0|auto_generated|divider|divider|StageOut[65]~342, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[73]~344 , segments|Mod0|auto_generated|divider|divider|StageOut[73]~344, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[71]~346 , segments|Mod0|auto_generated|divider|divider|StageOut[71]~346, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[70]~349 , segments|Mod0|auto_generated|divider|divider|StageOut[70]~349, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[78]~350 , segments|Mod0|auto_generated|divider|divider|StageOut[78]~350, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[76]~352 , segments|Mod0|auto_generated|divider|divider|StageOut[76]~352, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[75]~354 , segments|Mod0|auto_generated|divider|divider|StageOut[75]~354, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[83]~356 , segments|Mod0|auto_generated|divider|divider|StageOut[83]~356, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[81]~358 , segments|Mod0|auto_generated|divider|divider|StageOut[81]~358, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[80]~360 , segments|Mod0|auto_generated|divider|divider|StageOut[80]~360, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[88]~362 , segments|Mod0|auto_generated|divider|divider|StageOut[88]~362, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[86]~364 , segments|Mod0|auto_generated|divider|divider|StageOut[86]~364, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[85]~366 , segments|Mod0|auto_generated|divider|divider|StageOut[85]~366, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[93]~368 , segments|Mod0|auto_generated|divider|divider|StageOut[93]~368, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[92]~369 , segments|Mod0|auto_generated|divider|divider|StageOut[92]~369, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[91]~370 , segments|Mod0|auto_generated|divider|divider|StageOut[91]~370, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[90]~373 , segments|Mod0|auto_generated|divider|divider|StageOut[90]~373, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[98]~374 , segments|Mod0|auto_generated|divider|divider|StageOut[98]~374, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[97]~375 , segments|Mod0|auto_generated|divider|divider|StageOut[97]~375, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[96]~376 , segments|Mod0|auto_generated|divider|divider|StageOut[96]~376, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[95]~379 , segments|Mod0|auto_generated|divider|divider|StageOut[95]~379, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[103]~380 , segments|Mod0|auto_generated|divider|divider|StageOut[103]~380, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[102]~381 , segments|Mod0|auto_generated|divider|divider|StageOut[102]~381, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[101]~383 , segments|Mod0|auto_generated|divider|divider|StageOut[101]~383, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[100]~384 , segments|Mod0|auto_generated|divider|divider|StageOut[100]~384, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[108]~386 , segments|Mod0|auto_generated|divider|divider|StageOut[108]~386, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[107]~387 , segments|Mod0|auto_generated|divider|divider|StageOut[107]~387, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[106]~388 , segments|Mod0|auto_generated|divider|divider|StageOut[106]~388, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[105]~390 , segments|Mod0|auto_generated|divider|divider|StageOut[105]~390, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[111]~394 , segments|Mod0|auto_generated|divider|divider|StageOut[111]~394, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[110]~397 , segments|Mod0|auto_generated|divider|divider|StageOut[110]~397, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[118]~398 , segments|Mod0|auto_generated|divider|divider|StageOut[118]~398, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[116]~401 , segments|Mod0|auto_generated|divider|divider|StageOut[116]~401, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[115]~402 , segments|Mod0|auto_generated|divider|divider|StageOut[115]~402, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[122]~405 , segments|Mod0|auto_generated|divider|divider|StageOut[122]~405, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[121]~406 , segments|Mod0|auto_generated|divider|divider|StageOut[121]~406, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[120]~408 , segments|Mod0|auto_generated|divider|divider|StageOut[120]~408, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[127]~411 , segments|Mod0|auto_generated|divider|divider|StageOut[127]~411, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[126]~413 , segments|Mod0|auto_generated|divider|divider|StageOut[126]~413, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[125]~414 , segments|Mod0|auto_generated|divider|divider|StageOut[125]~414, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[132]~417 , segments|Mod0|auto_generated|divider|divider|StageOut[132]~417, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[131]~419 , segments|Mod0|auto_generated|divider|divider|StageOut[131]~419, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[130]~420 , segments|Mod0|auto_generated|divider|divider|StageOut[130]~420, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[138]~422 , segments|Mod0|auto_generated|divider|divider|StageOut[138]~422, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[136]~425 , segments|Mod0|auto_generated|divider|divider|StageOut[136]~425, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[135]~427 , segments|Mod0|auto_generated|divider|divider|StageOut[135]~427, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[143]~428 , segments|Mod0|auto_generated|divider|divider|StageOut[143]~428, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[141]~430 , segments|Mod0|auto_generated|divider|divider|StageOut[141]~430, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[140]~433 , segments|Mod0|auto_generated|divider|divider|StageOut[140]~433, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[147]~435 , segments|Mod0|auto_generated|divider|divider|StageOut[147]~435, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[146]~436 , segments|Mod0|auto_generated|divider|divider|StageOut[146]~436, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[145]~438 , segments|Mod0|auto_generated|divider|divider|StageOut[145]~438, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[150]~440 , segments|Mod0|auto_generated|divider|divider|StageOut[150]~440, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[153]~442 , segments|Mod0|auto_generated|divider|divider|StageOut[153]~442, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[18]~276 , segments|Div0|auto_generated|divider|divider|StageOut[18]~276, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[17]~279 , segments|Div0|auto_generated|divider|divider|StageOut[17]~279, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[16]~281 , segments|Div0|auto_generated|divider|divider|StageOut[16]~281, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[15]~283 , segments|Div0|auto_generated|divider|divider|StageOut[15]~283, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[22]~285 , segments|Div0|auto_generated|divider|divider|StageOut[22]~285, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[21]~287 , segments|Div0|auto_generated|divider|divider|StageOut[21]~287, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[20]~288 , segments|Div0|auto_generated|divider|divider|StageOut[20]~288, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[28]~290 , segments|Div0|auto_generated|divider|divider|StageOut[28]~290, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[27]~291 , segments|Div0|auto_generated|divider|divider|StageOut[27]~291, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[26]~293 , segments|Div0|auto_generated|divider|divider|StageOut[26]~293, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[25]~295 , segments|Div0|auto_generated|divider|divider|StageOut[25]~295, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[33]~296 , segments|Div0|auto_generated|divider|divider|StageOut[33]~296, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[31]~299 , segments|Div0|auto_generated|divider|divider|StageOut[31]~299, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[30]~300 , segments|Div0|auto_generated|divider|divider|StageOut[30]~300, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[36]~305 , segments|Div0|auto_generated|divider|divider|StageOut[36]~305, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[35]~307 , segments|Div0|auto_generated|divider|divider|StageOut[35]~307, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[43]~308 , segments|Div0|auto_generated|divider|divider|StageOut[43]~308, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[41]~311 , segments|Div0|auto_generated|divider|divider|StageOut[41]~311, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[40]~313 , segments|Div0|auto_generated|divider|divider|StageOut[40]~313, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[48]~314 , segments|Div0|auto_generated|divider|divider|StageOut[48]~314, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[46]~317 , segments|Div0|auto_generated|divider|divider|StageOut[46]~317, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[45]~318 , segments|Div0|auto_generated|divider|divider|StageOut[45]~318, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[53]~320 , segments|Div0|auto_generated|divider|divider|StageOut[53]~320, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[52]~321 , segments|Div0|auto_generated|divider|divider|StageOut[52]~321, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[51]~322 , segments|Div0|auto_generated|divider|divider|StageOut[51]~322, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[50]~325 , segments|Div0|auto_generated|divider|divider|StageOut[50]~325, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[58]~326 , segments|Div0|auto_generated|divider|divider|StageOut[58]~326, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[56]~329 , segments|Div0|auto_generated|divider|divider|StageOut[56]~329, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[55]~331 , segments|Div0|auto_generated|divider|divider|StageOut[55]~331, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[63]~332 , segments|Div0|auto_generated|divider|divider|StageOut[63]~332, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[62]~333 , segments|Div0|auto_generated|divider|divider|StageOut[62]~333, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[61]~335 , segments|Div0|auto_generated|divider|divider|StageOut[61]~335, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[60]~336 , segments|Div0|auto_generated|divider|divider|StageOut[60]~336, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[68]~338 , segments|Div0|auto_generated|divider|divider|StageOut[68]~338, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[67]~339 , segments|Div0|auto_generated|divider|divider|StageOut[67]~339, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[66]~340 , segments|Div0|auto_generated|divider|divider|StageOut[66]~340, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[65]~343 , segments|Div0|auto_generated|divider|divider|StageOut[65]~343, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[72]~345 , segments|Div0|auto_generated|divider|divider|StageOut[72]~345, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[71]~347 , segments|Div0|auto_generated|divider|divider|StageOut[71]~347, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[70]~348 , segments|Div0|auto_generated|divider|divider|StageOut[70]~348, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[78]~350 , segments|Div0|auto_generated|divider|divider|StageOut[78]~350, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[77]~351 , segments|Div0|auto_generated|divider|divider|StageOut[77]~351, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[76]~352 , segments|Div0|auto_generated|divider|divider|StageOut[76]~352, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[75]~355 , segments|Div0|auto_generated|divider|divider|StageOut[75]~355, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[83]~356 , segments|Div0|auto_generated|divider|divider|StageOut[83]~356, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[82]~357 , segments|Div0|auto_generated|divider|divider|StageOut[82]~357, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[81]~359 , segments|Div0|auto_generated|divider|divider|StageOut[81]~359, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[80]~361 , segments|Div0|auto_generated|divider|divider|StageOut[80]~361, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[88]~362 , segments|Div0|auto_generated|divider|divider|StageOut[88]~362, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[87]~363 , segments|Div0|auto_generated|divider|divider|StageOut[87]~363, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[86]~365 , segments|Div0|auto_generated|divider|divider|StageOut[86]~365, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[85]~367 , segments|Div0|auto_generated|divider|divider|StageOut[85]~367, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[91]~371 , segments|Div0|auto_generated|divider|divider|StageOut[91]~371, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[90]~373 , segments|Div0|auto_generated|divider|divider|StageOut[90]~373, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[98]~374 , segments|Div0|auto_generated|divider|divider|StageOut[98]~374, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[96]~376 , segments|Div0|auto_generated|divider|divider|StageOut[96]~376, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[95]~378 , segments|Div0|auto_generated|divider|divider|StageOut[95]~378, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[103]~380 , segments|Div0|auto_generated|divider|divider|StageOut[103]~380, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[102]~381 , segments|Div0|auto_generated|divider|divider|StageOut[102]~381, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[101]~383 , segments|Div0|auto_generated|divider|divider|StageOut[101]~383, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[100]~385 , segments|Div0|auto_generated|divider|divider|StageOut[100]~385, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[108]~386 , segments|Div0|auto_generated|divider|divider|StageOut[108]~386, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[106]~388 , segments|Div0|auto_generated|divider|divider|StageOut[106]~388, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[105]~390 , segments|Div0|auto_generated|divider|divider|StageOut[105]~390, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[113]~392 , segments|Div0|auto_generated|divider|divider|StageOut[113]~392, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[112]~393 , segments|Div0|auto_generated|divider|divider|StageOut[112]~393, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[111]~395 , segments|Div0|auto_generated|divider|divider|StageOut[111]~395, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[110]~397 , segments|Div0|auto_generated|divider|divider|StageOut[110]~397, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[118]~398 , segments|Div0|auto_generated|divider|divider|StageOut[118]~398, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[116]~401 , segments|Div0|auto_generated|divider|divider|StageOut[116]~401, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[115]~402 , segments|Div0|auto_generated|divider|divider|StageOut[115]~402, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[123]~404 , segments|Div0|auto_generated|divider|divider|StageOut[123]~404, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[122]~405 , segments|Div0|auto_generated|divider|divider|StageOut[122]~405, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[121]~407 , segments|Div0|auto_generated|divider|divider|StageOut[121]~407, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[120]~409 , segments|Div0|auto_generated|divider|divider|StageOut[120]~409, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[128]~410 , segments|Div0|auto_generated|divider|divider|StageOut[128]~410, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[127]~411 , segments|Div0|auto_generated|divider|divider|StageOut[127]~411, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[126]~412 , segments|Div0|auto_generated|divider|divider|StageOut[126]~412, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[125]~414 , segments|Div0|auto_generated|divider|divider|StageOut[125]~414, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[133]~416 , segments|Div0|auto_generated|divider|divider|StageOut[133]~416, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[131]~418 , segments|Div0|auto_generated|divider|divider|StageOut[131]~418, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[130]~421 , segments|Div0|auto_generated|divider|divider|StageOut[130]~421, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[138]~422 , segments|Div0|auto_generated|divider|divider|StageOut[138]~422, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[137]~423 , segments|Div0|auto_generated|divider|divider|StageOut[137]~423, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[136]~425 , segments|Div0|auto_generated|divider|divider|StageOut[136]~425, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[135]~427 , segments|Div0|auto_generated|divider|divider|StageOut[135]~427, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[143]~428 , segments|Div0|auto_generated|divider|divider|StageOut[143]~428, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[141]~430 , segments|Div0|auto_generated|divider|divider|StageOut[141]~430, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[140]~433 , segments|Div0|auto_generated|divider|divider|StageOut[140]~433, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[147]~435 , segments|Div0|auto_generated|divider|divider|StageOut[147]~435, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[146]~437 , segments|Div0|auto_generated|divider|divider|StageOut[146]~437, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[145]~438 , segments|Div0|auto_generated|divider|divider|StageOut[145]~438, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[153]~440 , segments|Div0|auto_generated|divider|divider|StageOut[153]~440, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[152]~441 , segments|Div0|auto_generated|divider|divider|StageOut[152]~441, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[151]~442 , segments|Div0|auto_generated|divider|divider|StageOut[151]~442, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[150]~444 , segments|Div0|auto_generated|divider|divider|StageOut[150]~444, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[33]~347 , segments|Mod1|auto_generated|divider|divider|StageOut[33]~347, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[32]~349 , segments|Mod1|auto_generated|divider|divider|StageOut[32]~349, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[31]~350 , segments|Mod1|auto_generated|divider|divider|StageOut[31]~350, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[30]~353 , segments|Mod1|auto_generated|divider|divider|StageOut[30]~353, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[37]~355 , segments|Mod1|auto_generated|divider|divider|StageOut[37]~355, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[36]~356 , segments|Mod1|auto_generated|divider|divider|StageOut[36]~356, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[35]~358 , segments|Mod1|auto_generated|divider|divider|StageOut[35]~358, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[43]~359 , segments|Mod1|auto_generated|divider|divider|StageOut[43]~359, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[42]~360 , segments|Mod1|auto_generated|divider|divider|StageOut[42]~360, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[40]~362 , segments|Mod1|auto_generated|divider|divider|StageOut[40]~362, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[48]~364 , segments|Mod1|auto_generated|divider|divider|StageOut[48]~364, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[47]~365 , segments|Mod1|auto_generated|divider|divider|StageOut[47]~365, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[46]~366 , segments|Mod1|auto_generated|divider|divider|StageOut[46]~366, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[45]~367 , segments|Mod1|auto_generated|divider|divider|StageOut[45]~367, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[53]~369 , segments|Mod1|auto_generated|divider|divider|StageOut[53]~369, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[51]~371 , segments|Mod1|auto_generated|divider|divider|StageOut[51]~371, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[50]~372 , segments|Mod1|auto_generated|divider|divider|StageOut[50]~372, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[55]~378 , segments|Mod1|auto_generated|divider|divider|StageOut[55]~378, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[63]~379 , segments|Mod1|auto_generated|divider|divider|StageOut[63]~379, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[62]~380 , segments|Mod1|auto_generated|divider|divider|StageOut[62]~380, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[60]~382 , segments|Mod1|auto_generated|divider|divider|StageOut[60]~382, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[68]~384 , segments|Mod1|auto_generated|divider|divider|StageOut[68]~384, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[66]~386 , segments|Mod1|auto_generated|divider|divider|StageOut[66]~386, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[65]~388 , segments|Mod1|auto_generated|divider|divider|StageOut[65]~388, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[72]~390 , segments|Mod1|auto_generated|divider|divider|StageOut[72]~390, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[70]~392 , segments|Mod1|auto_generated|divider|divider|StageOut[70]~392, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[77]~395 , segments|Mod1|auto_generated|divider|divider|StageOut[77]~395, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[76]~396 , segments|Mod1|auto_generated|divider|divider|StageOut[76]~396, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[75]~397 , segments|Mod1|auto_generated|divider|divider|StageOut[75]~397, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[83]~399 , segments|Mod1|auto_generated|divider|divider|StageOut[83]~399, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[82]~400 , segments|Mod1|auto_generated|divider|divider|StageOut[82]~400, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[81]~401 , segments|Mod1|auto_generated|divider|divider|StageOut[81]~401, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[80]~402 , segments|Mod1|auto_generated|divider|divider|StageOut[80]~402, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[88]~404 , segments|Mod1|auto_generated|divider|divider|StageOut[88]~404, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[86]~406 , segments|Mod1|auto_generated|divider|divider|StageOut[86]~406, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[85]~408 , segments|Mod1|auto_generated|divider|divider|StageOut[85]~408, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[93]~409 , segments|Mod1|auto_generated|divider|divider|StageOut[93]~409, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[91]~411 , segments|Mod1|auto_generated|divider|divider|StageOut[91]~411, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[90]~412 , segments|Mod1|auto_generated|divider|divider|StageOut[90]~412, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[98]~414 , segments|Mod1|auto_generated|divider|divider|StageOut[98]~414, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[96]~416 , segments|Mod1|auto_generated|divider|divider|StageOut[96]~416, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[95]~417 , segments|Mod1|auto_generated|divider|divider|StageOut[95]~417, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[103]~419 , segments|Mod1|auto_generated|divider|divider|StageOut[103]~419, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[101]~421 , segments|Mod1|auto_generated|divider|divider|StageOut[101]~421, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[100]~423 , segments|Mod1|auto_generated|divider|divider|StageOut[100]~423, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[108]~424 , segments|Mod1|auto_generated|divider|divider|StageOut[108]~424, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[107]~425 , segments|Mod1|auto_generated|divider|divider|StageOut[107]~425, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[106]~426 , segments|Mod1|auto_generated|divider|divider|StageOut[106]~426, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[105]~427 , segments|Mod1|auto_generated|divider|divider|StageOut[105]~427, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[113]~429 , segments|Mod1|auto_generated|divider|divider|StageOut[113]~429, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[112]~430 , segments|Mod1|auto_generated|divider|divider|StageOut[112]~430, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[111]~431 , segments|Mod1|auto_generated|divider|divider|StageOut[111]~431, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[110]~432 , segments|Mod1|auto_generated|divider|divider|StageOut[110]~432, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[117]~435 , segments|Mod1|auto_generated|divider|divider|StageOut[117]~435, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[115]~438 , segments|Mod1|auto_generated|divider|divider|StageOut[115]~438, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[123]~439 , segments|Mod1|auto_generated|divider|divider|StageOut[123]~439, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[120]~442 , segments|Mod1|auto_generated|divider|divider|StageOut[120]~442, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[128]~444 , segments|Mod1|auto_generated|divider|divider|StageOut[128]~444, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[126]~446 , segments|Mod1|auto_generated|divider|divider|StageOut[126]~446, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[125]~447 , segments|Mod1|auto_generated|divider|divider|StageOut[125]~447, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[133]~449 , segments|Mod1|auto_generated|divider|divider|StageOut[133]~449, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[132]~450 , segments|Mod1|auto_generated|divider|divider|StageOut[132]~450, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[130]~452 , segments|Mod1|auto_generated|divider|divider|StageOut[130]~452, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[138]~454 , segments|Mod1|auto_generated|divider|divider|StageOut[138]~454, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[137]~455 , segments|Mod1|auto_generated|divider|divider|StageOut[137]~455, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[136]~456 , segments|Mod1|auto_generated|divider|divider|StageOut[136]~456, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[135]~458 , segments|Mod1|auto_generated|divider|divider|StageOut[135]~458, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[143]~459 , segments|Mod1|auto_generated|divider|divider|StageOut[143]~459, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[140]~463 , segments|Mod1|auto_generated|divider|divider|StageOut[140]~463, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[147]~465 , segments|Mod1|auto_generated|divider|divider|StageOut[147]~465, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[145]~467 , segments|Mod1|auto_generated|divider|divider|StageOut[145]~467, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[150]~469 , segments|Mod1|auto_generated|divider|divider|StageOut[150]~469, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[152]~472 , segments|Mod1|auto_generated|divider|divider|StageOut[152]~472, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[151]~473 , segments|Mod1|auto_generated|divider|divider|StageOut[151]~473, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[157]~475 , segments|Mod1|auto_generated|divider|divider|StageOut[157]~475, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[54]~407 , segments|Div1|auto_generated|divider|divider|StageOut[54]~407, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[53]~409 , segments|Div1|auto_generated|divider|divider|StageOut[53]~409, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[52]~411 , segments|Div1|auto_generated|divider|divider|StageOut[52]~411, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[51]~412 , segments|Div1|auto_generated|divider|divider|StageOut[51]~412, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[50]~415 , segments|Div1|auto_generated|divider|divider|StageOut[50]~415, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[49]~417 , segments|Div1|auto_generated|divider|divider|StageOut[49]~417, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[62]~418 , segments|Div1|auto_generated|divider|divider|StageOut[62]~418, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[61]~419 , segments|Div1|auto_generated|divider|divider|StageOut[61]~419, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[59]~421 , segments|Div1|auto_generated|divider|divider|StageOut[59]~421, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[58]~422 , segments|Div1|auto_generated|divider|divider|StageOut[58]~422, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[57]~427 , segments|Div1|auto_generated|divider|divider|StageOut[57]~427, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[70]~428 , segments|Div1|auto_generated|divider|divider|StageOut[70]~428, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[69]~429 , segments|Div1|auto_generated|divider|divider|StageOut[69]~429, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[66]~432 , segments|Div1|auto_generated|divider|divider|StageOut[66]~432, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[65]~433 , segments|Div1|auto_generated|divider|divider|StageOut[65]~433, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[77]~438 , segments|Div1|auto_generated|divider|divider|StageOut[77]~438, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[76]~439 , segments|Div1|auto_generated|divider|divider|StageOut[76]~439, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[75]~440 , segments|Div1|auto_generated|divider|divider|StageOut[75]~440, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[73]~442 , segments|Div1|auto_generated|divider|divider|StageOut[73]~442, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[85]~447 , segments|Div1|auto_generated|divider|divider|StageOut[85]~447, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[84]~448 , segments|Div1|auto_generated|divider|divider|StageOut[84]~448, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[82]~450 , segments|Div1|auto_generated|divider|divider|StageOut[82]~450, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[81]~451 , segments|Div1|auto_generated|divider|divider|StageOut[81]~451, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[94]~455 , segments|Div1|auto_generated|divider|divider|StageOut[94]~455, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[93]~456 , segments|Div1|auto_generated|divider|divider|StageOut[93]~456, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[89]~460 , segments|Div1|auto_generated|divider|divider|StageOut[89]~460, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[99]~467 , segments|Div1|auto_generated|divider|divider|StageOut[99]~467, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[98]~468 , segments|Div1|auto_generated|divider|divider|StageOut[98]~468, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[97]~469 , segments|Div1|auto_generated|divider|divider|StageOut[97]~469, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[110]~473 , segments|Div1|auto_generated|divider|divider|StageOut[110]~473, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[109]~474 , segments|Div1|auto_generated|divider|divider|StageOut[109]~474, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[105]~478 , segments|Div1|auto_generated|divider|divider|StageOut[105]~478, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[118]~482 , segments|Div1|auto_generated|divider|divider|StageOut[118]~482, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[117]~483 , segments|Div1|auto_generated|divider|divider|StageOut[117]~483, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[114]~486 , segments|Div1|auto_generated|divider|divider|StageOut[114]~486, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[113]~487 , segments|Div1|auto_generated|divider|divider|StageOut[113]~487, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[125]~492 , segments|Div1|auto_generated|divider|divider|StageOut[125]~492, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[123]~494 , segments|Div1|auto_generated|divider|divider|StageOut[123]~494, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[121]~496 , segments|Div1|auto_generated|divider|divider|StageOut[121]~496, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[134]~500 , segments|Div1|auto_generated|divider|divider|StageOut[134]~500, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[133]~501 , segments|Div1|auto_generated|divider|divider|StageOut[133]~501, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[132]~502 , segments|Div1|auto_generated|divider|divider|StageOut[132]~502, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[131]~503 , segments|Div1|auto_generated|divider|divider|StageOut[131]~503, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[129]~508 , segments|Div1|auto_generated|divider|divider|StageOut[129]~508, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[142]~509 , segments|Div1|auto_generated|divider|divider|StageOut[142]~509, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[141]~510 , segments|Div1|auto_generated|divider|divider|StageOut[141]~510, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[140]~511 , segments|Div1|auto_generated|divider|divider|StageOut[140]~511, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[139]~512 , segments|Div1|auto_generated|divider|divider|StageOut[139]~512, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[137]~514 , segments|Div1|auto_generated|divider|divider|StageOut[137]~514, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[150]~518 , segments|Div1|auto_generated|divider|divider|StageOut[150]~518, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[149]~519 , segments|Div1|auto_generated|divider|divider|StageOut[149]~519, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[147]~521 , segments|Div1|auto_generated|divider|divider|StageOut[147]~521, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[146]~522 , segments|Div1|auto_generated|divider|divider|StageOut[146]~522, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[145]~523 , segments|Div1|auto_generated|divider|divider|StageOut[145]~523, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[158]~527 , segments|Div1|auto_generated|divider|divider|StageOut[158]~527, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[157]~528 , segments|Div1|auto_generated|divider|divider|StageOut[157]~528, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[156]~529 , segments|Div1|auto_generated|divider|divider|StageOut[156]~529, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[155]~530 , segments|Div1|auto_generated|divider|divider|StageOut[155]~530, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[144]~533 , segments|Div1|auto_generated|divider|divider|StageOut[144]~533, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[144]~534 , segments|Div1|auto_generated|divider|divider|StageOut[144]~534, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[153]~535 , segments|Div1|auto_generated|divider|divider|StageOut[153]~535, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[166]~536 , segments|Div1|auto_generated|divider|divider|StageOut[166]~536, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[164]~538 , segments|Div1|auto_generated|divider|divider|StageOut[164]~538, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[161]~541 , segments|Div1|auto_generated|divider|divider|StageOut[161]~541, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[174]~545 , segments|Div1|auto_generated|divider|divider|StageOut[174]~545, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[171]~548 , segments|Div1|auto_generated|divider|divider|StageOut[171]~548, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[169]~553 , segments|Div1|auto_generated|divider|divider|StageOut[169]~553, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[182]~554 , segments|Div1|auto_generated|divider|divider|StageOut[182]~554, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[181]~555 , segments|Div1|auto_generated|divider|divider|StageOut[181]~555, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[180]~556 , segments|Div1|auto_generated|divider|divider|StageOut[180]~556, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[178]~558 , segments|Div1|auto_generated|divider|divider|StageOut[178]~558, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[177]~562 , segments|Div1|auto_generated|divider|divider|StageOut[177]~562, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[185]~568 , segments|Div1|auto_generated|divider|divider|StageOut[185]~568, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[198]~572 , segments|Div1|auto_generated|divider|divider|StageOut[198]~572, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[197]~573 , segments|Div1|auto_generated|divider|divider|StageOut[197]~573, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[195]~575 , segments|Div1|auto_generated|divider|divider|StageOut[195]~575, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[194]~576 , segments|Div1|auto_generated|divider|divider|StageOut[194]~576, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[193]~577 , segments|Div1|auto_generated|divider|divider|StageOut[193]~577, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[204]~583 , segments|Div1|auto_generated|divider|divider|StageOut[204]~583, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[203]~584 , segments|Div1|auto_generated|divider|divider|StageOut[203]~584, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[201]~586 , segments|Div1|auto_generated|divider|divider|StageOut[201]~586, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[214]~590 , segments|Div1|auto_generated|divider|divider|StageOut[214]~590, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[212]~592 , segments|Div1|auto_generated|divider|divider|StageOut[212]~592, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[211]~593 , segments|Div1|auto_generated|divider|divider|StageOut[211]~593, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[209]~595 , segments|Div1|auto_generated|divider|divider|StageOut[209]~595, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[200]~596 , segments|Div1|auto_generated|divider|divider|StageOut[200]~596, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[200]~597 , segments|Div1|auto_generated|divider|divider|StageOut[200]~597, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[221]~600 , segments|Div1|auto_generated|divider|divider|StageOut[221]~600, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[218]~603 , segments|Div1|auto_generated|divider|divider|StageOut[218]~603, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[217]~604 , segments|Div1|auto_generated|divider|divider|StageOut[217]~604, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[230]~608 , segments|Div1|auto_generated|divider|divider|StageOut[230]~608, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[229]~609 , segments|Div1|auto_generated|divider|divider|StageOut[229]~609, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[227]~611 , segments|Div1|auto_generated|divider|divider|StageOut[227]~611, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[216]~614 , segments|Div1|auto_generated|divider|divider|StageOut[216]~614, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[216]~615 , segments|Div1|auto_generated|divider|divider|StageOut[216]~615, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[225]~616 , segments|Div1|auto_generated|divider|divider|StageOut[225]~616, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[238]~617 , segments|Div1|auto_generated|divider|divider|StageOut[238]~617, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[235]~620 , segments|Div1|auto_generated|divider|divider|StageOut[235]~620, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[234]~621 , segments|Div1|auto_generated|divider|divider|StageOut[234]~621, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[224]~623 , segments|Div1|auto_generated|divider|divider|StageOut[224]~623, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[224]~624 , segments|Div1|auto_generated|divider|divider|StageOut[224]~624, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[233]~625 , segments|Div1|auto_generated|divider|divider|StageOut[233]~625, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[246]~626 , segments|Div1|auto_generated|divider|divider|StageOut[246]~626, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[232]~632 , segments|Div1|auto_generated|divider|divider|StageOut[232]~632, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[232]~633 , segments|Div1|auto_generated|divider|divider|StageOut[232]~633, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[241]~634 , segments|Div1|auto_generated|divider|divider|StageOut[241]~634, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[48]~265 , segments|Mod2|auto_generated|divider|divider|StageOut[48]~265, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[47]~267 , segments|Mod2|auto_generated|divider|divider|StageOut[47]~267, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[46]~269 , segments|Mod2|auto_generated|divider|divider|StageOut[46]~269, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[45]~271 , segments|Mod2|auto_generated|divider|divider|StageOut[45]~271, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[52]~273 , segments|Mod2|auto_generated|divider|divider|StageOut[52]~273, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[51]~274 , segments|Mod2|auto_generated|divider|divider|StageOut[51]~274, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[50]~276 , segments|Mod2|auto_generated|divider|divider|StageOut[50]~276, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[58]~277 , segments|Mod2|auto_generated|divider|divider|StageOut[58]~277, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[55]~281 , segments|Mod2|auto_generated|divider|divider|StageOut[55]~281, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[63]~282 , segments|Mod2|auto_generated|divider|divider|StageOut[63]~282, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[62]~283 , segments|Mod2|auto_generated|divider|divider|StageOut[62]~283, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[61]~284 , segments|Mod2|auto_generated|divider|divider|StageOut[61]~284, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[60]~286 , segments|Mod2|auto_generated|divider|divider|StageOut[60]~286, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[65]~291 , segments|Mod2|auto_generated|divider|divider|StageOut[65]~291, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[73]~292 , segments|Mod2|auto_generated|divider|divider|StageOut[73]~292, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[72]~293 , segments|Mod2|auto_generated|divider|divider|StageOut[72]~293, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[71]~294 , segments|Mod2|auto_generated|divider|divider|StageOut[71]~294, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[70]~295 , segments|Mod2|auto_generated|divider|divider|StageOut[70]~295, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[78]~297 , segments|Mod2|auto_generated|divider|divider|StageOut[78]~297, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[77]~298 , segments|Mod2|auto_generated|divider|divider|StageOut[77]~298, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[75]~300 , segments|Mod2|auto_generated|divider|divider|StageOut[75]~300, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[80]~305 , segments|Mod2|auto_generated|divider|divider|StageOut[80]~305, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[86]~309 , segments|Mod2|auto_generated|divider|divider|StageOut[86]~309, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[85]~310 , segments|Mod2|auto_generated|divider|divider|StageOut[85]~310, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[90]~316 , segments|Mod2|auto_generated|divider|divider|StageOut[90]~316, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[96]~319 , segments|Mod2|auto_generated|divider|divider|StageOut[96]~319, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[95]~321 , segments|Mod2|auto_generated|divider|divider|StageOut[95]~321, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[103]~322 , segments|Mod2|auto_generated|divider|divider|StageOut[103]~322, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[102]~323 , segments|Mod2|auto_generated|divider|divider|StageOut[102]~323, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[101]~324 , segments|Mod2|auto_generated|divider|divider|StageOut[101]~324, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[100]~326 , segments|Mod2|auto_generated|divider|divider|StageOut[100]~326, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[108]~327 , segments|Mod2|auto_generated|divider|divider|StageOut[108]~327, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[107]~328 , segments|Mod2|auto_generated|divider|divider|StageOut[107]~328, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[106]~329 , segments|Mod2|auto_generated|divider|divider|StageOut[106]~329, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[105]~330 , segments|Mod2|auto_generated|divider|divider|StageOut[105]~330, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[111]~334 , segments|Mod2|auto_generated|divider|divider|StageOut[111]~334, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[110]~336 , segments|Mod2|auto_generated|divider|divider|StageOut[110]~336, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[115]~341 , segments|Mod2|auto_generated|divider|divider|StageOut[115]~341, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[123]~342 , segments|Mod2|auto_generated|divider|divider|StageOut[123]~342, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[122]~343 , segments|Mod2|auto_generated|divider|divider|StageOut[122]~343, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[120]~345 , segments|Mod2|auto_generated|divider|divider|StageOut[120]~345, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[126]~349 , segments|Mod2|auto_generated|divider|divider|StageOut[126]~349, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[125]~350 , segments|Mod2|auto_generated|divider|divider|StageOut[125]~350, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[133]~352 , segments|Mod2|auto_generated|divider|divider|StageOut[133]~352, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[132]~353 , segments|Mod2|auto_generated|divider|divider|StageOut[132]~353, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[131]~354 , segments|Mod2|auto_generated|divider|divider|StageOut[131]~354, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[130]~355 , segments|Mod2|auto_generated|divider|divider|StageOut[130]~355, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[138]~357 , segments|Mod2|auto_generated|divider|divider|StageOut[138]~357, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[135]~361 , segments|Mod2|auto_generated|divider|divider|StageOut[135]~361, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[142]~363 , segments|Mod2|auto_generated|divider|divider|StageOut[142]~363, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[141]~364 , segments|Mod2|auto_generated|divider|divider|StageOut[141]~364, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[140]~365 , segments|Mod2|auto_generated|divider|divider|StageOut[140]~365, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[148]~367 , segments|Mod2|auto_generated|divider|divider|StageOut[148]~367, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[146]~369 , segments|Mod2|auto_generated|divider|divider|StageOut[146]~369, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[145]~370 , segments|Mod2|auto_generated|divider|divider|StageOut[145]~370, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[153]~372 , segments|Mod2|auto_generated|divider|divider|StageOut[153]~372, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[150]~376 , segments|Mod2|auto_generated|divider|divider|StageOut[150]~376, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[156]~378 , segments|Mod2|auto_generated|divider|divider|StageOut[156]~378, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[108]~501 , segments|Div2|auto_generated|divider|divider|StageOut[108]~501, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[107]~503 , segments|Div2|auto_generated|divider|divider|StageOut[107]~503, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[106]~504 , segments|Div2|auto_generated|divider|divider|StageOut[106]~504, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[105]~506 , segments|Div2|auto_generated|divider|divider|StageOut[105]~506, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[104]~508 , segments|Div2|auto_generated|divider|divider|StageOut[104]~508, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[103]~510 , segments|Div2|auto_generated|divider|divider|StageOut[103]~510, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[102]~512 , segments|Div2|auto_generated|divider|divider|StageOut[102]~512, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[101]~515 , segments|Div2|auto_generated|divider|divider|StageOut[101]~515, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[119]~516 , segments|Div2|auto_generated|divider|divider|StageOut[119]~516, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[118]~517 , segments|Div2|auto_generated|divider|divider|StageOut[118]~517, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[115]~520 , segments|Div2|auto_generated|divider|divider|StageOut[115]~520, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[113]~523 , segments|Div2|auto_generated|divider|divider|StageOut[113]~523, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[112]~524 , segments|Div2|auto_generated|divider|divider|StageOut[112]~524, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[128]~530 , segments|Div2|auto_generated|divider|divider|StageOut[128]~530, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[126]~532 , segments|Div2|auto_generated|divider|divider|StageOut[126]~532, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[125]~533 , segments|Div2|auto_generated|divider|divider|StageOut[125]~533, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[124]~534 , segments|Div2|auto_generated|divider|divider|StageOut[124]~534, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[111]~535 , segments|Div2|auto_generated|divider|divider|StageOut[111]~535, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[111]~538 , segments|Div2|auto_generated|divider|divider|StageOut[111]~538, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[123]~539 , segments|Div2|auto_generated|divider|divider|StageOut[123]~539, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[141]~540 , segments|Div2|auto_generated|divider|divider|StageOut[141]~540, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[140]~541 , segments|Div2|auto_generated|divider|divider|StageOut[140]~541, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[137]~544 , segments|Div2|auto_generated|divider|divider|StageOut[137]~544, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[136]~545 , segments|Div2|auto_generated|divider|divider|StageOut[136]~545, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[134]~551 , segments|Div2|auto_generated|divider|divider|StageOut[134]~551, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[152]~552 , segments|Div2|auto_generated|divider|divider|StageOut[152]~552, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[149]~555 , segments|Div2|auto_generated|divider|divider|StageOut[149]~555, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[148]~556 , segments|Div2|auto_generated|divider|divider|StageOut[148]~556, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[146]~558 , segments|Div2|auto_generated|divider|divider|StageOut[146]~558, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[133]~559 , segments|Div2|auto_generated|divider|divider|StageOut[133]~559, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[133]~562 , segments|Div2|auto_generated|divider|divider|StageOut[133]~562, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[145]~563 , segments|Div2|auto_generated|divider|divider|StageOut[145]~563, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[162]~565 , segments|Div2|auto_generated|divider|divider|StageOut[162]~565, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[160]~567 , segments|Div2|auto_generated|divider|divider|StageOut[160]~567, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[159]~568 , segments|Div2|auto_generated|divider|divider|StageOut[159]~568, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[173]~577 , segments|Div2|auto_generated|divider|divider|StageOut[173]~577, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[143]~584 , segments|Div2|auto_generated|divider|divider|StageOut[143]~584, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[182]~591 , segments|Div2|auto_generated|divider|divider|StageOut[182]~591, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[181]~592 , segments|Div2|auto_generated|divider|divider|StageOut[181]~592, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[179]~594 , segments|Div2|auto_generated|divider|divider|StageOut[179]~594, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[195]~601 , segments|Div2|auto_generated|divider|divider|StageOut[195]~601, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[193]~603 , segments|Div2|auto_generated|divider|divider|StageOut[193]~603, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[192]~604 , segments|Div2|auto_generated|divider|divider|StageOut[192]~604, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[191]~605 , segments|Div2|auto_generated|divider|divider|StageOut[191]~605, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[189]~611 , segments|Div2|auto_generated|divider|divider|StageOut[189]~611, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[205]~614 , segments|Div2|auto_generated|divider|divider|StageOut[205]~614, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[204]~615 , segments|Div2|auto_generated|divider|divider|StageOut[204]~615, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[202]~617 , segments|Div2|auto_generated|divider|divider|StageOut[202]~617, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[201]~618 , segments|Div2|auto_generated|divider|divider|StageOut[201]~618, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[188]~619 , segments|Div2|auto_generated|divider|divider|StageOut[188]~619, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[188]~622 , segments|Div2|auto_generated|divider|divider|StageOut[188]~622, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[200]~623 , segments|Div2|auto_generated|divider|divider|StageOut[200]~623, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[218]~624 , segments|Div2|auto_generated|divider|divider|StageOut[218]~624, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[213]~629 , segments|Div2|auto_generated|divider|divider|StageOut[213]~629, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[199]~631 , segments|Div2|auto_generated|divider|divider|StageOut[199]~631, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[199]~634 , segments|Div2|auto_generated|divider|divider|StageOut[199]~634, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[211]~635 , segments|Div2|auto_generated|divider|divider|StageOut[211]~635, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[225]~640 , segments|Div2|auto_generated|divider|divider|StageOut[225]~640, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[224]~641 , segments|Div2|auto_generated|divider|divider|StageOut[224]~641, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[222]~647 , segments|Div2|auto_generated|divider|divider|StageOut[222]~647, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[239]~649 , segments|Div2|auto_generated|divider|divider|StageOut[239]~649, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[238]~650 , segments|Div2|auto_generated|divider|divider|StageOut[238]~650, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[237]~651 , segments|Div2|auto_generated|divider|divider|StageOut[237]~651, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[235]~653 , segments|Div2|auto_generated|divider|divider|StageOut[235]~653, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[234]~654 , segments|Div2|auto_generated|divider|divider|StageOut[234]~654, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[221]~655 , segments|Div2|auto_generated|divider|divider|StageOut[221]~655, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[209]~656 , segments|Div2|auto_generated|divider|divider|StageOut[209]~656, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[209]~657 , segments|Div2|auto_generated|divider|divider|StageOut[209]~657, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[221]~658 , segments|Div2|auto_generated|divider|divider|StageOut[221]~658, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[249]~662 , segments|Div2|auto_generated|divider|divider|StageOut[249]~662, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[246]~665 , segments|Div2|auto_generated|divider|divider|StageOut[246]~665, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[257]~677 , segments|Div2|auto_generated|divider|divider|StageOut[257]~677, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[256]~678 , segments|Div2|auto_generated|divider|divider|StageOut[256]~678, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[255]~683 , segments|Div2|auto_generated|divider|divider|StageOut[255]~683, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[272]~685 , segments|Div2|auto_generated|divider|divider|StageOut[272]~685, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[270]~687 , segments|Div2|auto_generated|divider|divider|StageOut[270]~687, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[269]~688 , segments|Div2|auto_generated|divider|divider|StageOut[269]~688, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[267]~690 , segments|Div2|auto_generated|divider|divider|StageOut[267]~690, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[284]~696 , segments|Div2|auto_generated|divider|divider|StageOut[284]~696, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[283]~697 , segments|Div2|auto_generated|divider|divider|StageOut[283]~697, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[281]~699 , segments|Div2|auto_generated|divider|divider|StageOut[281]~699, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[280]~700 , segments|Div2|auto_generated|divider|divider|StageOut[280]~700, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[278]~702 , segments|Div2|auto_generated|divider|divider|StageOut[278]~702, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[294]~709 , segments|Div2|auto_generated|divider|divider|StageOut[294]~709, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[292]~711 , segments|Div2|auto_generated|divider|divider|StageOut[292]~711, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[291]~712 , segments|Div2|auto_generated|divider|divider|StageOut[291]~712, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[276]~715 , segments|Div2|auto_generated|divider|divider|StageOut[276]~715, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[276]~718 , segments|Div2|auto_generated|divider|divider|StageOut[276]~718, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[304]~722 , segments|Div2|auto_generated|divider|divider|StageOut[304]~722, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[303]~723 , segments|Div2|auto_generated|divider|divider|StageOut[303]~723, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[301]~725 , segments|Div2|auto_generated|divider|divider|StageOut[301]~725, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[299]~731 , segments|Div2|auto_generated|divider|divider|StageOut[299]~731, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[317]~732 , segments|Div2|auto_generated|divider|divider|StageOut[317]~732, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[316]~733 , segments|Div2|auto_generated|divider|divider|StageOut[316]~733, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[314]~735 , segments|Div2|auto_generated|divider|divider|StageOut[314]~735, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[312]~737 , segments|Div2|auto_generated|divider|divider|StageOut[312]~737, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[328]~744 , segments|Div2|auto_generated|divider|divider|StageOut[328]~744, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[326]~746 , segments|Div2|auto_generated|divider|divider|StageOut[326]~746, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[325]~747 , segments|Div2|auto_generated|divider|divider|StageOut[325]~747, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[323]~749 , segments|Div2|auto_generated|divider|divider|StageOut[323]~749, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[322]~750 , segments|Div2|auto_generated|divider|divider|StageOut[322]~750, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[339]~756 , segments|Div2|auto_generated|divider|divider|StageOut[339]~756, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[337]~758 , segments|Div2|auto_generated|divider|divider|StageOut[337]~758, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[335]~760 , segments|Div2|auto_generated|divider|divider|StageOut[335]~760, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[320]~763 , segments|Div2|auto_generated|divider|divider|StageOut[320]~763, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[320]~766 , segments|Div2|auto_generated|divider|divider|StageOut[320]~766, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[332]~767 , segments|Div2|auto_generated|divider|divider|StageOut[332]~767, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[63]~229 , segments|Mod3|auto_generated|divider|divider|StageOut[63]~229, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[62]~230 , segments|Mod3|auto_generated|divider|divider|StageOut[62]~230, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[61]~232 , segments|Mod3|auto_generated|divider|divider|StageOut[61]~232, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[60]~235 , segments|Mod3|auto_generated|divider|divider|StageOut[60]~235, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[67]~237 , segments|Mod3|auto_generated|divider|divider|StageOut[67]~237, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[65]~240 , segments|Mod3|auto_generated|divider|divider|StageOut[65]~240, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[73]~241 , segments|Mod3|auto_generated|divider|divider|StageOut[73]~241, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[70]~245 , segments|Mod3|auto_generated|divider|divider|StageOut[70]~245, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[77]~247 , segments|Mod3|auto_generated|divider|divider|StageOut[77]~247, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[75]~250 , segments|Mod3|auto_generated|divider|divider|StageOut[75]~250, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[82]~252 , segments|Mod3|auto_generated|divider|divider|StageOut[82]~252, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[80]~254 , segments|Mod3|auto_generated|divider|divider|StageOut[80]~254, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[88]~256 , segments|Mod3|auto_generated|divider|divider|StageOut[88]~256, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[87]~257 , segments|Mod3|auto_generated|divider|divider|StageOut[87]~257, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[85]~260 , segments|Mod3|auto_generated|divider|divider|StageOut[85]~260, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[90]~265 , segments|Mod3|auto_generated|divider|divider|StageOut[90]~265, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[98]~266 , segments|Mod3|auto_generated|divider|divider|StageOut[98]~266, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[96]~268 , segments|Mod3|auto_generated|divider|divider|StageOut[96]~268, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[95]~270 , segments|Mod3|auto_generated|divider|divider|StageOut[95]~270, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[102]~272 , segments|Mod3|auto_generated|divider|divider|StageOut[102]~272, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[100]~275 , segments|Mod3|auto_generated|divider|divider|StageOut[100]~275, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[107]~277 , segments|Mod3|auto_generated|divider|divider|StageOut[107]~277, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[106]~278 , segments|Mod3|auto_generated|divider|divider|StageOut[106]~278, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[105]~280 , segments|Mod3|auto_generated|divider|divider|StageOut[105]~280, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[113]~281 , segments|Mod3|auto_generated|divider|divider|StageOut[113]~281, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[112]~282 , segments|Mod3|auto_generated|divider|divider|StageOut[112]~282, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[111]~283 , segments|Mod3|auto_generated|divider|divider|StageOut[111]~283, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[110]~285 , segments|Mod3|auto_generated|divider|divider|StageOut[110]~285, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[118]~286 , segments|Mod3|auto_generated|divider|divider|StageOut[118]~286, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[115]~289 , segments|Mod3|auto_generated|divider|divider|StageOut[115]~289, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[122]~292 , segments|Mod3|auto_generated|divider|divider|StageOut[122]~292, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[120]~294 , segments|Mod3|auto_generated|divider|divider|StageOut[120]~294, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[128]~296 , segments|Mod3|auto_generated|divider|divider|StageOut[128]~296, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[126]~298 , segments|Mod3|auto_generated|divider|divider|StageOut[126]~298, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[125]~300 , segments|Mod3|auto_generated|divider|divider|StageOut[125]~300, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[133]~301 , segments|Mod3|auto_generated|divider|divider|StageOut[133]~301, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[131]~303 , segments|Mod3|auto_generated|divider|divider|StageOut[131]~303, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[130]~305 , segments|Mod3|auto_generated|divider|divider|StageOut[130]~305, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[137]~307 , segments|Mod3|auto_generated|divider|divider|StageOut[137]~307, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[136]~308 , segments|Mod3|auto_generated|divider|divider|StageOut[136]~308, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[135]~310 , segments|Mod3|auto_generated|divider|divider|StageOut[135]~310, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[141]~313 , segments|Mod3|auto_generated|divider|divider|StageOut[141]~313, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[140]~315 , segments|Mod3|auto_generated|divider|divider|StageOut[140]~315, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[148]~316 , segments|Mod3|auto_generated|divider|divider|StageOut[148]~316, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[146]~318 , segments|Mod3|auto_generated|divider|divider|StageOut[146]~318, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[145]~319 , segments|Mod3|auto_generated|divider|divider|StageOut[145]~319, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[153]~321 , segments|Mod3|auto_generated|divider|divider|StageOut[153]~321, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[151]~323 , segments|Mod3|auto_generated|divider|divider|StageOut[151]~323, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[150]~324 , segments|Mod3|auto_generated|divider|divider|StageOut[150]~324, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[156]~327 , segments|Mod3|auto_generated|divider|divider|StageOut[156]~327, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[33]~450 , segments|Mod0|auto_generated|divider|divider|StageOut[33]~450, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[38]~451 , segments|Mod0|auto_generated|divider|divider|StageOut[38]~451, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[43]~452 , segments|Mod0|auto_generated|divider|divider|StageOut[43]~452, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[113]~466 , segments|Mod0|auto_generated|divider|divider|StageOut[113]~466, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[123]~468 , segments|Mod0|auto_generated|divider|divider|StageOut[123]~468, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[128]~469 , segments|Mod0|auto_generated|divider|divider|StageOut[128]~469, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[133]~470 , segments|Mod0|auto_generated|divider|divider|StageOut[133]~470, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[148]~473 , segments|Mod0|auto_generated|divider|divider|StageOut[148]~473, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[38]~448 , segments|Div0|auto_generated|divider|divider|StageOut[38]~448, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[73]~455 , segments|Div0|auto_generated|divider|divider|StageOut[73]~455, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[93]~459 , segments|Div0|auto_generated|divider|divider|StageOut[93]~459, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[148]~470 , segments|Div0|auto_generated|divider|divider|StageOut[148]~470, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[58]~480 , segments|Mod1|auto_generated|divider|divider|StageOut[58]~480, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[73]~483 , segments|Mod1|auto_generated|divider|divider|StageOut[73]~483, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[78]~484 , segments|Mod1|auto_generated|divider|divider|StageOut[78]~484, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[118]~492 , segments|Mod1|auto_generated|divider|divider|StageOut[118]~492, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[148]~498 , segments|Mod1|auto_generated|divider|divider|StageOut[148]~498, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[153]~499 , segments|Mod1|auto_generated|divider|divider|StageOut[153]~499, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[68]~637 , segments|Div1|auto_generated|divider|divider|StageOut[68]~637, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[78]~638 , segments|Div1|auto_generated|divider|divider|StageOut[78]~638, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[86]~642 , segments|Div1|auto_generated|divider|divider|StageOut[86]~642, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[83]~645 , segments|Div1|auto_generated|divider|divider|StageOut[83]~645, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[92]~648 , segments|Div1|auto_generated|divider|divider|StageOut[92]~648, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[102]~650 , segments|Div1|auto_generated|divider|divider|StageOut[102]~650, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[101]~651 , segments|Div1|auto_generated|divider|divider|StageOut[101]~651, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[108]~656 , segments|Div1|auto_generated|divider|divider|StageOut[108]~656, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[107]~657 , segments|Div1|auto_generated|divider|divider|StageOut[107]~657, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[116]~660 , segments|Div1|auto_generated|divider|divider|StageOut[116]~660, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[115]~661 , segments|Div1|auto_generated|divider|divider|StageOut[115]~661, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[126]~662 , segments|Div1|auto_generated|divider|divider|StageOut[126]~662, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[124]~664 , segments|Div1|auto_generated|divider|divider|StageOut[124]~664, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[173]~687 , segments|Div1|auto_generated|divider|divider|StageOut[173]~687, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[190]~694 , segments|Div1|auto_generated|divider|divider|StageOut[190]~694, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[187]~697 , segments|Div1|auto_generated|divider|divider|StageOut[187]~697, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[196]~700 , segments|Div1|auto_generated|divider|divider|StageOut[196]~700, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[206]~702 , segments|Div1|auto_generated|divider|divider|StageOut[206]~702, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[205]~703 , segments|Div1|auto_generated|divider|divider|StageOut[205]~703, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[213]~707 , segments|Div1|auto_generated|divider|divider|StageOut[213]~707, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[222]~710 , segments|Div1|auto_generated|divider|divider|StageOut[222]~710, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[219]~713 , segments|Div1|auto_generated|divider|divider|StageOut[219]~713, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[236]~720 , segments|Div1|auto_generated|divider|divider|StageOut[236]~720, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[245]~723 , segments|Div1|auto_generated|divider|divider|StageOut[245]~723, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[244]~724 , segments|Div1|auto_generated|divider|divider|StageOut[244]~724, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[243]~725 , segments|Div1|auto_generated|divider|divider|StageOut[243]~725, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[68]~385 , segments|Mod2|auto_generated|divider|divider|StageOut[68]~385, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[83]~391 , segments|Mod2|auto_generated|divider|divider|StageOut[83]~391, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[82]~392 , segments|Mod2|auto_generated|divider|divider|StageOut[82]~392, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[88]~393 , segments|Mod2|auto_generated|divider|divider|StageOut[88]~393, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[87]~394 , segments|Mod2|auto_generated|divider|divider|StageOut[87]~394, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[93]~395 , segments|Mod2|auto_generated|divider|divider|StageOut[93]~395, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[92]~396 , segments|Mod2|auto_generated|divider|divider|StageOut[92]~396, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[98]~397 , segments|Mod2|auto_generated|divider|divider|StageOut[98]~397, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[113]~403 , segments|Mod2|auto_generated|divider|divider|StageOut[113]~403, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[112]~404 , segments|Mod2|auto_generated|divider|divider|StageOut[112]~404, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[118]~405 , segments|Mod2|auto_generated|divider|divider|StageOut[118]~405, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[128]~409 , segments|Mod2|auto_generated|divider|divider|StageOut[128]~409, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[137]~414 , segments|Mod2|auto_generated|divider|divider|StageOut[137]~414, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[143]~415 , segments|Mod2|auto_generated|divider|divider|StageOut[143]~415, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[152]~420 , segments|Mod2|auto_generated|divider|divider|StageOut[152]~420, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[130]~768 , segments|Div2|auto_generated|divider|divider|StageOut[130]~768, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[129]~769 , segments|Div2|auto_generated|divider|divider|StageOut[129]~769, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[127]~771 , segments|Div2|auto_generated|divider|divider|StageOut[127]~771, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[139]~775 , segments|Div2|auto_generated|divider|divider|StageOut[139]~775, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[151]~781 , segments|Div2|auto_generated|divider|divider|StageOut[151]~781, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[163]~787 , segments|Div2|auto_generated|divider|divider|StageOut[163]~787, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[158]~792 , segments|Div2|auto_generated|divider|divider|StageOut[158]~792, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[157]~793 , segments|Div2|auto_generated|divider|divider|StageOut[157]~793, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[174]~794 , segments|Div2|auto_generated|divider|divider|StageOut[174]~794, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[172]~796 , segments|Div2|auto_generated|divider|divider|StageOut[172]~796, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[170]~798 , segments|Div2|auto_generated|divider|divider|StageOut[170]~798, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[169]~799 , segments|Div2|auto_generated|divider|divider|StageOut[169]~799, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[168]~800 , segments|Div2|auto_generated|divider|divider|StageOut[168]~800, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[185]~801 , segments|Div2|auto_generated|divider|divider|StageOut[185]~801, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[184]~802 , segments|Div2|auto_generated|divider|divider|StageOut[184]~802, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[180]~806 , segments|Div2|auto_generated|divider|divider|StageOut[180]~806, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[196]~808 , segments|Div2|auto_generated|divider|divider|StageOut[196]~808, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[194]~810 , segments|Div2|auto_generated|divider|divider|StageOut[194]~810, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[207]~815 , segments|Div2|auto_generated|divider|divider|StageOut[207]~815, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[206]~816 , segments|Div2|auto_generated|divider|divider|StageOut[206]~816, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[203]~819 , segments|Div2|auto_generated|divider|divider|StageOut[203]~819, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[217]~823 , segments|Div2|auto_generated|divider|divider|StageOut[217]~823, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[216]~824 , segments|Div2|auto_generated|divider|divider|StageOut[216]~824, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[229]~829 , segments|Div2|auto_generated|divider|divider|StageOut[229]~829, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[228]~830 , segments|Div2|auto_generated|divider|divider|StageOut[228]~830, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[240]~836 , segments|Div2|auto_generated|divider|divider|StageOut[240]~836, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[236]~840 , segments|Div2|auto_generated|divider|divider|StageOut[236]~840, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[251]~843 , segments|Div2|auto_generated|divider|divider|StageOut[251]~843, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[250]~844 , segments|Div2|auto_generated|divider|divider|StageOut[250]~844, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[248]~846 , segments|Div2|auto_generated|divider|divider|StageOut[248]~846, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[247]~847 , segments|Div2|auto_generated|divider|divider|StageOut[247]~847, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[262]~850 , segments|Div2|auto_generated|divider|divider|StageOut[262]~850, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[261]~851 , segments|Div2|auto_generated|divider|divider|StageOut[261]~851, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[260]~852 , segments|Div2|auto_generated|divider|divider|StageOut[260]~852, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[259]~853 , segments|Div2|auto_generated|divider|divider|StageOut[259]~853, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[273]~857 , segments|Div2|auto_generated|divider|divider|StageOut[273]~857, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[295]~871 , segments|Div2|auto_generated|divider|divider|StageOut[295]~871, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[306]~878 , segments|Div2|auto_generated|divider|divider|StageOut[306]~878, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[324]~896 , segments|Div2|auto_generated|divider|divider|StageOut[324]~896, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[338]~900 , segments|Div2|auto_generated|divider|divider|StageOut[338]~900, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[336]~902 , segments|Div2|auto_generated|divider|divider|StageOut[336]~902, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[334]~904 , segments|Div2|auto_generated|divider|divider|StageOut[334]~904, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[333]~905 , segments|Div2|auto_generated|divider|divider|StageOut[333]~905, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[72]~331 , segments|Mod3|auto_generated|divider|divider|StageOut[72]~331, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[78]~332 , segments|Mod3|auto_generated|divider|divider|StageOut[78]~332, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[83]~334 , segments|Mod3|auto_generated|divider|divider|StageOut[83]~334, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[93]~338 , segments|Mod3|auto_generated|divider|divider|StageOut[93]~338, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[97]~341 , segments|Mod3|auto_generated|divider|divider|StageOut[97]~341, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[103]~342 , segments|Mod3|auto_generated|divider|divider|StageOut[103]~342, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[108]~344 , segments|Mod3|auto_generated|divider|divider|StageOut[108]~344, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[117]~349 , segments|Mod3|auto_generated|divider|divider|StageOut[117]~349, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[123]~350 , segments|Mod3|auto_generated|divider|divider|StageOut[123]~350, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[132]~355 , segments|Mod3|auto_generated|divider|divider|StageOut[132]~355, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[138]~356 , segments|Mod3|auto_generated|divider|divider|StageOut[138]~356, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[143]~358 , segments|Mod3|auto_generated|divider|divider|StageOut[143]~358, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[22]~476 , segments|Mod0|auto_generated|divider|divider|StageOut[22]~476, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[27]~477 , segments|Mod0|auto_generated|divider|divider|StageOut[27]~477, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[37]~479 , segments|Mod0|auto_generated|divider|divider|StageOut[37]~479, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[87]~489 , segments|Mod0|auto_generated|divider|divider|StageOut[87]~489, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[112]~494 , segments|Mod0|auto_generated|divider|divider|StageOut[112]~494, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[117]~495 , segments|Mod0|auto_generated|divider|divider|StageOut[117]~495, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[142]~500 , segments|Mod0|auto_generated|divider|divider|StageOut[142]~500, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[23]~472 , segments|Div0|auto_generated|divider|divider|StageOut[23]~472, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[32]~475 , segments|Div0|auto_generated|divider|divider|StageOut[32]~475, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[92]~487 , segments|Div0|auto_generated|divider|divider|StageOut[92]~487, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[97]~488 , segments|Div0|auto_generated|divider|divider|StageOut[97]~488, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[117]~492 , segments|Div0|auto_generated|divider|divider|StageOut[117]~492, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[132]~495 , segments|Div0|auto_generated|divider|divider|StageOut[132]~495, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[142]~497 , segments|Div0|auto_generated|divider|divider|StageOut[142]~497, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[38]~500 , segments|Mod1|auto_generated|divider|divider|StageOut[38]~500, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[41]~503 , segments|Mod1|auto_generated|divider|divider|StageOut[41]~503, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[56]~506 , segments|Mod1|auto_generated|divider|divider|StageOut[56]~506, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[61]~507 , segments|Mod1|auto_generated|divider|divider|StageOut[61]~507, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[71]~509 , segments|Mod1|auto_generated|divider|divider|StageOut[71]~509, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[116]~518 , segments|Mod1|auto_generated|divider|divider|StageOut[116]~518, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[121]~519 , segments|Mod1|auto_generated|divider|divider|StageOut[121]~519, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[131]~521 , segments|Mod1|auto_generated|divider|divider|StageOut[131]~521, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[141]~523 , segments|Mod1|auto_generated|divider|divider|StageOut[141]~523, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[146]~524 , segments|Mod1|auto_generated|divider|divider|StageOut[146]~524, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[74]~732 , segments|Div1|auto_generated|divider|divider|StageOut[74]~732, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[106]~736 , segments|Div1|auto_generated|divider|divider|StageOut[106]~736, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[154]~742 , segments|Div1|auto_generated|divider|divider|StageOut[154]~742, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[162]~743 , segments|Div1|auto_generated|divider|divider|StageOut[162]~743, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[170]~744 , segments|Div1|auto_generated|divider|divider|StageOut[170]~744, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[210]~749 , segments|Div1|auto_generated|divider|divider|StageOut[210]~749, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[242]~753 , segments|Div1|auto_generated|divider|divider|StageOut[242]~753, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[53]~421 , segments|Mod2|auto_generated|divider|divider|StageOut[53]~421, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[66]~426 , segments|Mod2|auto_generated|divider|divider|StageOut[66]~426, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[76]~428 , segments|Mod2|auto_generated|divider|divider|StageOut[76]~428, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[81]~429 , segments|Mod2|auto_generated|divider|divider|StageOut[81]~429, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[121]~437 , segments|Mod2|auto_generated|divider|divider|StageOut[121]~437, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[117]~908 , segments|Div2|auto_generated|divider|divider|StageOut[117]~908, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[156]~917 , segments|Div2|auto_generated|divider|divider|StageOut[156]~917, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[178]~919 , segments|Div2|auto_generated|divider|divider|StageOut[178]~919, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[266]~927 , segments|Div2|auto_generated|divider|divider|StageOut[266]~927, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[310]~931 , segments|Div2|auto_generated|divider|divider|StageOut[310]~931, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[321]~932 , segments|Div2|auto_generated|divider|divider|StageOut[321]~932, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[68]~364 , segments|Mod3|auto_generated|divider|divider|StageOut[68]~364, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[66]~366 , segments|Mod3|auto_generated|divider|divider|StageOut[66]~366, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[71]~367 , segments|Mod3|auto_generated|divider|divider|StageOut[71]~367, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[76]~368 , segments|Mod3|auto_generated|divider|divider|StageOut[76]~368, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[81]~369 , segments|Mod3|auto_generated|divider|divider|StageOut[81]~369, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[86]~370 , segments|Mod3|auto_generated|divider|divider|StageOut[86]~370, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[91]~371 , segments|Mod3|auto_generated|divider|divider|StageOut[91]~371, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[101]~373 , segments|Mod3|auto_generated|divider|divider|StageOut[101]~373, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[116]~376 , segments|Mod3|auto_generated|divider|divider|StageOut[116]~376, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[52]~528 , segments|Mod1|auto_generated|divider|divider|StageOut[52]~528, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[57]~529 , segments|Mod1|auto_generated|divider|divider|StageOut[57]~529, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[67]~531 , segments|Mod1|auto_generated|divider|divider|StageOut[67]~531, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[87]~535 , segments|Mod1|auto_generated|divider|divider|StageOut[87]~535, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[142]~546 , segments|Mod1|auto_generated|divider|divider|StageOut[142]~546, DE2_VGA, 1
instance = comp, \CLOCK_25~clkctrl , CLOCK_25~clkctrl, DE2_VGA, 1
instance = comp, \Add1~2 , Add1~2, DE2_VGA, 1
instance = comp, \Add0~0 , Add0~0, DE2_VGA, 1
instance = comp, \Add0~2 , Add0~2, DE2_VGA, 1
instance = comp, \SW[0]~I , SW[0], DE2_VGA, 1
instance = comp, \SW[0]~clkctrl , SW[0]~clkctrl, DE2_VGA, 1
instance = comp, \ClkCount[1] , ClkCount[1], DE2_VGA, 1
instance = comp, \Add0~4 , Add0~4, DE2_VGA, 1
instance = comp, \ClkCount[2] , ClkCount[2], DE2_VGA, 1
instance = comp, \Add0~8 , Add0~8, DE2_VGA, 1
instance = comp, \ClkCount[4] , ClkCount[4], DE2_VGA, 1
instance = comp, \Add0~12 , Add0~12, DE2_VGA, 1
instance = comp, \Add0~14 , Add0~14, DE2_VGA, 1
instance = comp, \ClkCount[7] , ClkCount[7], DE2_VGA, 1
instance = comp, \ClkCount~1 , ClkCount~1, DE2_VGA, 1
instance = comp, \ClkCount[18] , ClkCount[18], DE2_VGA, 1
instance = comp, \Add0~16 , Add0~16, DE2_VGA, 1
instance = comp, \Add0~18 , Add0~18, DE2_VGA, 1
instance = comp, \ClkCount~5 , ClkCount~5, DE2_VGA, 1
instance = comp, \ClkCount[9] , ClkCount[9], DE2_VGA, 1
instance = comp, \Add0~22 , Add0~22, DE2_VGA, 1
instance = comp, \ClkCount[11] , ClkCount[11], DE2_VGA, 1
instance = comp, \Add0~26 , Add0~26, DE2_VGA, 1
instance = comp, \ClkCount[13] , ClkCount[13], DE2_VGA, 1
instance = comp, \Add0~28 , Add0~28, DE2_VGA, 1
instance = comp, \ClkCount~4 , ClkCount~4, DE2_VGA, 1
instance = comp, \ClkCount[14] , ClkCount[14], DE2_VGA, 1
instance = comp, \Add0~30 , Add0~30, DE2_VGA, 1
instance = comp, \ClkCount[15] , ClkCount[15], DE2_VGA, 1
instance = comp, \Add0~32 , Add0~32, DE2_VGA, 1
instance = comp, \ClkCount~3 , ClkCount~3, DE2_VGA, 1
instance = comp, \ClkCount[16] , ClkCount[16], DE2_VGA, 1
instance = comp, \Add0~34 , Add0~34, DE2_VGA, 1
instance = comp, \Add0~38 , Add0~38, DE2_VGA, 1
instance = comp, \ClkCount~0 , ClkCount~0, DE2_VGA, 1
instance = comp, \ClkCount[19] , ClkCount[19], DE2_VGA, 1
instance = comp, \Add0~40 , Add0~40, DE2_VGA, 1
instance = comp, \ClkCount[20] , ClkCount[20], DE2_VGA, 1
instance = comp, \Add0~46 , Add0~46, DE2_VGA, 1
instance = comp, \ClkCount[23] , ClkCount[23], DE2_VGA, 1
instance = comp, \Add0~48 , Add0~48, DE2_VGA, 1
instance = comp, \Add0~50 , Add0~50, DE2_VGA, 1
instance = comp, \ClkCount[25] , ClkCount[25], DE2_VGA, 1
instance = comp, \Add0~52 , Add0~52, DE2_VGA, 1
instance = comp, \Add0~54 , Add0~54, DE2_VGA, 1
instance = comp, \ClkCount[27] , ClkCount[27], DE2_VGA, 1
instance = comp, \Add0~56 , Add0~56, DE2_VGA, 1
instance = comp, \Add0~58 , Add0~58, DE2_VGA, 1
instance = comp, \ClkCount[29] , ClkCount[29], DE2_VGA, 1
instance = comp, \ClkCount[30] , ClkCount[30], DE2_VGA, 1
instance = comp, \ClkCount[28] , ClkCount[28], DE2_VGA, 1
instance = comp, \Equal0~0 , Equal0~0, DE2_VGA, 1
instance = comp, \ClkCount~2 , ClkCount~2, DE2_VGA, 1
instance = comp, \ClkCount[17] , ClkCount[17], DE2_VGA, 1
instance = comp, \Equal0~3 , Equal0~3, DE2_VGA, 1
instance = comp, \ClkCount[26] , ClkCount[26], DE2_VGA, 1
instance = comp, \ClkCount[24] , ClkCount[24], DE2_VGA, 1
instance = comp, \Equal0~1 , Equal0~1, DE2_VGA, 1
instance = comp, \Equal0~4 , Equal0~4, DE2_VGA, 1
instance = comp, \ClkCount~6 , ClkCount~6, DE2_VGA, 1
instance = comp, \ClkCount[6] , ClkCount[6], DE2_VGA, 1
instance = comp, \Equal0~7 , Equal0~7, DE2_VGA, 1
instance = comp, \ClkCount~7 , ClkCount~7, DE2_VGA, 1
instance = comp, \ClkCount[0] , ClkCount[0], DE2_VGA, 1
instance = comp, \Equal0~8 , Equal0~8, DE2_VGA, 1
instance = comp, \ClkCount[8] , ClkCount[8], DE2_VGA, 1
instance = comp, \Equal0~6 , Equal0~6, DE2_VGA, 1
instance = comp, \Equal0~9 , Equal0~9, DE2_VGA, 1
instance = comp, \divend[0]~0 , divend[0]~0, DE2_VGA, 1
instance = comp, \divend[1] , divend[1], DE2_VGA, 1
instance = comp, \Add1~4 , Add1~4, DE2_VGA, 1
instance = comp, \divend[2] , divend[2], DE2_VGA, 1
instance = comp, \Add1~6 , Add1~6, DE2_VGA, 1
instance = comp, \Add1~8 , Add1~8, DE2_VGA, 1
instance = comp, \divend[4] , divend[4], DE2_VGA, 1
instance = comp, \Add1~10 , Add1~10, DE2_VGA, 1
instance = comp, \Add1~12 , Add1~12, DE2_VGA, 1
instance = comp, \Add1~14 , Add1~14, DE2_VGA, 1
instance = comp, \Add1~16 , Add1~16, DE2_VGA, 1
instance = comp, \Add1~18 , Add1~18, DE2_VGA, 1
instance = comp, \Add1~52 , Add1~52, DE2_VGA, 1
instance = comp, \divend[26] , divend[26], DE2_VGA, 1
instance = comp, \Equal1~1 , Equal1~1, DE2_VGA, 1
instance = comp, \Add1~58 , Add1~58, DE2_VGA, 1
instance = comp, \Add1~60 , Add1~60, DE2_VGA, 1
instance = comp, \divend[30] , divend[30], DE2_VGA, 1
instance = comp, \Add1~62 , Add1~62, DE2_VGA, 1
instance = comp, \divend[31]~feeder , divend[31]~feeder, DE2_VGA, 1
instance = comp, \divend[31] , divend[31], DE2_VGA, 1
instance = comp, \Equal1~0 , Equal1~0, DE2_VGA, 1
instance = comp, \divend~3 , divend~3, DE2_VGA, 1
instance = comp, \divend[0] , divend[0], DE2_VGA, 1
instance = comp, \Equal1~2 , Equal1~2, DE2_VGA, 1
instance = comp, \Add1~38 , Add1~38, DE2_VGA, 1
instance = comp, \divend[19] , divend[19], DE2_VGA, 1
instance = comp, \Equal1~4 , Equal1~4, DE2_VGA, 1
instance = comp, \Add1~44 , Add1~44, DE2_VGA, 1
instance = comp, \divend[22] , divend[22], DE2_VGA, 1
instance = comp, \Add1~42 , Add1~42, DE2_VGA, 1
instance = comp, \divend[21] , divend[21], DE2_VGA, 1
instance = comp, \Equal1~3 , Equal1~3, DE2_VGA, 1
instance = comp, \Equal1~10 , Equal1~10, DE2_VGA, 1
instance = comp, \divend~1 , divend~1, DE2_VGA, 1
instance = comp, \divend[9] , divend[9], DE2_VGA, 1
instance = comp, \Add1~20 , Add1~20, DE2_VGA, 1
instance = comp, \Add1~22 , Add1~22, DE2_VGA, 1
instance = comp, \divend[11] , divend[11], DE2_VGA, 1
instance = comp, \Add1~24 , Add1~24, DE2_VGA, 1
instance = comp, \Add1~26 , Add1~26, DE2_VGA, 1
instance = comp, \divend[13] , divend[13], DE2_VGA, 1
instance = comp, \Add1~28 , Add1~28, DE2_VGA, 1
instance = comp, \divend[14] , divend[14], DE2_VGA, 1
instance = comp, \Add1~30 , Add1~30, DE2_VGA, 1
instance = comp, \divend[15] , divend[15], DE2_VGA, 1
instance = comp, \Add1~32 , Add1~32, DE2_VGA, 1
instance = comp, \divend[16] , divend[16], DE2_VGA, 1
instance = comp, \Add1~34 , Add1~34, DE2_VGA, 1
instance = comp, \divend[17] , divend[17], DE2_VGA, 1
instance = comp, \Add1~36 , Add1~36, DE2_VGA, 1
instance = comp, \divend[18] , divend[18], DE2_VGA, 1
instance = comp, \Add1~40 , Add1~40, DE2_VGA, 1
instance = comp, \divend[20] , divend[20], DE2_VGA, 1
instance = comp, \Add1~46 , Add1~46, DE2_VGA, 1
instance = comp, \divend[23] , divend[23], DE2_VGA, 1
instance = comp, \Add1~48 , Add1~48, DE2_VGA, 1
instance = comp, \Add1~50 , Add1~50, DE2_VGA, 1
instance = comp, \divend[25] , divend[25], DE2_VGA, 1
instance = comp, \Add1~54 , Add1~54, DE2_VGA, 1
instance = comp, \divend[27] , divend[27], DE2_VGA, 1
instance = comp, \Add1~56 , Add1~56, DE2_VGA, 1
instance = comp, \divend[28] , divend[28], DE2_VGA, 1
instance = comp, \divend[29] , divend[29], DE2_VGA, 1
instance = comp, \divend[24] , divend[24], DE2_VGA, 1
instance = comp, \divend[12] , divend[12], DE2_VGA, 1
instance = comp, \divend[10] , divend[10], DE2_VGA, 1
instance = comp, \vgaController|imX[0]~32 , vgaController|imX[0]~32, DE2_VGA, 1
instance = comp, \vgaController|LessThan1~0 , vgaController|LessThan1~0, DE2_VGA, 1
instance = comp, \vgaController|imX[6]~44 , vgaController|imX[6]~44, DE2_VGA, 1
instance = comp, \vgaController|imX[6] , vgaController|imX[6], DE2_VGA, 1
instance = comp, \vgaController|LessThan6~0 , vgaController|LessThan6~0, DE2_VGA, 1
instance = comp, \vgaController|LessThan6~1 , vgaController|LessThan6~1, DE2_VGA, 1
instance = comp, \vgaController|imX[9]~50 , vgaController|imX[9]~50, DE2_VGA, 1
instance = comp, \vgaController|imX[11]~54 , vgaController|imX[11]~54, DE2_VGA, 1
instance = comp, \vgaController|imX[11] , vgaController|imX[11], DE2_VGA, 1
instance = comp, \vgaController|imX[12]~56 , vgaController|imX[12]~56, DE2_VGA, 1
instance = comp, \vgaController|imX[13]~58 , vgaController|imX[13]~58, DE2_VGA, 1
instance = comp, \vgaController|imX[13] , vgaController|imX[13], DE2_VGA, 1
instance = comp, \vgaController|imX[14]~60 , vgaController|imX[14]~60, DE2_VGA, 1
instance = comp, \vgaController|imX[14] , vgaController|imX[14], DE2_VGA, 1
instance = comp, \vgaController|imX[15]~62 , vgaController|imX[15]~62, DE2_VGA, 1
instance = comp, \vgaController|imX[15] , vgaController|imX[15], DE2_VGA, 1
instance = comp, \vgaController|imX[17]~66 , vgaController|imX[17]~66, DE2_VGA, 1
instance = comp, \vgaController|imX[17] , vgaController|imX[17], DE2_VGA, 1
instance = comp, \vgaController|imX[18]~68 , vgaController|imX[18]~68, DE2_VGA, 1
instance = comp, \vgaController|imX[18] , vgaController|imX[18], DE2_VGA, 1
instance = comp, \vgaController|imX[20]~72 , vgaController|imX[20]~72, DE2_VGA, 1
instance = comp, \vgaController|imX[20] , vgaController|imX[20], DE2_VGA, 1
instance = comp, \vgaController|imX[21]~74 , vgaController|imX[21]~74, DE2_VGA, 1
instance = comp, \vgaController|imX[21] , vgaController|imX[21], DE2_VGA, 1
instance = comp, \vgaController|imX[22]~76 , vgaController|imX[22]~76, DE2_VGA, 1
instance = comp, \vgaController|imX[23]~78 , vgaController|imX[23]~78, DE2_VGA, 1
instance = comp, \vgaController|imX[23] , vgaController|imX[23], DE2_VGA, 1
instance = comp, \vgaController|imX[24]~80 , vgaController|imX[24]~80, DE2_VGA, 1
instance = comp, \vgaController|imX[25]~82 , vgaController|imX[25]~82, DE2_VGA, 1
instance = comp, \vgaController|imX[25] , vgaController|imX[25], DE2_VGA, 1
instance = comp, \vgaController|imX[26]~84 , vgaController|imX[26]~84, DE2_VGA, 1
instance = comp, \vgaController|imX[27]~86 , vgaController|imX[27]~86, DE2_VGA, 1
instance = comp, \vgaController|imX[27] , vgaController|imX[27], DE2_VGA, 1
instance = comp, \vgaController|imX[28]~88 , vgaController|imX[28]~88, DE2_VGA, 1
instance = comp, \vgaController|imX[29]~90 , vgaController|imX[29]~90, DE2_VGA, 1
instance = comp, \vgaController|imX[29] , vgaController|imX[29], DE2_VGA, 1
instance = comp, \vgaController|imX[30] , vgaController|imX[30], DE2_VGA, 1
instance = comp, \vgaController|imX[26] , vgaController|imX[26], DE2_VGA, 1
instance = comp, \vgaController|imX[28] , vgaController|imX[28], DE2_VGA, 1
instance = comp, \vgaController|oImValid~13 , vgaController|oImValid~13, DE2_VGA, 1
instance = comp, \vgaController|oImValid~9 , vgaController|oImValid~9, DE2_VGA, 1
instance = comp, \vgaController|imX[24] , vgaController|imX[24], DE2_VGA, 1
instance = comp, \vgaController|imX[22] , vgaController|imX[22], DE2_VGA, 1
instance = comp, \vgaController|oImValid~11 , vgaController|oImValid~11, DE2_VGA, 1
instance = comp, \vgaController|imX[12] , vgaController|imX[12], DE2_VGA, 1
instance = comp, \vgaController|oImValid~8 , vgaController|oImValid~8, DE2_VGA, 1
instance = comp, \vgaController|oImValid~12 , vgaController|oImValid~12, DE2_VGA, 1
instance = comp, \vgaController|oImValid~14 , vgaController|oImValid~14, DE2_VGA, 1
instance = comp, \vgaController|LessThan6~2 , vgaController|LessThan6~2, DE2_VGA, 1
instance = comp, \vgaController|imX[0] , vgaController|imX[0], DE2_VGA, 1
instance = comp, \vgaController|imX[1]~34 , vgaController|imX[1]~34, DE2_VGA, 1
instance = comp, \vgaController|imX[1] , vgaController|imX[1], DE2_VGA, 1
instance = comp, \vgaController|imX[2]~36 , vgaController|imX[2]~36, DE2_VGA, 1
instance = comp, \vgaController|imX[2] , vgaController|imX[2], DE2_VGA, 1
instance = comp, \vgaController|imX[3]~38 , vgaController|imX[3]~38, DE2_VGA, 1
instance = comp, \vgaController|imX[4]~40 , vgaController|imX[4]~40, DE2_VGA, 1
instance = comp, \vgaController|imX[4] , vgaController|imX[4], DE2_VGA, 1
instance = comp, \vgaController|imX[5]~42 , vgaController|imX[5]~42, DE2_VGA, 1
instance = comp, \vgaController|imX[7]~46 , vgaController|imX[7]~46, DE2_VGA, 1
instance = comp, \vgaController|imX[7] , vgaController|imX[7], DE2_VGA, 1
instance = comp, \vgaController|imX[8]~48 , vgaController|imX[8]~48, DE2_VGA, 1
instance = comp, \vgaController|imX[9] , vgaController|imX[9], DE2_VGA, 1
instance = comp, \vgaController|imY[0]~32 , vgaController|imY[0]~32, DE2_VGA, 1
instance = comp, \vgaController|imY[22]~76 , vgaController|imY[22]~76, DE2_VGA, 1
instance = comp, \vgaController|imY[22] , vgaController|imY[22], DE2_VGA, 1
instance = comp, \vgaController|imY[24]~80 , vgaController|imY[24]~80, DE2_VGA, 1
instance = comp, \vgaController|imY[24] , vgaController|imY[24], DE2_VGA, 1
instance = comp, \vgaController|oImValid~4 , vgaController|oImValid~4, DE2_VGA, 1
instance = comp, \vgaController|imY[10]~52 , vgaController|imY[10]~52, DE2_VGA, 1
instance = comp, \vgaController|imY[10] , vgaController|imY[10], DE2_VGA, 1
instance = comp, \vgaController|oImValid~1 , vgaController|oImValid~1, DE2_VGA, 1
instance = comp, \vgaController|oImValid~2 , vgaController|oImValid~2, DE2_VGA, 1
instance = comp, \vgaController|oImValid~5 , vgaController|oImValid~5, DE2_VGA, 1
instance = comp, \vgaController|imY[3]~38 , vgaController|imY[3]~38, DE2_VGA, 1
instance = comp, \vgaController|imY[3] , vgaController|imY[3], DE2_VGA, 1
instance = comp, \vgaController|imY[5]~42 , vgaController|imY[5]~42, DE2_VGA, 1
instance = comp, \vgaController|imY[5] , vgaController|imY[5], DE2_VGA, 1
instance = comp, \vgaController|LessThan7~0 , vgaController|LessThan7~0, DE2_VGA, 1
instance = comp, \vgaController|imY[8]~48 , vgaController|imY[8]~48, DE2_VGA, 1
instance = comp, \vgaController|imY[8] , vgaController|imY[8], DE2_VGA, 1
instance = comp, \vgaController|imY[6]~44 , vgaController|imY[6]~44, DE2_VGA, 1
instance = comp, \vgaController|imY[6] , vgaController|imY[6], DE2_VGA, 1
instance = comp, \vgaController|LessThan7~1 , vgaController|LessThan7~1, DE2_VGA, 1
instance = comp, \vgaController|LessThan7~2 , vgaController|LessThan7~2, DE2_VGA, 1
instance = comp, \vgaController|LessThan7~3 , vgaController|LessThan7~3, DE2_VGA, 1
instance = comp, \vgaController|imY[0] , vgaController|imY[0], DE2_VGA, 1
instance = comp, \vgaController|imY[1]~34 , vgaController|imY[1]~34, DE2_VGA, 1
instance = comp, \vgaController|imY[1] , vgaController|imY[1], DE2_VGA, 1
instance = comp, \vgaController|imY[2]~36 , vgaController|imY[2]~36, DE2_VGA, 1
instance = comp, \vgaController|imY[2] , vgaController|imY[2], DE2_VGA, 1
instance = comp, \vgaController|imY[4]~40 , vgaController|imY[4]~40, DE2_VGA, 1
instance = comp, \vgaController|imY[4] , vgaController|imY[4], DE2_VGA, 1
instance = comp, \vgaController|imY[7]~46 , vgaController|imY[7]~46, DE2_VGA, 1
instance = comp, \vgaController|imY[7] , vgaController|imY[7], DE2_VGA, 1
instance = comp, \vgaController|imY[9]~50 , vgaController|imY[9]~50, DE2_VGA, 1
instance = comp, \vgaController|imY[9] , vgaController|imY[9], DE2_VGA, 1
instance = comp, \vgaController|imY[11]~54 , vgaController|imY[11]~54, DE2_VGA, 1
instance = comp, \vgaController|imY[11] , vgaController|imY[11], DE2_VGA, 1
instance = comp, \vgaController|imY[12]~56 , vgaController|imY[12]~56, DE2_VGA, 1
instance = comp, \vgaController|imY[12] , vgaController|imY[12], DE2_VGA, 1
instance = comp, \vgaController|imY[13]~58 , vgaController|imY[13]~58, DE2_VGA, 1
instance = comp, \vgaController|imY[13] , vgaController|imY[13], DE2_VGA, 1
instance = comp, \vgaController|imY[14]~60 , vgaController|imY[14]~60, DE2_VGA, 1
instance = comp, \vgaController|imY[14] , vgaController|imY[14], DE2_VGA, 1
instance = comp, \vgaController|imY[15]~62 , vgaController|imY[15]~62, DE2_VGA, 1
instance = comp, \vgaController|imY[15] , vgaController|imY[15], DE2_VGA, 1
instance = comp, \vgaController|imY[16]~64 , vgaController|imY[16]~64, DE2_VGA, 1
instance = comp, \vgaController|imY[16] , vgaController|imY[16], DE2_VGA, 1
instance = comp, \vgaController|imY[17]~66 , vgaController|imY[17]~66, DE2_VGA, 1
instance = comp, \vgaController|imY[17] , vgaController|imY[17], DE2_VGA, 1
instance = comp, \vgaController|imY[18]~68 , vgaController|imY[18]~68, DE2_VGA, 1
instance = comp, \vgaController|imY[18] , vgaController|imY[18], DE2_VGA, 1
instance = comp, \vgaController|imY[20]~72 , vgaController|imY[20]~72, DE2_VGA, 1
instance = comp, \vgaController|imY[20] , vgaController|imY[20], DE2_VGA, 1
instance = comp, \vgaController|imY[23]~78 , vgaController|imY[23]~78, DE2_VGA, 1
instance = comp, \vgaController|imY[23] , vgaController|imY[23], DE2_VGA, 1
instance = comp, \vgaController|imY[25]~82 , vgaController|imY[25]~82, DE2_VGA, 1
instance = comp, \vgaController|imY[25] , vgaController|imY[25], DE2_VGA, 1
instance = comp, \vgaController|imY[26]~84 , vgaController|imY[26]~84, DE2_VGA, 1
instance = comp, \vgaController|imY[27]~86 , vgaController|imY[27]~86, DE2_VGA, 1
instance = comp, \vgaController|imY[27] , vgaController|imY[27], DE2_VGA, 1
instance = comp, \vgaController|imY[28] , vgaController|imY[28], DE2_VGA, 1
instance = comp, \vgaController|imY[26] , vgaController|imY[26], DE2_VGA, 1
instance = comp, \vgaController|oImValid~0 , vgaController|oImValid~0, DE2_VGA, 1
instance = comp, \vgaController|oImValid~7 , vgaController|oImValid~7, DE2_VGA, 1
instance = comp, \vgaController|oX[9]~0 , vgaController|oX[9]~0, DE2_VGA, 1
instance = comp, \vgaController|imX[8] , vgaController|imX[8], DE2_VGA, 1
instance = comp, \vgaController|LessThan5~0 , vgaController|LessThan5~0, DE2_VGA, 1
instance = comp, \vgaController|oImValid~15 , vgaController|oImValid~15, DE2_VGA, 1
instance = comp, \vgaController|oX[8]~1 , vgaController|oX[8]~1, DE2_VGA, 1
instance = comp, \divend~2 , divend~2, DE2_VGA, 1
instance = comp, \divend[7] , divend[7], DE2_VGA, 1
instance = comp, \vgaController|oX[6]~3 , vgaController|oX[6]~3, DE2_VGA, 1
instance = comp, \vgaController|imX[5] , vgaController|imX[5], DE2_VGA, 1
instance = comp, \vgaController|oX[5]~4 , vgaController|oX[5]~4, DE2_VGA, 1
instance = comp, \vgaController|oX[4]~5 , vgaController|oX[4]~5, DE2_VGA, 1
instance = comp, \vgaController|imX[3] , vgaController|imX[3], DE2_VGA, 1
instance = comp, \vgaController|oX[3]~6 , vgaController|oX[3]~6, DE2_VGA, 1
instance = comp, \vgaController|oX[2]~7 , vgaController|oX[2]~7, DE2_VGA, 1
instance = comp, \vgaController|oX[1]~8 , vgaController|oX[1]~8, DE2_VGA, 1
instance = comp, \vgaController|oX[0]~9 , vgaController|oX[0]~9, DE2_VGA, 1
instance = comp, \LessThan0~3 , LessThan0~3, DE2_VGA, 1
instance = comp, \LessThan0~5 , LessThan0~5, DE2_VGA, 1
instance = comp, \LessThan0~7 , LessThan0~7, DE2_VGA, 1
instance = comp, \LessThan0~9 , LessThan0~9, DE2_VGA, 1
instance = comp, \LessThan0~11 , LessThan0~11, DE2_VGA, 1
instance = comp, \LessThan0~13 , LessThan0~13, DE2_VGA, 1
instance = comp, \LessThan0~15 , LessThan0~15, DE2_VGA, 1
instance = comp, \LessThan0~17 , LessThan0~17, DE2_VGA, 1
instance = comp, \LessThan0~19 , LessThan0~19, DE2_VGA, 1
instance = comp, \LessThan0~21 , LessThan0~21, DE2_VGA, 1
instance = comp, \LessThan0~23 , LessThan0~23, DE2_VGA, 1
instance = comp, \LessThan0~25 , LessThan0~25, DE2_VGA, 1
instance = comp, \LessThan0~27 , LessThan0~27, DE2_VGA, 1
instance = comp, \LessThan0~29 , LessThan0~29, DE2_VGA, 1
instance = comp, \LessThan0~31 , LessThan0~31, DE2_VGA, 1
instance = comp, \LessThan0~33 , LessThan0~33, DE2_VGA, 1
instance = comp, \LessThan0~35 , LessThan0~35, DE2_VGA, 1
instance = comp, \LessThan0~37 , LessThan0~37, DE2_VGA, 1
instance = comp, \LessThan0~39 , LessThan0~39, DE2_VGA, 1
instance = comp, \LessThan0~41 , LessThan0~41, DE2_VGA, 1
instance = comp, \LessThan0~43 , LessThan0~43, DE2_VGA, 1
instance = comp, \LessThan0~45 , LessThan0~45, DE2_VGA, 1
instance = comp, \LessThan0~47 , LessThan0~47, DE2_VGA, 1
instance = comp, \LessThan0~49 , LessThan0~49, DE2_VGA, 1
instance = comp, \LessThan0~51 , LessThan0~51, DE2_VGA, 1
instance = comp, \LessThan0~53 , LessThan0~53, DE2_VGA, 1
instance = comp, \LessThan0~55 , LessThan0~55, DE2_VGA, 1
instance = comp, \LessThan0~57 , LessThan0~57, DE2_VGA, 1
instance = comp, \LessThan0~58 , LessThan0~58, DE2_VGA, 1
instance = comp, \LessThan0~60 , LessThan0~60, DE2_VGA, 1
instance = comp, \b[0] , b[0], DE2_VGA, 1
instance = comp, \vgaController|VGA_R[0]~0 , vgaController|VGA_R[0]~0, DE2_VGA, 1
instance = comp, \vgaController|oImValid , vgaController|oImValid, DE2_VGA, 1
instance = comp, \LessThan1~3 , LessThan1~3, DE2_VGA, 1
instance = comp, \g[0] , g[0], DE2_VGA, 1
instance = comp, \vgaController|VGA_G[0]~0 , vgaController|VGA_G[0]~0, DE2_VGA, 1
instance = comp, \vgaController|VGA_B[0]~0 , vgaController|VGA_B[0]~0, DE2_VGA, 1
instance = comp, \CLOCK_50~I , CLOCK_50, DE2_VGA, 1
instance = comp, \CLOCK_50~clkctrl , CLOCK_50~clkctrl, DE2_VGA, 1
instance = comp, \CLOCK_25~0 , CLOCK_25~0, DE2_VGA, 1
instance = comp, \vgaController|VGA_HS~0 , vgaController|VGA_HS~0, DE2_VGA, 1
instance = comp, \vgaController|VGA_HS~1 , vgaController|VGA_HS~1, DE2_VGA, 1
instance = comp, \vgaController|VGA_HS~2 , vgaController|VGA_HS~2, DE2_VGA, 1
instance = comp, \vgaController|VGA_VS~2 , vgaController|VGA_VS~2, DE2_VGA, 1
instance = comp, \vgaController|VGA_VS~3 , vgaController|VGA_VS~3, DE2_VGA, 1
instance = comp, \vgaController|VGA_BLANK , vgaController|VGA_BLANK, DE2_VGA, 1
instance = comp, \vgaController|VGA_VS~4 , vgaController|VGA_VS~4, DE2_VGA, 1
instance = comp, \divend[8] , divend[8], DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , segments|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[18]~276 , segments|Mod0|auto_generated|divider|divider|StageOut[18]~276, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[17]~278 , segments|Mod0|auto_generated|divider|divider|StageOut[17]~278, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[16]~281 , segments|Mod0|auto_generated|divider|divider|StageOut[16]~281, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[15]~283 , segments|Mod0|auto_generated|divider|divider|StageOut[15]~283, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[21]~286 , segments|Mod0|auto_generated|divider|divider|StageOut[21]~286, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[20]~288 , segments|Mod0|auto_generated|divider|divider|StageOut[20]~288, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[23]~475 , segments|Mod0|auto_generated|divider|divider|StageOut[23]~475, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[22]~285 , segments|Mod0|auto_generated|divider|divider|StageOut[22]~285, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[27]~291 , segments|Mod0|auto_generated|divider|divider|StageOut[27]~291, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[26]~293 , segments|Mod0|auto_generated|divider|divider|StageOut[26]~293, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[25]~294 , segments|Mod0|auto_generated|divider|divider|StageOut[25]~294, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[28]~449 , segments|Mod0|auto_generated|divider|divider|StageOut[28]~449, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[33]~296 , segments|Mod0|auto_generated|divider|divider|StageOut[33]~296, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[32]~478 , segments|Mod0|auto_generated|divider|divider|StageOut[32]~478, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[31]~298 , segments|Mod0|auto_generated|divider|divider|StageOut[31]~298, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[30]~300 , segments|Mod0|auto_generated|divider|divider|StageOut[30]~300, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[38]~302 , segments|Mod0|auto_generated|divider|divider|StageOut[38]~302, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[37]~303 , segments|Mod0|auto_generated|divider|divider|StageOut[37]~303, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[36]~304 , segments|Mod0|auto_generated|divider|divider|StageOut[36]~304, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[35]~306 , segments|Mod0|auto_generated|divider|divider|StageOut[35]~306, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[43]~308 , segments|Mod0|auto_generated|divider|divider|StageOut[43]~308, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[42]~480 , segments|Mod0|auto_generated|divider|divider|StageOut[42]~480, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[41]~311 , segments|Mod0|auto_generated|divider|divider|StageOut[41]~311, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[40]~313 , segments|Mod0|auto_generated|divider|divider|StageOut[40]~313, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[48]~453 , segments|Mod0|auto_generated|divider|divider|StageOut[48]~453, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[47]~315 , segments|Mod0|auto_generated|divider|divider|StageOut[47]~315, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[46]~316 , segments|Mod0|auto_generated|divider|divider|StageOut[46]~316, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[45]~318 , segments|Mod0|auto_generated|divider|divider|StageOut[45]~318, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[47]~481 , segments|Mod0|auto_generated|divider|divider|StageOut[47]~481, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[53]~454 , segments|Mod0|auto_generated|divider|divider|StageOut[53]~454, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[52]~482 , segments|Mod0|auto_generated|divider|divider|StageOut[52]~482, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[51]~322 , segments|Mod0|auto_generated|divider|divider|StageOut[51]~322, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[50]~324 , segments|Mod0|auto_generated|divider|divider|StageOut[50]~324, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[56]~328 , segments|Mod0|auto_generated|divider|divider|StageOut[56]~328, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[55]~330 , segments|Mod0|auto_generated|divider|divider|StageOut[55]~330, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[58]~455 , segments|Mod0|auto_generated|divider|divider|StageOut[58]~455, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[57]~483 , segments|Mod0|auto_generated|divider|divider|StageOut[57]~483, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[62]~484 , segments|Mod0|auto_generated|divider|divider|StageOut[62]~484, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[63]~456 , segments|Mod0|auto_generated|divider|divider|StageOut[63]~456, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[62]~333 , segments|Mod0|auto_generated|divider|divider|StageOut[62]~333, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[61]~334 , segments|Mod0|auto_generated|divider|divider|StageOut[61]~334, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[60]~336 , segments|Mod0|auto_generated|divider|divider|StageOut[60]~336, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[68]~457 , segments|Mod0|auto_generated|divider|divider|StageOut[68]~457, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[67]~485 , segments|Mod0|auto_generated|divider|divider|StageOut[67]~485, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[66]~341 , segments|Mod0|auto_generated|divider|divider|StageOut[66]~341, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[65]~343 , segments|Mod0|auto_generated|divider|divider|StageOut[65]~343, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[70]~348 , segments|Mod0|auto_generated|divider|divider|StageOut[70]~348, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[73]~458 , segments|Mod0|auto_generated|divider|divider|StageOut[73]~458, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[72]~345 , segments|Mod0|auto_generated|divider|divider|StageOut[72]~345, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[71]~347 , segments|Mod0|auto_generated|divider|divider|StageOut[71]~347, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[76]~353 , segments|Mod0|auto_generated|divider|divider|StageOut[76]~353, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[75]~355 , segments|Mod0|auto_generated|divider|divider|StageOut[75]~355, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[72]~486 , segments|Mod0|auto_generated|divider|divider|StageOut[72]~486, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[78]~459 , segments|Mod0|auto_generated|divider|divider|StageOut[78]~459, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[77]~351 , segments|Mod0|auto_generated|divider|divider|StageOut[77]~351, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[82]~488 , segments|Mod0|auto_generated|divider|divider|StageOut[82]~488, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[77]~487 , segments|Mod0|auto_generated|divider|divider|StageOut[77]~487, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[83]~460 , segments|Mod0|auto_generated|divider|divider|StageOut[83]~460, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[82]~357 , segments|Mod0|auto_generated|divider|divider|StageOut[82]~357, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[81]~359 , segments|Mod0|auto_generated|divider|divider|StageOut[81]~359, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[80]~361 , segments|Mod0|auto_generated|divider|divider|StageOut[80]~361, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[88]~461 , segments|Mod0|auto_generated|divider|divider|StageOut[88]~461, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[87]~363 , segments|Mod0|auto_generated|divider|divider|StageOut[87]~363, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[86]~365 , segments|Mod0|auto_generated|divider|divider|StageOut[86]~365, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[85]~367 , segments|Mod0|auto_generated|divider|divider|StageOut[85]~367, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[92]~490 , segments|Mod0|auto_generated|divider|divider|StageOut[92]~490, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[93]~462 , segments|Mod0|auto_generated|divider|divider|StageOut[93]~462, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[91]~371 , segments|Mod0|auto_generated|divider|divider|StageOut[91]~371, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[90]~372 , segments|Mod0|auto_generated|divider|divider|StageOut[90]~372, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[98]~463 , segments|Mod0|auto_generated|divider|divider|StageOut[98]~463, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[97]~491 , segments|Mod0|auto_generated|divider|divider|StageOut[97]~491, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[96]~377 , segments|Mod0|auto_generated|divider|divider|StageOut[96]~377, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[95]~378 , segments|Mod0|auto_generated|divider|divider|StageOut[95]~378, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[103]~464 , segments|Mod0|auto_generated|divider|divider|StageOut[103]~464, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[102]~492 , segments|Mod0|auto_generated|divider|divider|StageOut[102]~492, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[101]~382 , segments|Mod0|auto_generated|divider|divider|StageOut[101]~382, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[100]~385 , segments|Mod0|auto_generated|divider|divider|StageOut[100]~385, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[107]~493 , segments|Mod0|auto_generated|divider|divider|StageOut[107]~493, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[106]~389 , segments|Mod0|auto_generated|divider|divider|StageOut[106]~389, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[105]~391 , segments|Mod0|auto_generated|divider|divider|StageOut[105]~391, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[108]~465 , segments|Mod0|auto_generated|divider|divider|StageOut[108]~465, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[113]~392 , segments|Mod0|auto_generated|divider|divider|StageOut[113]~392, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[112]~393 , segments|Mod0|auto_generated|divider|divider|StageOut[112]~393, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[111]~395 , segments|Mod0|auto_generated|divider|divider|StageOut[111]~395, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[110]~396 , segments|Mod0|auto_generated|divider|divider|StageOut[110]~396, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[117]~399 , segments|Mod0|auto_generated|divider|divider|StageOut[117]~399, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[116]~400 , segments|Mod0|auto_generated|divider|divider|StageOut[116]~400, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[115]~403 , segments|Mod0|auto_generated|divider|divider|StageOut[115]~403, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[118]~467 , segments|Mod0|auto_generated|divider|divider|StageOut[118]~467, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[123]~404 , segments|Mod0|auto_generated|divider|divider|StageOut[123]~404, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[122]~496 , segments|Mod0|auto_generated|divider|divider|StageOut[122]~496, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[121]~407 , segments|Mod0|auto_generated|divider|divider|StageOut[121]~407, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[120]~409 , segments|Mod0|auto_generated|divider|divider|StageOut[120]~409, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[127]~497 , segments|Mod0|auto_generated|divider|divider|StageOut[127]~497, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[126]~412 , segments|Mod0|auto_generated|divider|divider|StageOut[126]~412, DE2_VGA, 1
instance = comp, \divend[6] , divend[6], DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[125]~415 , segments|Mod0|auto_generated|divider|divider|StageOut[125]~415, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[128]~410 , segments|Mod0|auto_generated|divider|divider|StageOut[128]~410, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[133]~416 , segments|Mod0|auto_generated|divider|divider|StageOut[133]~416, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[132]~498 , segments|Mod0|auto_generated|divider|divider|StageOut[132]~498, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[131]~418 , segments|Mod0|auto_generated|divider|divider|StageOut[131]~418, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[130]~421 , segments|Mod0|auto_generated|divider|divider|StageOut[130]~421, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[137]~499 , segments|Mod0|auto_generated|divider|divider|StageOut[137]~499, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[138]~471 , segments|Mod0|auto_generated|divider|divider|StageOut[138]~471, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[137]~423 , segments|Mod0|auto_generated|divider|divider|StageOut[137]~423, DE2_VGA, 1
instance = comp, \divend[5] , divend[5], DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[136]~424 , segments|Mod0|auto_generated|divider|divider|StageOut[136]~424, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[135]~426 , segments|Mod0|auto_generated|divider|divider|StageOut[135]~426, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[143]~472 , segments|Mod0|auto_generated|divider|divider|StageOut[143]~472, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[142]~429 , segments|Mod0|auto_generated|divider|divider|StageOut[142]~429, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[141]~431 , segments|Mod0|auto_generated|divider|divider|StageOut[141]~431, DE2_VGA, 1
instance = comp, \divend[3] , divend[3], DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[140]~432 , segments|Mod0|auto_generated|divider|divider|StageOut[140]~432, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[146]~437 , segments|Mod0|auto_generated|divider|divider|StageOut[146]~437, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[145]~439 , segments|Mod0|auto_generated|divider|divider|StageOut[145]~439, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[148]~434 , segments|Mod0|auto_generated|divider|divider|StageOut[148]~434, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[147]~501 , segments|Mod0|auto_generated|divider|divider|StageOut[147]~501, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[152]~443 , segments|Mod0|auto_generated|divider|divider|StageOut[152]~443, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[151]~444 , segments|Mod0|auto_generated|divider|divider|StageOut[151]~444, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[150]~441 , segments|Mod0|auto_generated|divider|divider|StageOut[150]~441, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0 , segments|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2 , segments|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4 , segments|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[152]~502 , segments|Mod0|auto_generated|divider|divider|StageOut[152]~502, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[158]~448 , segments|Mod0|auto_generated|divider|divider|StageOut[158]~448, DE2_VGA, 1
instance = comp, \segments|Seg0[3] , segments|Seg0[3], DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[151]~445 , segments|Mod0|auto_generated|divider|divider|StageOut[151]~445, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[157]~447 , segments|Mod0|auto_generated|divider|divider|StageOut[157]~447, DE2_VGA, 1
instance = comp, \segments|Seg0[2] , segments|Seg0[2], DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[153]~474 , segments|Mod0|auto_generated|divider|divider|StageOut[153]~474, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 , segments|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8 , segments|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod0|auto_generated|divider|divider|StageOut[156]~446 , segments|Mod0|auto_generated|divider|divider|StageOut[156]~446, DE2_VGA, 1
instance = comp, \segments|Seg0[1] , segments|Seg0[1], DE2_VGA, 1
instance = comp, \segments|s0|WideOr6~0 , segments|s0|WideOr6~0, DE2_VGA, 1
instance = comp, \segments|s0|Seg[0] , segments|s0|Seg[0], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[0]~32 , segments|s0|blinkCount[0]~32, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[31]~34 , segments|s0|blinkCount[31]~34, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[0] , segments|s0|blinkCount[0], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[1]~35 , segments|s0|blinkCount[1]~35, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[1] , segments|s0|blinkCount[1], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[2]~37 , segments|s0|blinkCount[2]~37, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[2] , segments|s0|blinkCount[2], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[3]~39 , segments|s0|blinkCount[3]~39, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[4]~41 , segments|s0|blinkCount[4]~41, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[4] , segments|s0|blinkCount[4], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[5]~43 , segments|s0|blinkCount[5]~43, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[6]~45 , segments|s0|blinkCount[6]~45, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[6] , segments|s0|blinkCount[6], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[5] , segments|s0|blinkCount[5], DE2_VGA, 1
instance = comp, \segments|s0|Equal0~1 , segments|s0|Equal0~1, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[3] , segments|s0|blinkCount[3], DE2_VGA, 1
instance = comp, \segments|s0|Equal0~0 , segments|s0|Equal0~0, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[7]~47 , segments|s0|blinkCount[7]~47, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[7] , segments|s0|blinkCount[7], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[9]~51 , segments|s0|blinkCount[9]~51, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[9] , segments|s0|blinkCount[9], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[11]~55 , segments|s0|blinkCount[11]~55, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[11] , segments|s0|blinkCount[11], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[12]~57 , segments|s0|blinkCount[12]~57, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[13]~59 , segments|s0|blinkCount[13]~59, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[13] , segments|s0|blinkCount[13], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[14]~61 , segments|s0|blinkCount[14]~61, DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[14] , segments|s0|blinkCount[14], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[15] , segments|s0|blinkCount[15], DE2_VGA, 1
instance = comp, \segments|s0|blinkCount[12] , segments|s0|blinkCount[12], DE2_VGA, 1
instance = comp, \segments|s0|Equal0~3 , segments|s0|Equal0~3, DE2_VGA, 1
instance = comp, \segments|s0|Equal0~4 , segments|s0|Equal0~4, DE2_VGA, 1
instance = comp, \segments|s0|blink~0 , segments|s0|blink~0, DE2_VGA, 1
instance = comp, \segments|s0|blink , segments|s0|blink, DE2_VGA, 1
instance = comp, \segments|s0|oSeg[0]~0 , segments|s0|oSeg[0]~0, DE2_VGA, 1
instance = comp, \segments|s0|WideOr5~0 , segments|s0|WideOr5~0, DE2_VGA, 1
instance = comp, \segments|s0|Seg[1] , segments|s0|Seg[1], DE2_VGA, 1
instance = comp, \segments|s0|oSeg[1]~1 , segments|s0|oSeg[1]~1, DE2_VGA, 1
instance = comp, \segments|s0|WideOr4~0 , segments|s0|WideOr4~0, DE2_VGA, 1
instance = comp, \segments|s0|Seg[2] , segments|s0|Seg[2], DE2_VGA, 1
instance = comp, \segments|s0|oSeg[2]~2 , segments|s0|oSeg[2]~2, DE2_VGA, 1
instance = comp, \segments|s0|WideOr3~0 , segments|s0|WideOr3~0, DE2_VGA, 1
instance = comp, \segments|s0|Seg[3] , segments|s0|Seg[3], DE2_VGA, 1
instance = comp, \segments|s0|oSeg[3]~3 , segments|s0|oSeg[3]~3, DE2_VGA, 1
instance = comp, \segments|s0|WideOr2~0 , segments|s0|WideOr2~0, DE2_VGA, 1
instance = comp, \segments|s0|Seg[4] , segments|s0|Seg[4], DE2_VGA, 1
instance = comp, \segments|s0|oSeg[4]~4 , segments|s0|oSeg[4]~4, DE2_VGA, 1
instance = comp, \segments|s0|WideOr1~0 , segments|s0|WideOr1~0, DE2_VGA, 1
instance = comp, \segments|s0|Seg[5] , segments|s0|Seg[5], DE2_VGA, 1
instance = comp, \segments|s0|oSeg[5]~5 , segments|s0|oSeg[5]~5, DE2_VGA, 1
instance = comp, \segments|s0|WideOr0~0 , segments|s0|WideOr0~0, DE2_VGA, 1
instance = comp, \segments|s0|Seg[6] , segments|s0|Seg[6], DE2_VGA, 1
instance = comp, \segments|s0|oSeg[6]~6 , segments|s0|oSeg[6]~6, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , segments|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[17]~278 , segments|Div0|auto_generated|divider|divider|StageOut[17]~278, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[16]~280 , segments|Div0|auto_generated|divider|divider|StageOut[16]~280, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[15]~282 , segments|Div0|auto_generated|divider|divider|StageOut[15]~282, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[18]~277 , segments|Div0|auto_generated|divider|divider|StageOut[18]~277, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[23]~284 , segments|Div0|auto_generated|divider|divider|StageOut[23]~284, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[22]~473 , segments|Div0|auto_generated|divider|divider|StageOut[22]~473, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[21]~286 , segments|Div0|auto_generated|divider|divider|StageOut[21]~286, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[20]~289 , segments|Div0|auto_generated|divider|divider|StageOut[20]~289, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[26]~292 , segments|Div0|auto_generated|divider|divider|StageOut[26]~292, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[25]~294 , segments|Div0|auto_generated|divider|divider|StageOut[25]~294, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[28]~446 , segments|Div0|auto_generated|divider|divider|StageOut[28]~446, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[27]~474 , segments|Div0|auto_generated|divider|divider|StageOut[27]~474, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[32]~297 , segments|Div0|auto_generated|divider|divider|StageOut[32]~297, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[31]~298 , segments|Div0|auto_generated|divider|divider|StageOut[31]~298, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[30]~301 , segments|Div0|auto_generated|divider|divider|StageOut[30]~301, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[33]~447 , segments|Div0|auto_generated|divider|divider|StageOut[33]~447, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[38]~302 , segments|Div0|auto_generated|divider|divider|StageOut[38]~302, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[37]~303 , segments|Div0|auto_generated|divider|divider|StageOut[37]~303, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[36]~304 , segments|Div0|auto_generated|divider|divider|StageOut[36]~304, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[35]~306 , segments|Div0|auto_generated|divider|divider|StageOut[35]~306, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[42]~477 , segments|Div0|auto_generated|divider|divider|StageOut[42]~477, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[37]~476 , segments|Div0|auto_generated|divider|divider|StageOut[37]~476, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[43]~449 , segments|Div0|auto_generated|divider|divider|StageOut[43]~449, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[42]~309 , segments|Div0|auto_generated|divider|divider|StageOut[42]~309, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[41]~310 , segments|Div0|auto_generated|divider|divider|StageOut[41]~310, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[40]~312 , segments|Div0|auto_generated|divider|divider|StageOut[40]~312, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[48]~450 , segments|Div0|auto_generated|divider|divider|StageOut[48]~450, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[47]~315 , segments|Div0|auto_generated|divider|divider|StageOut[47]~315, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[46]~316 , segments|Div0|auto_generated|divider|divider|StageOut[46]~316, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[45]~319 , segments|Div0|auto_generated|divider|divider|StageOut[45]~319, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[50]~324 , segments|Div0|auto_generated|divider|divider|StageOut[50]~324, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[47]~478 , segments|Div0|auto_generated|divider|divider|StageOut[47]~478, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[53]~451 , segments|Div0|auto_generated|divider|divider|StageOut[53]~451, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[52]~479 , segments|Div0|auto_generated|divider|divider|StageOut[52]~479, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[51]~323 , segments|Div0|auto_generated|divider|divider|StageOut[51]~323, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[58]~452 , segments|Div0|auto_generated|divider|divider|StageOut[58]~452, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[57]~327 , segments|Div0|auto_generated|divider|divider|StageOut[57]~327, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[56]~328 , segments|Div0|auto_generated|divider|divider|StageOut[56]~328, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[55]~330 , segments|Div0|auto_generated|divider|divider|StageOut[55]~330, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[62]~481 , segments|Div0|auto_generated|divider|divider|StageOut[62]~481, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[57]~480 , segments|Div0|auto_generated|divider|divider|StageOut[57]~480, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[63]~453 , segments|Div0|auto_generated|divider|divider|StageOut[63]~453, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[61]~334 , segments|Div0|auto_generated|divider|divider|StageOut[61]~334, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[60]~337 , segments|Div0|auto_generated|divider|divider|StageOut[60]~337, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[68]~454 , segments|Div0|auto_generated|divider|divider|StageOut[68]~454, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[67]~482 , segments|Div0|auto_generated|divider|divider|StageOut[67]~482, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[66]~341 , segments|Div0|auto_generated|divider|divider|StageOut[66]~341, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[65]~342 , segments|Div0|auto_generated|divider|divider|StageOut[65]~342, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[71]~346 , segments|Div0|auto_generated|divider|divider|StageOut[71]~346, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[70]~349 , segments|Div0|auto_generated|divider|divider|StageOut[70]~349, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[73]~344 , segments|Div0|auto_generated|divider|divider|StageOut[73]~344, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[72]~483 , segments|Div0|auto_generated|divider|divider|StageOut[72]~483, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[78]~456 , segments|Div0|auto_generated|divider|divider|StageOut[78]~456, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[77]~484 , segments|Div0|auto_generated|divider|divider|StageOut[77]~484, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[76]~353 , segments|Div0|auto_generated|divider|divider|StageOut[76]~353, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[75]~354 , segments|Div0|auto_generated|divider|divider|StageOut[75]~354, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[83]~457 , segments|Div0|auto_generated|divider|divider|StageOut[83]~457, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[82]~485 , segments|Div0|auto_generated|divider|divider|StageOut[82]~485, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[81]~358 , segments|Div0|auto_generated|divider|divider|StageOut[81]~358, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[80]~360 , segments|Div0|auto_generated|divider|divider|StageOut[80]~360, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[86]~364 , segments|Div0|auto_generated|divider|divider|StageOut[86]~364, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[85]~366 , segments|Div0|auto_generated|divider|divider|StageOut[85]~366, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[88]~458 , segments|Div0|auto_generated|divider|divider|StageOut[88]~458, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[87]~486 , segments|Div0|auto_generated|divider|divider|StageOut[87]~486, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[93]~368 , segments|Div0|auto_generated|divider|divider|StageOut[93]~368, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[92]~369 , segments|Div0|auto_generated|divider|divider|StageOut[92]~369, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[91]~370 , segments|Div0|auto_generated|divider|divider|StageOut[91]~370, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[90]~372 , segments|Div0|auto_generated|divider|divider|StageOut[90]~372, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[98]~460 , segments|Div0|auto_generated|divider|divider|StageOut[98]~460, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[97]~375 , segments|Div0|auto_generated|divider|divider|StageOut[97]~375, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[96]~377 , segments|Div0|auto_generated|divider|divider|StageOut[96]~377, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[95]~379 , segments|Div0|auto_generated|divider|divider|StageOut[95]~379, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[103]~461 , segments|Div0|auto_generated|divider|divider|StageOut[103]~461, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[102]~489 , segments|Div0|auto_generated|divider|divider|StageOut[102]~489, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[101]~382 , segments|Div0|auto_generated|divider|divider|StageOut[101]~382, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[100]~384 , segments|Div0|auto_generated|divider|divider|StageOut[100]~384, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[108]~462 , segments|Div0|auto_generated|divider|divider|StageOut[108]~462, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[107]~387 , segments|Div0|auto_generated|divider|divider|StageOut[107]~387, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[106]~389 , segments|Div0|auto_generated|divider|divider|StageOut[106]~389, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[105]~391 , segments|Div0|auto_generated|divider|divider|StageOut[105]~391, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[110]~396 , segments|Div0|auto_generated|divider|divider|StageOut[110]~396, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[107]~490 , segments|Div0|auto_generated|divider|divider|StageOut[107]~490, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[113]~463 , segments|Div0|auto_generated|divider|divider|StageOut[113]~463, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[112]~491 , segments|Div0|auto_generated|divider|divider|StageOut[112]~491, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[111]~394 , segments|Div0|auto_generated|divider|divider|StageOut[111]~394, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[118]~464 , segments|Div0|auto_generated|divider|divider|StageOut[118]~464, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[117]~399 , segments|Div0|auto_generated|divider|divider|StageOut[117]~399, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[116]~400 , segments|Div0|auto_generated|divider|divider|StageOut[116]~400, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[115]~403 , segments|Div0|auto_generated|divider|divider|StageOut[115]~403, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[122]~493 , segments|Div0|auto_generated|divider|divider|StageOut[122]~493, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[123]~465 , segments|Div0|auto_generated|divider|divider|StageOut[123]~465, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[121]~406 , segments|Div0|auto_generated|divider|divider|StageOut[121]~406, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[120]~408 , segments|Div0|auto_generated|divider|divider|StageOut[120]~408, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[128]~466 , segments|Div0|auto_generated|divider|divider|StageOut[128]~466, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[127]~494 , segments|Div0|auto_generated|divider|divider|StageOut[127]~494, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[126]~413 , segments|Div0|auto_generated|divider|divider|StageOut[126]~413, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[125]~415 , segments|Div0|auto_generated|divider|divider|StageOut[125]~415, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[133]~467 , segments|Div0|auto_generated|divider|divider|StageOut[133]~467, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[132]~417 , segments|Div0|auto_generated|divider|divider|StageOut[132]~417, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[131]~419 , segments|Div0|auto_generated|divider|divider|StageOut[131]~419, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[130]~420 , segments|Div0|auto_generated|divider|divider|StageOut[130]~420, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[138]~468 , segments|Div0|auto_generated|divider|divider|StageOut[138]~468, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[137]~496 , segments|Div0|auto_generated|divider|divider|StageOut[137]~496, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[136]~424 , segments|Div0|auto_generated|divider|divider|StageOut[136]~424, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[135]~426 , segments|Div0|auto_generated|divider|divider|StageOut[135]~426, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[33]~346 , segments|Mod1|auto_generated|divider|divider|StageOut[33]~346, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[32]~348 , segments|Mod1|auto_generated|divider|divider|StageOut[32]~348, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[31]~351 , segments|Mod1|auto_generated|divider|divider|StageOut[31]~351, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[30]~352 , segments|Mod1|auto_generated|divider|divider|StageOut[30]~352, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[38]~354 , segments|Mod1|auto_generated|divider|divider|StageOut[38]~354, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[37]~501 , segments|Mod1|auto_generated|divider|divider|StageOut[37]~501, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[36]~502 , segments|Mod1|auto_generated|divider|divider|StageOut[36]~502, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[35]~357 , segments|Mod1|auto_generated|divider|divider|StageOut[35]~357, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[43]~477 , segments|Mod1|auto_generated|divider|divider|StageOut[43]~477, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[42]~526 , segments|Mod1|auto_generated|divider|divider|StageOut[42]~526, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[41]~361 , segments|Mod1|auto_generated|divider|divider|StageOut[41]~361, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[40]~363 , segments|Mod1|auto_generated|divider|divider|StageOut[40]~363, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[48]~478 , segments|Mod1|auto_generated|divider|divider|StageOut[48]~478, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[47]~527 , segments|Mod1|auto_generated|divider|divider|StageOut[47]~527, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[46]~504 , segments|Mod1|auto_generated|divider|divider|StageOut[46]~504, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[45]~368 , segments|Mod1|auto_generated|divider|divider|StageOut[45]~368, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[52]~370 , segments|Mod1|auto_generated|divider|divider|StageOut[52]~370, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[51]~505 , segments|Mod1|auto_generated|divider|divider|StageOut[51]~505, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[50]~373 , segments|Mod1|auto_generated|divider|divider|StageOut[50]~373, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[53]~479 , segments|Mod1|auto_generated|divider|divider|StageOut[53]~479, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[58]~374 , segments|Mod1|auto_generated|divider|divider|StageOut[58]~374, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[57]~375 , segments|Mod1|auto_generated|divider|divider|StageOut[57]~375, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[56]~376 , segments|Mod1|auto_generated|divider|divider|StageOut[56]~376, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[55]~377 , segments|Mod1|auto_generated|divider|divider|StageOut[55]~377, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[60]~383 , segments|Mod1|auto_generated|divider|divider|StageOut[60]~383, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[62]~530 , segments|Mod1|auto_generated|divider|divider|StageOut[62]~530, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[63]~481 , segments|Mod1|auto_generated|divider|divider|StageOut[63]~481, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[61]~381 , segments|Mod1|auto_generated|divider|divider|StageOut[61]~381, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[68]~482 , segments|Mod1|auto_generated|divider|divider|StageOut[68]~482, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[67]~385 , segments|Mod1|auto_generated|divider|divider|StageOut[67]~385, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[66]~508 , segments|Mod1|auto_generated|divider|divider|StageOut[66]~508, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[65]~387 , segments|Mod1|auto_generated|divider|divider|StageOut[65]~387, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[72]~532 , segments|Mod1|auto_generated|divider|divider|StageOut[72]~532, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[71]~391 , segments|Mod1|auto_generated|divider|divider|StageOut[71]~391, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[70]~393 , segments|Mod1|auto_generated|divider|divider|StageOut[70]~393, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[73]~389 , segments|Mod1|auto_generated|divider|divider|StageOut[73]~389, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[78]~394 , segments|Mod1|auto_generated|divider|divider|StageOut[78]~394, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[77]~533 , segments|Mod1|auto_generated|divider|divider|StageOut[77]~533, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[76]~510 , segments|Mod1|auto_generated|divider|divider|StageOut[76]~510, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[75]~398 , segments|Mod1|auto_generated|divider|divider|StageOut[75]~398, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[82]~534 , segments|Mod1|auto_generated|divider|divider|StageOut[82]~534, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[83]~485 , segments|Mod1|auto_generated|divider|divider|StageOut[83]~485, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[81]~511 , segments|Mod1|auto_generated|divider|divider|StageOut[81]~511, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[80]~403 , segments|Mod1|auto_generated|divider|divider|StageOut[80]~403, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[88]~486 , segments|Mod1|auto_generated|divider|divider|StageOut[88]~486, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[87]~405 , segments|Mod1|auto_generated|divider|divider|StageOut[87]~405, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[86]~512 , segments|Mod1|auto_generated|divider|divider|StageOut[86]~512, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[85]~407 , segments|Mod1|auto_generated|divider|divider|StageOut[85]~407, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[93]~487 , segments|Mod1|auto_generated|divider|divider|StageOut[93]~487, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[92]~410 , segments|Mod1|auto_generated|divider|divider|StageOut[92]~410, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[91]~513 , segments|Mod1|auto_generated|divider|divider|StageOut[91]~513, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[90]~413 , segments|Mod1|auto_generated|divider|divider|StageOut[90]~413, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[97]~537 , segments|Mod1|auto_generated|divider|divider|StageOut[97]~537, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[92]~536 , segments|Mod1|auto_generated|divider|divider|StageOut[92]~536, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[98]~488 , segments|Mod1|auto_generated|divider|divider|StageOut[98]~488, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[97]~415 , segments|Mod1|auto_generated|divider|divider|StageOut[97]~415, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[96]~514 , segments|Mod1|auto_generated|divider|divider|StageOut[96]~514, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[95]~418 , segments|Mod1|auto_generated|divider|divider|StageOut[95]~418, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[103]~489 , segments|Mod1|auto_generated|divider|divider|StageOut[103]~489, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[102]~420 , segments|Mod1|auto_generated|divider|divider|StageOut[102]~420, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[101]~515 , segments|Mod1|auto_generated|divider|divider|StageOut[101]~515, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[100]~422 , segments|Mod1|auto_generated|divider|divider|StageOut[100]~422, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[102]~538 , segments|Mod1|auto_generated|divider|divider|StageOut[102]~538, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[108]~490 , segments|Mod1|auto_generated|divider|divider|StageOut[108]~490, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[107]~539 , segments|Mod1|auto_generated|divider|divider|StageOut[107]~539, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[106]~516 , segments|Mod1|auto_generated|divider|divider|StageOut[106]~516, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[105]~428 , segments|Mod1|auto_generated|divider|divider|StageOut[105]~428, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[113]~491 , segments|Mod1|auto_generated|divider|divider|StageOut[113]~491, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[112]~540 , segments|Mod1|auto_generated|divider|divider|StageOut[112]~540, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[111]~517 , segments|Mod1|auto_generated|divider|divider|StageOut[111]~517, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[110]~433 , segments|Mod1|auto_generated|divider|divider|StageOut[110]~433, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[117]~541 , segments|Mod1|auto_generated|divider|divider|StageOut[117]~541, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[118]~434 , segments|Mod1|auto_generated|divider|divider|StageOut[118]~434, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[116]~436 , segments|Mod1|auto_generated|divider|divider|StageOut[116]~436, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[115]~437 , segments|Mod1|auto_generated|divider|divider|StageOut[115]~437, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[123]~493 , segments|Mod1|auto_generated|divider|divider|StageOut[123]~493, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[122]~440 , segments|Mod1|auto_generated|divider|divider|StageOut[122]~440, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[121]~441 , segments|Mod1|auto_generated|divider|divider|StageOut[121]~441, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[120]~443 , segments|Mod1|auto_generated|divider|divider|StageOut[120]~443, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[126]~520 , segments|Mod1|auto_generated|divider|divider|StageOut[126]~520, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[125]~448 , segments|Mod1|auto_generated|divider|divider|StageOut[125]~448, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[122]~542 , segments|Mod1|auto_generated|divider|divider|StageOut[122]~542, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[128]~494 , segments|Mod1|auto_generated|divider|divider|StageOut[128]~494, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[127]~445 , segments|Mod1|auto_generated|divider|divider|StageOut[127]~445, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_26_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_26_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[127]~543 , segments|Mod1|auto_generated|divider|divider|StageOut[127]~543, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[133]~495 , segments|Mod1|auto_generated|divider|divider|StageOut[133]~495, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[132]~544 , segments|Mod1|auto_generated|divider|divider|StageOut[132]~544, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[131]~451 , segments|Mod1|auto_generated|divider|divider|StageOut[131]~451, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[130]~453 , segments|Mod1|auto_generated|divider|divider|StageOut[130]~453, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_27_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_27_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[138]~496 , segments|Mod1|auto_generated|divider|divider|StageOut[138]~496, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[137]~545 , segments|Mod1|auto_generated|divider|divider|StageOut[137]~545, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[136]~522 , segments|Mod1|auto_generated|divider|divider|StageOut[136]~522, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[135]~457 , segments|Mod1|auto_generated|divider|divider|StageOut[135]~457, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2 , segments|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[140]~462 , segments|Mod1|auto_generated|divider|divider|StageOut[140]~462, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[143]~497 , segments|Mod1|auto_generated|divider|divider|StageOut[143]~497, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[142]~460 , segments|Mod1|auto_generated|divider|divider|StageOut[142]~460, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[141]~461 , segments|Mod1|auto_generated|divider|divider|StageOut[141]~461, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[148]~464 , segments|Mod1|auto_generated|divider|divider|StageOut[148]~464, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[147]~547 , segments|Mod1|auto_generated|divider|divider|StageOut[147]~547, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[146]~466 , segments|Mod1|auto_generated|divider|divider|StageOut[146]~466, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[143]~469 , segments|Div0|auto_generated|divider|divider|StageOut[143]~469, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[142]~429 , segments|Div0|auto_generated|divider|divider|StageOut[142]~429, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[141]~431 , segments|Div0|auto_generated|divider|divider|StageOut[141]~431, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[140]~432 , segments|Div0|auto_generated|divider|divider|StageOut[140]~432, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 , segments|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 , segments|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[145]~468 , segments|Mod1|auto_generated|divider|divider|StageOut[145]~468, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[152]~548 , segments|Mod1|auto_generated|divider|divider|StageOut[152]~548, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[151]~525 , segments|Mod1|auto_generated|divider|divider|StageOut[151]~525, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[148]~434 , segments|Div0|auto_generated|divider|divider|StageOut[148]~434, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[147]~498 , segments|Div0|auto_generated|divider|divider|StageOut[147]~498, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[146]~436 , segments|Div0|auto_generated|divider|divider|StageOut[146]~436, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[145]~439 , segments|Div0|auto_generated|divider|divider|StageOut[145]~439, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 , segments|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[150]~470 , segments|Mod1|auto_generated|divider|divider|StageOut[150]~470, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0 , segments|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4 , segments|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[153]~471 , segments|Mod1|auto_generated|divider|divider|StageOut[153]~471, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7 , segments|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8 , segments|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[158]~476 , segments|Mod1|auto_generated|divider|divider|StageOut[158]~476, DE2_VGA, 1
instance = comp, \segments|Seg1[3] , segments|Seg1[3], DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[153]~471 , segments|Div0|auto_generated|divider|divider|StageOut[153]~471, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[152]~499 , segments|Div0|auto_generated|divider|divider|StageOut[152]~499, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[151]~443 , segments|Div0|auto_generated|divider|divider|StageOut[151]~443, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|StageOut[150]~445 , segments|Div0|auto_generated|divider|divider|StageOut[150]~445, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 , segments|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 , segments|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 , segments|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 , segments|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8 , segments|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Seg1[0]~0 , segments|Seg1[0]~0, DE2_VGA, 1
instance = comp, \segments|Seg1[0] , segments|Seg1[0], DE2_VGA, 1
instance = comp, \segments|Mod1|auto_generated|divider|divider|StageOut[156]~474 , segments|Mod1|auto_generated|divider|divider|StageOut[156]~474, DE2_VGA, 1
instance = comp, \segments|Seg1[1] , segments|Seg1[1], DE2_VGA, 1
instance = comp, \segments|s1|WideOr6~0 , segments|s1|WideOr6~0, DE2_VGA, 1
instance = comp, \segments|s1|Seg[0] , segments|s1|Seg[0], DE2_VGA, 1
instance = comp, \segments|s1|oSeg[0]~0 , segments|s1|oSeg[0]~0, DE2_VGA, 1
instance = comp, \segments|s1|WideOr5~0 , segments|s1|WideOr5~0, DE2_VGA, 1
instance = comp, \segments|s1|Seg[1] , segments|s1|Seg[1], DE2_VGA, 1
instance = comp, \segments|s1|oSeg[1]~1 , segments|s1|oSeg[1]~1, DE2_VGA, 1
instance = comp, \segments|s1|WideOr4~0 , segments|s1|WideOr4~0, DE2_VGA, 1
instance = comp, \segments|s1|Seg[2] , segments|s1|Seg[2], DE2_VGA, 1
instance = comp, \segments|s1|oSeg[2]~2 , segments|s1|oSeg[2]~2, DE2_VGA, 1
instance = comp, \segments|s1|WideOr3~0 , segments|s1|WideOr3~0, DE2_VGA, 1
instance = comp, \segments|s1|Seg[3] , segments|s1|Seg[3], DE2_VGA, 1
instance = comp, \segments|s1|oSeg[3]~3 , segments|s1|oSeg[3]~3, DE2_VGA, 1
instance = comp, \segments|s1|WideOr2~0 , segments|s1|WideOr2~0, DE2_VGA, 1
instance = comp, \segments|s1|Seg[4] , segments|s1|Seg[4], DE2_VGA, 1
instance = comp, \segments|s1|oSeg[4]~4 , segments|s1|oSeg[4]~4, DE2_VGA, 1
instance = comp, \segments|s1|WideOr1~0 , segments|s1|WideOr1~0, DE2_VGA, 1
instance = comp, \segments|s1|Seg[5] , segments|s1|Seg[5], DE2_VGA, 1
instance = comp, \segments|s1|oSeg[5]~5 , segments|s1|oSeg[5]~5, DE2_VGA, 1
instance = comp, \segments|s1|WideOr0~0 , segments|s1|WideOr0~0, DE2_VGA, 1
instance = comp, \segments|s1|Seg[6] , segments|s1|Seg[6], DE2_VGA, 1
instance = comp, \segments|s1|oSeg[6]~6 , segments|s1|oSeg[6]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , segments|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[54]~406 , segments|Div1|auto_generated|divider|divider|StageOut[54]~406, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[53]~408 , segments|Div1|auto_generated|divider|divider|StageOut[53]~408, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[52]~410 , segments|Div1|auto_generated|divider|divider|StageOut[52]~410, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[51]~413 , segments|Div1|auto_generated|divider|divider|StageOut[51]~413, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[50]~414 , segments|Div1|auto_generated|divider|divider|StageOut[50]~414, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[49]~416 , segments|Div1|auto_generated|divider|divider|StageOut[49]~416, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[62]~726 , segments|Div1|auto_generated|divider|divider|StageOut[62]~726, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[61]~727 , segments|Div1|auto_generated|divider|divider|StageOut[61]~727, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[60]~420 , segments|Div1|auto_generated|divider|divider|StageOut[60]~420, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[59]~729 , segments|Div1|auto_generated|divider|divider|StageOut[59]~729, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[58]~423 , segments|Div1|auto_generated|divider|divider|StageOut[58]~423, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[57]~424 , segments|Div1|auto_generated|divider|divider|StageOut[57]~424, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[48]~426 , segments|Div1|auto_generated|divider|divider|StageOut[48]~426, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[48]~425 , segments|Div1|auto_generated|divider|divider|StageOut[48]~425, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[66]~731 , segments|Div1|auto_generated|divider|divider|StageOut[66]~731, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[70]~635 , segments|Div1|auto_generated|divider|divider|StageOut[70]~635, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[60]~728 , segments|Div1|auto_generated|divider|divider|StageOut[60]~728, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[69]~636 , segments|Div1|auto_generated|divider|divider|StageOut[69]~636, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[68]~430 , segments|Div1|auto_generated|divider|divider|StageOut[68]~430, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[67]~431 , segments|Div1|auto_generated|divider|divider|StageOut[67]~431, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[56]~434 , segments|Div1|auto_generated|divider|divider|StageOut[56]~434, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[56]~435 , segments|Div1|auto_generated|divider|divider|StageOut[56]~435, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[65]~436 , segments|Div1|auto_generated|divider|divider|StageOut[65]~436, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[75]~641 , segments|Div1|auto_generated|divider|divider|StageOut[75]~641, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[74]~441 , segments|Div1|auto_generated|divider|divider|StageOut[74]~441, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[64]~444 , segments|Div1|auto_generated|divider|divider|StageOut[64]~444, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[64]~443 , segments|Div1|auto_generated|divider|divider|StageOut[64]~443, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[73]~445 , segments|Div1|auto_generated|divider|divider|StageOut[73]~445, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[78]~437 , segments|Div1|auto_generated|divider|divider|StageOut[78]~437, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[77]~639 , segments|Div1|auto_generated|divider|divider|StageOut[77]~639, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[67]~730 , segments|Div1|auto_generated|divider|divider|StageOut[67]~730, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[76]~640 , segments|Div1|auto_generated|divider|divider|StageOut[76]~640, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[84]~644 , segments|Div1|auto_generated|divider|divider|StageOut[84]~644, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[86]~446 , segments|Div1|auto_generated|divider|divider|StageOut[86]~446, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[85]~643 , segments|Div1|auto_generated|divider|divider|StageOut[85]~643, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[83]~449 , segments|Div1|auto_generated|divider|divider|StageOut[83]~449, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[82]~733 , segments|Div1|auto_generated|divider|divider|StageOut[82]~733, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[72]~452 , segments|Div1|auto_generated|divider|divider|StageOut[72]~452, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[72]~453 , segments|Div1|auto_generated|divider|divider|StageOut[72]~453, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[81]~454 , segments|Div1|auto_generated|divider|divider|StageOut[81]~454, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[93]~647 , segments|Div1|auto_generated|divider|divider|StageOut[93]~647, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[92]~457 , segments|Div1|auto_generated|divider|divider|StageOut[92]~457, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[91]~458 , segments|Div1|auto_generated|divider|divider|StageOut[91]~458, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[90]~459 , segments|Div1|auto_generated|divider|divider|StageOut[90]~459, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[80]~461 , segments|Div1|auto_generated|divider|divider|StageOut[80]~461, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[80]~462 , segments|Div1|auto_generated|divider|divider|StageOut[80]~462, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[89]~463 , segments|Div1|auto_generated|divider|divider|StageOut[89]~463, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[94]~646 , segments|Div1|auto_generated|divider|divider|StageOut[94]~646, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[102]~464 , segments|Div1|auto_generated|divider|divider|StageOut[102]~464, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[101]~465 , segments|Div1|auto_generated|divider|divider|StageOut[101]~465, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[100]~466 , segments|Div1|auto_generated|divider|divider|StageOut[100]~466, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[90]~734 , segments|Div1|auto_generated|divider|divider|StageOut[90]~734, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[99]~653 , segments|Div1|auto_generated|divider|divider|StageOut[99]~653, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[98]~735 , segments|Div1|auto_generated|divider|divider|StageOut[98]~735, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[88]~471 , segments|Div1|auto_generated|divider|divider|StageOut[88]~471, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[88]~470 , segments|Div1|auto_generated|divider|divider|StageOut[88]~470, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[97]~472 , segments|Div1|auto_generated|divider|divider|StageOut[97]~472, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[110]~654 , segments|Div1|auto_generated|divider|divider|StageOut[110]~654, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[91]~649 , segments|Div1|auto_generated|divider|divider|StageOut[91]~649, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[100]~652 , segments|Div1|auto_generated|divider|divider|StageOut[100]~652, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[109]~655 , segments|Div1|auto_generated|divider|divider|StageOut[109]~655, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[108]~475 , segments|Div1|auto_generated|divider|divider|StageOut[108]~475, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[107]~476 , segments|Div1|auto_generated|divider|divider|StageOut[107]~476, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[106]~477 , segments|Div1|auto_generated|divider|divider|StageOut[106]~477, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[96]~479 , segments|Div1|auto_generated|divider|divider|StageOut[96]~479, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[96]~480 , segments|Div1|auto_generated|divider|divider|StageOut[96]~480, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[105]~481 , segments|Div1|auto_generated|divider|divider|StageOut[105]~481, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[118]~658 , segments|Div1|auto_generated|divider|divider|StageOut[118]~658, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[117]~659 , segments|Div1|auto_generated|divider|divider|StageOut[117]~659, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[116]~484 , segments|Div1|auto_generated|divider|divider|StageOut[116]~484, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[115]~485 , segments|Div1|auto_generated|divider|divider|StageOut[115]~485, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[114]~737 , segments|Div1|auto_generated|divider|divider|StageOut[114]~737, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[104]~489 , segments|Div1|auto_generated|divider|divider|StageOut[104]~489, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[104]~488 , segments|Div1|auto_generated|divider|divider|StageOut[104]~488, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[113]~490 , segments|Div1|auto_generated|divider|divider|StageOut[113]~490, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[126]~491 , segments|Div1|auto_generated|divider|divider|StageOut[126]~491, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[125]~663 , segments|Div1|auto_generated|divider|divider|StageOut[125]~663, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[124]~493 , segments|Div1|auto_generated|divider|divider|StageOut[124]~493, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[123]~665 , segments|Div1|auto_generated|divider|divider|StageOut[123]~665, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[122]~495 , segments|Div1|auto_generated|divider|divider|StageOut[122]~495, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[112]~497 , segments|Div1|auto_generated|divider|divider|StageOut[112]~497, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[112]~498 , segments|Div1|auto_generated|divider|divider|StageOut[112]~498, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[121]~499 , segments|Div1|auto_generated|divider|divider|StageOut[121]~499, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[134]~666 , segments|Div1|auto_generated|divider|divider|StageOut[134]~666, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[133]~667 , segments|Div1|auto_generated|divider|divider|StageOut[133]~667, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[132]~668 , segments|Div1|auto_generated|divider|divider|StageOut[132]~668, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[122]~738 , segments|Div1|auto_generated|divider|divider|StageOut[122]~738, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[131]~669 , segments|Div1|auto_generated|divider|divider|StageOut[131]~669, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[130]~504 , segments|Div1|auto_generated|divider|divider|StageOut[130]~504, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[129]~505 , segments|Div1|auto_generated|divider|divider|StageOut[129]~505, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[142]~670 , segments|Div1|auto_generated|divider|divider|StageOut[142]~670, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[141]~671 , segments|Div1|auto_generated|divider|divider|StageOut[141]~671, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[140]~672 , segments|Div1|auto_generated|divider|divider|StageOut[140]~672, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[130]~739 , segments|Div1|auto_generated|divider|divider|StageOut[130]~739, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[139]~673 , segments|Div1|auto_generated|divider|divider|StageOut[139]~673, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[138]~513 , segments|Div1|auto_generated|divider|divider|StageOut[138]~513, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[128]~515 , segments|Div1|auto_generated|divider|divider|StageOut[128]~515, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[128]~516 , segments|Div1|auto_generated|divider|divider|StageOut[128]~516, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[137]~517 , segments|Div1|auto_generated|divider|divider|StageOut[137]~517, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[150]~674 , segments|Div1|auto_generated|divider|divider|StageOut[150]~674, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[149]~675 , segments|Div1|auto_generated|divider|divider|StageOut[149]~675, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[148]~520 , segments|Div1|auto_generated|divider|divider|StageOut[148]~520, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[120]~506 , segments|Div1|auto_generated|divider|divider|StageOut[120]~506, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[120]~507 , segments|Div1|auto_generated|divider|divider|StageOut[120]~507, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[138]~740 , segments|Div1|auto_generated|divider|divider|StageOut[138]~740, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[147]~677 , segments|Div1|auto_generated|divider|divider|StageOut[147]~677, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[146]~741 , segments|Div1|auto_generated|divider|divider|StageOut[146]~741, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[136]~525 , segments|Div1|auto_generated|divider|divider|StageOut[136]~525, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[136]~524 , segments|Div1|auto_generated|divider|divider|StageOut[136]~524, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[145]~526 , segments|Div1|auto_generated|divider|divider|StageOut[145]~526, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_19_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[158]~678 , segments|Div1|auto_generated|divider|divider|StageOut[158]~678, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[148]~676 , segments|Div1|auto_generated|divider|divider|StageOut[148]~676, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[157]~679 , segments|Div1|auto_generated|divider|divider|StageOut[157]~679, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[156]~680 , segments|Div1|auto_generated|divider|divider|StageOut[156]~680, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[155]~681 , segments|Div1|auto_generated|divider|divider|StageOut[155]~681, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[154]~531 , segments|Div1|auto_generated|divider|divider|StageOut[154]~531, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[153]~532 , segments|Div1|auto_generated|divider|divider|StageOut[153]~532, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[166]~682 , segments|Div1|auto_generated|divider|divider|StageOut[166]~682, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[165]~537 , segments|Div1|auto_generated|divider|divider|StageOut[165]~537, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[164]~684 , segments|Div1|auto_generated|divider|divider|StageOut[164]~684, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[163]~539 , segments|Div1|auto_generated|divider|divider|StageOut[163]~539, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[162]~540 , segments|Div1|auto_generated|divider|divider|StageOut[162]~540, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[152]~542 , segments|Div1|auto_generated|divider|divider|StageOut[152]~542, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[152]~543 , segments|Div1|auto_generated|divider|divider|StageOut[152]~543, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[161]~544 , segments|Div1|auto_generated|divider|divider|StageOut[161]~544, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_21_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_21_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[48]~264 , segments|Mod2|auto_generated|divider|divider|StageOut[48]~264, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[47]~266 , segments|Mod2|auto_generated|divider|divider|StageOut[47]~266, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[46]~268 , segments|Mod2|auto_generated|divider|divider|StageOut[46]~268, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[45]~270 , segments|Mod2|auto_generated|divider|divider|StageOut[45]~270, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[52]~422 , segments|Mod2|auto_generated|divider|divider|StageOut[52]~422, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[53]~272 , segments|Mod2|auto_generated|divider|divider|StageOut[53]~272, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[51]~423 , segments|Mod2|auto_generated|divider|divider|StageOut[51]~423, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[50]~275 , segments|Mod2|auto_generated|divider|divider|StageOut[50]~275, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[58]~381 , segments|Mod2|auto_generated|divider|divider|StageOut[58]~381, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[57]~278 , segments|Mod2|auto_generated|divider|divider|StageOut[57]~278, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[56]~279 , segments|Mod2|auto_generated|divider|divider|StageOut[56]~279, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[55]~280 , segments|Mod2|auto_generated|divider|divider|StageOut[55]~280, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[57]~382 , segments|Mod2|auto_generated|divider|divider|StageOut[57]~382, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[63]~383 , segments|Mod2|auto_generated|divider|divider|StageOut[63]~383, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[56]~424 , segments|Mod2|auto_generated|divider|divider|StageOut[56]~424, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[62]~384 , segments|Mod2|auto_generated|divider|divider|StageOut[62]~384, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[61]~425 , segments|Mod2|auto_generated|divider|divider|StageOut[61]~425, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[60]~285 , segments|Mod2|auto_generated|divider|divider|StageOut[60]~285, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[68]~287 , segments|Mod2|auto_generated|divider|divider|StageOut[68]~287, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[67]~288 , segments|Mod2|auto_generated|divider|divider|StageOut[67]~288, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[66]~289 , segments|Mod2|auto_generated|divider|divider|StageOut[66]~289, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[65]~290 , segments|Mod2|auto_generated|divider|divider|StageOut[65]~290, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[72]~388 , segments|Mod2|auto_generated|divider|divider|StageOut[72]~388, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[67]~386 , segments|Mod2|auto_generated|divider|divider|StageOut[67]~386, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[73]~387 , segments|Mod2|auto_generated|divider|divider|StageOut[73]~387, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[71]~427 , segments|Mod2|auto_generated|divider|divider|StageOut[71]~427, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[70]~296 , segments|Mod2|auto_generated|divider|divider|StageOut[70]~296, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[78]~389 , segments|Mod2|auto_generated|divider|divider|StageOut[78]~389, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[77]~390 , segments|Mod2|auto_generated|divider|divider|StageOut[77]~390, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[76]~299 , segments|Mod2|auto_generated|divider|divider|StageOut[76]~299, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[75]~301 , segments|Mod2|auto_generated|divider|divider|StageOut[75]~301, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[82]~303 , segments|Mod2|auto_generated|divider|divider|StageOut[82]~303, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[81]~304 , segments|Mod2|auto_generated|divider|divider|StageOut[81]~304, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[80]~306 , segments|Mod2|auto_generated|divider|divider|StageOut[80]~306, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[83]~302 , segments|Mod2|auto_generated|divider|divider|StageOut[83]~302, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[88]~307 , segments|Mod2|auto_generated|divider|divider|StageOut[88]~307, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[87]~308 , segments|Mod2|auto_generated|divider|divider|StageOut[87]~308, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[86]~430 , segments|Mod2|auto_generated|divider|divider|StageOut[86]~430, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[85]~311 , segments|Mod2|auto_generated|divider|divider|StageOut[85]~311, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[93]~312 , segments|Mod2|auto_generated|divider|divider|StageOut[93]~312, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[92]~313 , segments|Mod2|auto_generated|divider|divider|StageOut[92]~313, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[91]~314 , segments|Mod2|auto_generated|divider|divider|StageOut[91]~314, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[90]~315 , segments|Mod2|auto_generated|divider|divider|StageOut[90]~315, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_19_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_19_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[96]~432 , segments|Mod2|auto_generated|divider|divider|StageOut[96]~432, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[95]~320 , segments|Mod2|auto_generated|divider|divider|StageOut[95]~320, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_20_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_20_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[98]~317 , segments|Mod2|auto_generated|divider|divider|StageOut[98]~317, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[97]~318 , segments|Mod2|auto_generated|divider|divider|StageOut[97]~318, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_20_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_20_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_20_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_20_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[102]~400 , segments|Mod2|auto_generated|divider|divider|StageOut[102]~400, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[91]~431 , segments|Mod2|auto_generated|divider|divider|StageOut[91]~431, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[97]~398 , segments|Mod2|auto_generated|divider|divider|StageOut[97]~398, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[103]~399 , segments|Mod2|auto_generated|divider|divider|StageOut[103]~399, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_19_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_19_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[101]~433 , segments|Mod2|auto_generated|divider|divider|StageOut[101]~433, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[100]~325 , segments|Mod2|auto_generated|divider|divider|StageOut[100]~325, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_21_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_21_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_21_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_21_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[108]~401 , segments|Mod2|auto_generated|divider|divider|StageOut[108]~401, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[107]~402 , segments|Mod2|auto_generated|divider|divider|StageOut[107]~402, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_20_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_20_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[106]~434 , segments|Mod2|auto_generated|divider|divider|StageOut[106]~434, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[105]~331 , segments|Mod2|auto_generated|divider|divider|StageOut[105]~331, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_22_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_22_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_22_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_22_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_22_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_22_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_22_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_22_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_22_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_22_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[111]~435 , segments|Mod2|auto_generated|divider|divider|StageOut[111]~435, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[165]~683 , segments|Div1|auto_generated|divider|divider|StageOut[165]~683, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[174]~686 , segments|Div1|auto_generated|divider|divider|StageOut[174]~686, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[173]~546 , segments|Div1|auto_generated|divider|divider|StageOut[173]~546, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[172]~547 , segments|Div1|auto_generated|divider|divider|StageOut[172]~547, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[171]~689 , segments|Div1|auto_generated|divider|divider|StageOut[171]~689, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[170]~549 , segments|Div1|auto_generated|divider|divider|StageOut[170]~549, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[169]~550 , segments|Div1|auto_generated|divider|divider|StageOut[169]~550, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[110]~335 , segments|Mod2|auto_generated|divider|divider|StageOut[110]~335, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_23_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_23_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_23_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_23_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[117]~406 , segments|Mod2|auto_generated|divider|divider|StageOut[117]~406, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[113]~332 , segments|Mod2|auto_generated|divider|divider|StageOut[113]~332, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[112]~333 , segments|Mod2|auto_generated|divider|divider|StageOut[112]~333, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_23_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_23_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_23_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_23_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_23_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_23_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[118]~337 , segments|Mod2|auto_generated|divider|divider|StageOut[118]~337, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[117]~338 , segments|Mod2|auto_generated|divider|divider|StageOut[117]~338, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[116]~339 , segments|Mod2|auto_generated|divider|divider|StageOut[116]~339, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[182]~690 , segments|Div1|auto_generated|divider|divider|StageOut[182]~690, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[163]~685 , segments|Div1|auto_generated|divider|divider|StageOut[163]~685, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[172]~688 , segments|Div1|auto_generated|divider|divider|StageOut[172]~688, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[181]~691 , segments|Div1|auto_generated|divider|divider|StageOut[181]~691, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[180]~692 , segments|Div1|auto_generated|divider|divider|StageOut[180]~692, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[179]~557 , segments|Div1|auto_generated|divider|divider|StageOut[179]~557, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[160]~551 , segments|Div1|auto_generated|divider|divider|StageOut[160]~551, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[160]~552 , segments|Div1|auto_generated|divider|divider|StageOut[160]~552, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[178]~745 , segments|Div1|auto_generated|divider|divider|StageOut[178]~745, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[177]~559 , segments|Div1|auto_generated|divider|divider|StageOut[177]~559, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[115]~340 , segments|Mod2|auto_generated|divider|divider|StageOut[115]~340, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_24_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_24_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_24_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_24_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_24_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_24_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[123]~407 , segments|Mod2|auto_generated|divider|divider|StageOut[123]~407, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_22_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_22_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[116]~436 , segments|Mod2|auto_generated|divider|divider|StageOut[116]~436, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[122]~408 , segments|Mod2|auto_generated|divider|divider|StageOut[122]~408, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[121]~344 , segments|Mod2|auto_generated|divider|divider|StageOut[121]~344, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[190]~563 , segments|Div1|auto_generated|divider|divider|StageOut[190]~563, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[189]~564 , segments|Div1|auto_generated|divider|divider|StageOut[189]~564, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[188]~565 , segments|Div1|auto_generated|divider|divider|StageOut[188]~565, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[187]~566 , segments|Div1|auto_generated|divider|divider|StageOut[187]~566, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[186]~567 , segments|Div1|auto_generated|divider|divider|StageOut[186]~567, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[176]~570 , segments|Div1|auto_generated|divider|divider|StageOut[176]~570, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[176]~569 , segments|Div1|auto_generated|divider|divider|StageOut[176]~569, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[185]~571 , segments|Div1|auto_generated|divider|divider|StageOut[185]~571, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_24_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_24_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[120]~346 , segments|Mod2|auto_generated|divider|divider|StageOut[120]~346, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_25_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_25_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_25_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_25_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_25_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_25_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_25_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_25_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[127]~410 , segments|Mod2|auto_generated|divider|divider|StageOut[127]~410, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[128]~347 , segments|Mod2|auto_generated|divider|divider|StageOut[128]~347, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[127]~348 , segments|Mod2|auto_generated|divider|divider|StageOut[127]~348, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[126]~438 , segments|Mod2|auto_generated|divider|divider|StageOut[126]~438, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[189]~695 , segments|Div1|auto_generated|divider|divider|StageOut[189]~695, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[198]~698 , segments|Div1|auto_generated|divider|divider|StageOut[198]~698, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[179]~693 , segments|Div1|auto_generated|divider|divider|StageOut[179]~693, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[188]~696 , segments|Div1|auto_generated|divider|divider|StageOut[188]~696, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[197]~699 , segments|Div1|auto_generated|divider|divider|StageOut[197]~699, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[196]~574 , segments|Div1|auto_generated|divider|divider|StageOut[196]~574, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[168]~560 , segments|Div1|auto_generated|divider|divider|StageOut[168]~560, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[168]~561 , segments|Div1|auto_generated|divider|divider|StageOut[168]~561, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[186]~746 , segments|Div1|auto_generated|divider|divider|StageOut[186]~746, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[195]~701 , segments|Div1|auto_generated|divider|divider|StageOut[195]~701, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[194]~747 , segments|Div1|auto_generated|divider|divider|StageOut[194]~747, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[184]~578 , segments|Div1|auto_generated|divider|divider|StageOut[184]~578, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[184]~579 , segments|Div1|auto_generated|divider|divider|StageOut[184]~579, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[193]~580 , segments|Div1|auto_generated|divider|divider|StageOut[193]~580, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[6]~8 , segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[6]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_25_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_25_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[125]~351 , segments|Mod2|auto_generated|divider|divider|StageOut[125]~351, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_26_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_26_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_26_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_26_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_26_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_26_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[133]~411 , segments|Mod2|auto_generated|divider|divider|StageOut[133]~411, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[132]~412 , segments|Mod2|auto_generated|divider|divider|StageOut[132]~412, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[131]~439 , segments|Mod2|auto_generated|divider|divider|StageOut[131]~439, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[206]~581 , segments|Div1|auto_generated|divider|divider|StageOut[206]~581, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[205]~582 , segments|Div1|auto_generated|divider|divider|StageOut[205]~582, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[204]~704 , segments|Div1|auto_generated|divider|divider|StageOut[204]~704, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[203]~705 , segments|Div1|auto_generated|divider|divider|StageOut[203]~705, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[202]~585 , segments|Div1|auto_generated|divider|divider|StageOut[202]~585, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[192]~588 , segments|Div1|auto_generated|divider|divider|StageOut[192]~588, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[192]~587 , segments|Div1|auto_generated|divider|divider|StageOut[192]~587, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[201]~589 , segments|Div1|auto_generated|divider|divider|StageOut[201]~589, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_26_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_26_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_26_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[130]~356 , segments|Mod2|auto_generated|divider|divider|StageOut[130]~356, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_27_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_27_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_27_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_27_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_27_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_27_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_27_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_27_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[137]~358 , segments|Mod2|auto_generated|divider|divider|StageOut[137]~358, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[136]~359 , segments|Mod2|auto_generated|divider|divider|StageOut[136]~359, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[214]~706 , segments|Div1|auto_generated|divider|divider|StageOut[214]~706, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[213]~591 , segments|Div1|auto_generated|divider|divider|StageOut[213]~591, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[212]~708 , segments|Div1|auto_generated|divider|divider|StageOut[212]~708, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[202]~748 , segments|Div1|auto_generated|divider|divider|StageOut[202]~748, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[211]~709 , segments|Div1|auto_generated|divider|divider|StageOut[211]~709, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[210]~594 , segments|Div1|auto_generated|divider|divider|StageOut[210]~594, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[209]~598 , segments|Div1|auto_generated|divider|divider|StageOut[209]~598, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[135]~360 , segments|Mod2|auto_generated|divider|divider|StageOut[135]~360, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_28_result_int[3]~4 , segments|Mod2|auto_generated|divider|divider|add_sub_28_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[138]~413 , segments|Mod2|auto_generated|divider|divider|StageOut[138]~413, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_28_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_28_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_28_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_28_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[143]~362 , segments|Mod2|auto_generated|divider|divider|StageOut[143]~362, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[136]~440 , segments|Mod2|auto_generated|divider|divider|StageOut[136]~440, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[142]~416 , segments|Mod2|auto_generated|divider|divider|StageOut[142]~416, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_27_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_27_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[141]~441 , segments|Mod2|auto_generated|divider|divider|StageOut[141]~441, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[222]~599 , segments|Div1|auto_generated|divider|divider|StageOut[222]~599, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[221]~711 , segments|Div1|auto_generated|divider|divider|StageOut[221]~711, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[220]~601 , segments|Div1|auto_generated|divider|divider|StageOut[220]~601, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[219]~602 , segments|Div1|auto_generated|divider|divider|StageOut[219]~602, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[218]~750 , segments|Div1|auto_generated|divider|divider|StageOut[218]~750, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[208]~606 , segments|Div1|auto_generated|divider|divider|StageOut[208]~606, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[208]~605 , segments|Div1|auto_generated|divider|divider|StageOut[208]~605, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~14 , segments|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~14, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[217]~607 , segments|Div1|auto_generated|divider|divider|StageOut[217]~607, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_28_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_28_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_28_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[140]~366 , segments|Mod2|auto_generated|divider|divider|StageOut[140]~366, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_29_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_29_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_29_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_29_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_29_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_29_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[230]~714 , segments|Div1|auto_generated|divider|divider|StageOut[230]~714, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[220]~712 , segments|Div1|auto_generated|divider|divider|StageOut[220]~712, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[229]~715 , segments|Div1|auto_generated|divider|divider|StageOut[229]~715, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[228]~610 , segments|Div1|auto_generated|divider|divider|StageOut[228]~610, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[227]~717 , segments|Div1|auto_generated|divider|divider|StageOut[227]~717, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[226]~612 , segments|Div1|auto_generated|divider|divider|StageOut[226]~612, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[225]~613 , segments|Div1|auto_generated|divider|divider|StageOut[225]~613, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_29_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_29_result_int[0]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_29_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[148]~417 , segments|Mod2|auto_generated|divider|divider|StageOut[148]~417, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[147]~368 , segments|Mod2|auto_generated|divider|divider|StageOut[147]~368, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[146]~442 , segments|Mod2|auto_generated|divider|divider|StageOut[146]~442, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[145]~371 , segments|Mod2|auto_generated|divider|divider|StageOut[145]~371, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_30_result_int[1]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_30_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_30_result_int[2]~2 , segments|Mod2|auto_generated|divider|divider|add_sub_30_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_30_result_int[4]~7 , segments|Mod2|auto_generated|divider|divider|add_sub_30_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_30_result_int[5]~8 , segments|Mod2|auto_generated|divider|divider|add_sub_30_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[151]~443 , segments|Mod2|auto_generated|divider|divider|StageOut[151]~443, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[151]~374 , segments|Mod2|auto_generated|divider|divider|StageOut[151]~374, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[147]~418 , segments|Mod2|auto_generated|divider|divider|StageOut[147]~418, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[153]~419 , segments|Mod2|auto_generated|divider|divider|StageOut[153]~419, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[152]~373 , segments|Mod2|auto_generated|divider|divider|StageOut[152]~373, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[238]~718 , segments|Div1|auto_generated|divider|divider|StageOut[238]~718, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[237]~618 , segments|Div1|auto_generated|divider|divider|StageOut[237]~618, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[236]~619 , segments|Div1|auto_generated|divider|divider|StageOut[236]~619, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[226]~751 , segments|Div1|auto_generated|divider|divider|StageOut[226]~751, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[235]~721 , segments|Div1|auto_generated|divider|divider|StageOut[235]~721, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[234]~752 , segments|Div1|auto_generated|divider|divider|StageOut[234]~752, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[233]~622 , segments|Div1|auto_generated|divider|divider|StageOut[233]~622, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~0 , segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~0, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~2 , segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~2, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~4 , segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~4, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~6 , segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~6, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_30_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[150]~375 , segments|Mod2|auto_generated|divider|divider|StageOut[150]~375, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~6 , segments|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~6, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_31_result_int[4]~9 , segments|Mod2|auto_generated|divider|divider|add_sub_31_result_int[4]~9, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~10 , segments|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~10, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[157]~379 , segments|Mod2|auto_generated|divider|divider|StageOut[157]~379, DE2_VGA, 1
instance = comp, \segments|Seg2[2] , segments|Seg2[2], DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[158]~380 , segments|Mod2|auto_generated|divider|divider|StageOut[158]~380, DE2_VGA, 1
instance = comp, \segments|Seg2[3] , segments|Seg2[3], DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[228]~716 , segments|Div1|auto_generated|divider|divider|StageOut[228]~716, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[237]~719 , segments|Div1|auto_generated|divider|divider|StageOut[237]~719, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[246]~722 , segments|Div1|auto_generated|divider|divider|StageOut[246]~722, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[245]~627 , segments|Div1|auto_generated|divider|divider|StageOut[245]~627, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[244]~628 , segments|Div1|auto_generated|divider|divider|StageOut[244]~628, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[243]~629 , segments|Div1|auto_generated|divider|divider|StageOut[243]~629, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[242]~630 , segments|Div1|auto_generated|divider|divider|StageOut[242]~630, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|StageOut[241]~631 , segments|Div1|auto_generated|divider|divider|StageOut[241]~631, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~1 , segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~1, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~3 , segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~3, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~5 , segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~5, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~7 , segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~7, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[6]~9 , segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[6]~9, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[7]~11 , segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[7]~11, DE2_VGA, 1
instance = comp, \segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[8]~12 , segments|Div1|auto_generated|divider|divider|add_sub_31_result_int[8]~12, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|add_sub_31_result_int[0]~0 , segments|Mod2|auto_generated|divider|divider|add_sub_31_result_int[0]~0, DE2_VGA, 1
instance = comp, \segments|Mod2|auto_generated|divider|divider|StageOut[155]~377 , segments|Mod2|auto_generated|divider|divider|StageOut[155]~377, DE2_VGA, 1
instance = comp, \segments|Seg2[0] , segments|Seg2[0], DE2_VGA, 1
instance = comp, \segments|s2|WideOr6~0 , segments|s2|WideOr6~0, DE2_VGA, 1
instance = comp, \segments|s2|Seg[0] , segments|s2|Seg[0], DE2_VGA, 1
instance = comp, \segments|s2|oSeg[0]~0 , segments|s2|oSeg[0]~0, DE2_VGA, 1
instance = comp, \segments|s2|WideOr5~0 , segments|s2|WideOr5~0, DE2_VGA, 1
instance = comp, \segments|s2|Seg[1] , segments|s2|Seg[1], DE2_VGA, 1
instance = comp, \segments|s2|oSeg[1]~1 , segments|s2|oSeg[1]~1, DE2_VGA, 1
instance = comp, \segments|s2|WideOr4~0 , segments|s2|WideOr4~0, DE2_VGA, 1
instance = comp, \segments|s2|Seg[2] , segments|s2|Seg[2], DE2_VGA, 1
instance = comp, \segments|s2|oSeg[2]~2 , segments|s2|oSeg[2]~2, DE2_VGA, 1
instance = comp, \segments|s2|WideOr3~0 , segments|s2|WideOr3~0, DE2_VGA, 1
instance = comp, \segments|s2|Seg[3] , segments|s2|Seg[3], DE2_VGA, 1
instance = comp, \segments|s2|oSeg[3]~3 , segments|s2|oSeg[3]~3, DE2_VGA, 1
instance = comp, \segments|s2|WideOr2~0 , segments|s2|WideOr2~0, DE2_VGA, 1
instance = comp, \segments|s2|Seg[4] , segments|s2|Seg[4], DE2_VGA, 1
instance = comp, \segments|s2|oSeg[4]~4 , segments|s2|oSeg[4]~4, DE2_VGA, 1
instance = comp, \segments|s2|WideOr1~0 , segments|s2|WideOr1~0, DE2_VGA, 1
instance = comp, \segments|s2|Seg[5] , segments|s2|Seg[5], DE2_VGA, 1
instance = comp, \segments|s2|oSeg[5]~5 , segments|s2|oSeg[5]~5, DE2_VGA, 1
instance = comp, \segments|s2|WideOr0~0 , segments|s2|WideOr0~0, DE2_VGA, 1
instance = comp, \segments|s2|Seg[6] , segments|s2|Seg[6], DE2_VGA, 1
instance = comp, \segments|s2|oSeg[6]~6 , segments|s2|oSeg[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~14 , segments|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~14, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[108]~500 , segments|Div2|auto_generated|divider|divider|StageOut[108]~500, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[107]~502 , segments|Div2|auto_generated|divider|divider|StageOut[107]~502, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[106]~505 , segments|Div2|auto_generated|divider|divider|StageOut[106]~505, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[105]~507 , segments|Div2|auto_generated|divider|divider|StageOut[105]~507, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[104]~509 , segments|Div2|auto_generated|divider|divider|StageOut[104]~509, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[103]~511 , segments|Div2|auto_generated|divider|divider|StageOut[103]~511, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[102]~513 , segments|Div2|auto_generated|divider|divider|StageOut[102]~513, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[101]~514 , segments|Div2|auto_generated|divider|divider|StageOut[101]~514, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[118]~907 , segments|Div2|auto_generated|divider|divider|StageOut[118]~907, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[117]~518 , segments|Div2|auto_generated|divider|divider|StageOut[117]~518, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[116]~519 , segments|Div2|auto_generated|divider|divider|StageOut[116]~519, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[115]~910 , segments|Div2|auto_generated|divider|divider|StageOut[115]~910, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[114]~521 , segments|Div2|auto_generated|divider|divider|StageOut[114]~521, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[113]~522 , segments|Div2|auto_generated|divider|divider|StageOut[113]~522, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[100]~526 , segments|Div2|auto_generated|divider|divider|StageOut[100]~526, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[100]~525 , segments|Div2|auto_generated|divider|divider|StageOut[100]~525, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[112]~527 , segments|Div2|auto_generated|divider|divider|StageOut[112]~527, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[119]~906 , segments|Div2|auto_generated|divider|divider|StageOut[119]~906, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[130]~528 , segments|Div2|auto_generated|divider|divider|StageOut[130]~528, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[129]~529 , segments|Div2|auto_generated|divider|divider|StageOut[129]~529, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[116]~909 , segments|Div2|auto_generated|divider|divider|StageOut[116]~909, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[128]~770 , segments|Div2|auto_generated|divider|divider|StageOut[128]~770, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[127]~531 , segments|Div2|auto_generated|divider|divider|StageOut[127]~531, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[114]~911 , segments|Div2|auto_generated|divider|divider|StageOut[114]~911, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[126]~772 , segments|Div2|auto_generated|divider|divider|StageOut[126]~772, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[125]~912 , segments|Div2|auto_generated|divider|divider|StageOut[125]~912, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[124]~913 , segments|Div2|auto_generated|divider|divider|StageOut[124]~913, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[99]~537 , segments|Div2|auto_generated|divider|divider|StageOut[99]~537, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[99]~536 , segments|Div2|auto_generated|divider|divider|StageOut[99]~536, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[123]~914 , segments|Div2|auto_generated|divider|divider|StageOut[123]~914, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[140]~774 , segments|Div2|auto_generated|divider|divider|StageOut[140]~774, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[141]~773 , segments|Div2|auto_generated|divider|divider|StageOut[141]~773, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[139]~542 , segments|Div2|auto_generated|divider|divider|StageOut[139]~542, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[138]~543 , segments|Div2|auto_generated|divider|divider|StageOut[138]~543, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[137]~777 , segments|Div2|auto_generated|divider|divider|StageOut[137]~777, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[136]~778 , segments|Div2|auto_generated|divider|divider|StageOut[136]~778, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[135]~546 , segments|Div2|auto_generated|divider|divider|StageOut[135]~546, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[134]~915 , segments|Div2|auto_generated|divider|divider|StageOut[134]~915, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[152]~780 , segments|Div2|auto_generated|divider|divider|StageOut[152]~780, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[151]~553 , segments|Div2|auto_generated|divider|divider|StageOut[151]~553, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[150]~554 , segments|Div2|auto_generated|divider|divider|StageOut[150]~554, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[149]~783 , segments|Div2|auto_generated|divider|divider|StageOut[149]~783, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[148]~784 , segments|Div2|auto_generated|divider|divider|StageOut[148]~784, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[147]~557 , segments|Div2|auto_generated|divider|divider|StageOut[147]~557, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[122]~547 , segments|Div2|auto_generated|divider|divider|StageOut[122]~547, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[110]~549 , segments|Div2|auto_generated|divider|divider|StageOut[110]~549, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[110]~548 , segments|Div2|auto_generated|divider|divider|StageOut[110]~548, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[122]~550 , segments|Div2|auto_generated|divider|divider|StageOut[122]~550, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[146]~786 , segments|Div2|auto_generated|divider|divider|StageOut[146]~786, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[121]~561 , segments|Div2|auto_generated|divider|divider|StageOut[121]~561, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[121]~560 , segments|Div2|auto_generated|divider|divider|StageOut[121]~560, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[145]~916 , segments|Div2|auto_generated|divider|divider|StageOut[145]~916, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[163]~564 , segments|Div2|auto_generated|divider|divider|StageOut[163]~564, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[138]~776 , segments|Div2|auto_generated|divider|divider|StageOut[138]~776, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[150]~782 , segments|Div2|auto_generated|divider|divider|StageOut[150]~782, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[162]~788 , segments|Div2|auto_generated|divider|divider|StageOut[162]~788, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[161]~566 , segments|Div2|auto_generated|divider|divider|StageOut[161]~566, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[160]~790 , segments|Div2|auto_generated|divider|divider|StageOut[160]~790, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[135]~779 , segments|Div2|auto_generated|divider|divider|StageOut[135]~779, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[147]~785 , segments|Div2|auto_generated|divider|divider|StageOut[147]~785, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[159]~791 , segments|Div2|auto_generated|divider|divider|StageOut[159]~791, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[158]~569 , segments|Div2|auto_generated|divider|divider|StageOut[158]~569, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[157]~570 , segments|Div2|auto_generated|divider|divider|StageOut[157]~570, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[144]~571 , segments|Div2|auto_generated|divider|divider|StageOut[144]~571, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[132]~572 , segments|Div2|auto_generated|divider|divider|StageOut[132]~572, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[132]~573 , segments|Div2|auto_generated|divider|divider|StageOut[132]~573, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[144]~574 , segments|Div2|auto_generated|divider|divider|StageOut[144]~574, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[156]~575 , segments|Div2|auto_generated|divider|divider|StageOut[156]~575, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[174]~576 , segments|Div2|auto_generated|divider|divider|StageOut[174]~576, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[161]~789 , segments|Div2|auto_generated|divider|divider|StageOut[161]~789, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[173]~795 , segments|Div2|auto_generated|divider|divider|StageOut[173]~795, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[172]~578 , segments|Div2|auto_generated|divider|divider|StageOut[172]~578, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[171]~579 , segments|Div2|auto_generated|divider|divider|StageOut[171]~579, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[170]~580 , segments|Div2|auto_generated|divider|divider|StageOut[170]~580, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[169]~581 , segments|Div2|auto_generated|divider|divider|StageOut[169]~581, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[168]~582 , segments|Div2|auto_generated|divider|divider|StageOut[168]~582, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[143]~585 , segments|Div2|auto_generated|divider|divider|StageOut[143]~585, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[155]~586 , segments|Div2|auto_generated|divider|divider|StageOut[155]~586, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[155]~583 , segments|Div2|auto_generated|divider|divider|StageOut[155]~583, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[167]~587 , segments|Div2|auto_generated|divider|divider|StageOut[167]~587, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[182]~804 , segments|Div2|auto_generated|divider|divider|StageOut[182]~804, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[181]~805 , segments|Div2|auto_generated|divider|divider|StageOut[181]~805, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[180]~593 , segments|Div2|auto_generated|divider|divider|StageOut[180]~593, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[167]~918 , segments|Div2|auto_generated|divider|divider|StageOut[167]~918, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[179]~807 , segments|Div2|auto_generated|divider|divider|StageOut[179]~807, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[154]~596 , segments|Div2|auto_generated|divider|divider|StageOut[154]~596, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[154]~597 , segments|Div2|auto_generated|divider|divider|StageOut[154]~597, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[166]~598 , segments|Div2|auto_generated|divider|divider|StageOut[166]~598, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[166]~595 , segments|Div2|auto_generated|divider|divider|StageOut[166]~595, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[178]~599 , segments|Div2|auto_generated|divider|divider|StageOut[178]~599, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[185]~588 , segments|Div2|auto_generated|divider|divider|StageOut[185]~588, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[184]~589 , segments|Div2|auto_generated|divider|divider|StageOut[184]~589, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[183]~590 , segments|Div2|auto_generated|divider|divider|StageOut[183]~590, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[194]~602 , segments|Div2|auto_generated|divider|divider|StageOut[194]~602, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[193]~811 , segments|Div2|auto_generated|divider|divider|StageOut[193]~811, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[192]~812 , segments|Div2|auto_generated|divider|divider|StageOut[192]~812, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[191]~813 , segments|Div2|auto_generated|divider|divider|StageOut[191]~813, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[190]~606 , segments|Div2|auto_generated|divider|divider|StageOut[190]~606, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[189]~920 , segments|Div2|auto_generated|divider|divider|StageOut[189]~920, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[196]~600 , segments|Div2|auto_generated|divider|divider|StageOut[196]~600, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[171]~797 , segments|Div2|auto_generated|divider|divider|StageOut[171]~797, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[183]~803 , segments|Div2|auto_generated|divider|divider|StageOut[183]~803, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[195]~809 , segments|Div2|auto_generated|divider|divider|StageOut[195]~809, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[207]~612 , segments|Div2|auto_generated|divider|divider|StageOut[207]~612, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[206]~613 , segments|Div2|auto_generated|divider|divider|StageOut[206]~613, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[205]~817 , segments|Div2|auto_generated|divider|divider|StageOut[205]~817, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[204]~818 , segments|Div2|auto_generated|divider|divider|StageOut[204]~818, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[203]~616 , segments|Div2|auto_generated|divider|divider|StageOut[203]~616, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[190]~814 , segments|Div2|auto_generated|divider|divider|StageOut[190]~814, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[202]~820 , segments|Div2|auto_generated|divider|divider|StageOut[202]~820, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[177]~607 , segments|Div2|auto_generated|divider|divider|StageOut[177]~607, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[165]~609 , segments|Div2|auto_generated|divider|divider|StageOut[165]~609, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[165]~608 , segments|Div2|auto_generated|divider|divider|StageOut[165]~608, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[177]~610 , segments|Div2|auto_generated|divider|divider|StageOut[177]~610, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[201]~821 , segments|Div2|auto_generated|divider|divider|StageOut[201]~821, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[176]~621 , segments|Div2|auto_generated|divider|divider|StageOut[176]~621, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[176]~620 , segments|Div2|auto_generated|divider|divider|StageOut[176]~620, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_17_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[200]~921 , segments|Div2|auto_generated|divider|divider|StageOut[200]~921, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[218]~822 , segments|Div2|auto_generated|divider|divider|StageOut[218]~822, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[217]~625 , segments|Div2|auto_generated|divider|divider|StageOut[217]~625, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[216]~626 , segments|Div2|auto_generated|divider|divider|StageOut[216]~626, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[215]~627 , segments|Div2|auto_generated|divider|divider|StageOut[215]~627, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[214]~628 , segments|Div2|auto_generated|divider|divider|StageOut[214]~628, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[213]~827 , segments|Div2|auto_generated|divider|divider|StageOut[213]~827, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[212]~630 , segments|Div2|auto_generated|divider|divider|StageOut[212]~630, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[187]~633 , segments|Div2|auto_generated|divider|divider|StageOut[187]~633, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[187]~632 , segments|Div2|auto_generated|divider|divider|StageOut[187]~632, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_18_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[211]~922 , segments|Div2|auto_generated|divider|divider|StageOut[211]~922, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[229]~636 , segments|Div2|auto_generated|divider|divider|StageOut[229]~636, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[228]~637 , segments|Div2|auto_generated|divider|divider|StageOut[228]~637, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[227]~638 , segments|Div2|auto_generated|divider|divider|StageOut[227]~638, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[226]~639 , segments|Div2|auto_generated|divider|divider|StageOut[226]~639, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[225]~833 , segments|Div2|auto_generated|divider|divider|StageOut[225]~833, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[212]~828 , segments|Div2|auto_generated|divider|divider|StageOut[212]~828, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[224]~834 , segments|Div2|auto_generated|divider|divider|StageOut[224]~834, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[223]~642 , segments|Div2|auto_generated|divider|divider|StageOut[223]~642, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[198]~645 , segments|Div2|auto_generated|divider|divider|StageOut[198]~645, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[198]~644 , segments|Div2|auto_generated|divider|divider|StageOut[198]~644, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_19_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[222]~923 , segments|Div2|auto_generated|divider|divider|StageOut[222]~923, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[240]~648 , segments|Div2|auto_generated|divider|divider|StageOut[240]~648, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[215]~825 , segments|Div2|auto_generated|divider|divider|StageOut[215]~825, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[227]~831 , segments|Div2|auto_generated|divider|divider|StageOut[227]~831, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[239]~837 , segments|Div2|auto_generated|divider|divider|StageOut[239]~837, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[214]~826 , segments|Div2|auto_generated|divider|divider|StageOut[214]~826, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[226]~832 , segments|Div2|auto_generated|divider|divider|StageOut[226]~832, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[238]~838 , segments|Div2|auto_generated|divider|divider|StageOut[238]~838, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[237]~839 , segments|Div2|auto_generated|divider|divider|StageOut[237]~839, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[236]~652 , segments|Div2|auto_generated|divider|divider|StageOut[236]~652, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[223]~835 , segments|Div2|auto_generated|divider|divider|StageOut[223]~835, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[235]~841 , segments|Div2|auto_generated|divider|divider|StageOut[235]~841, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[210]~643 , segments|Div2|auto_generated|divider|divider|StageOut[210]~643, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[210]~646 , segments|Div2|auto_generated|divider|divider|StageOut[210]~646, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_20_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[234]~842 , segments|Div2|auto_generated|divider|divider|StageOut[234]~842, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[233]~659 , segments|Div2|auto_generated|divider|divider|StageOut[233]~659, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[233]~924 , segments|Div2|auto_generated|divider|divider|StageOut[233]~924, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[245]~849 , segments|Div2|auto_generated|divider|divider|StageOut[245]~849, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[251]~660 , segments|Div2|auto_generated|divider|divider|StageOut[251]~660, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[250]~661 , segments|Div2|auto_generated|divider|divider|StageOut[250]~661, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[249]~845 , segments|Div2|auto_generated|divider|divider|StageOut[249]~845, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[248]~663 , segments|Div2|auto_generated|divider|divider|StageOut[248]~663, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[247]~664 , segments|Div2|auto_generated|divider|divider|StageOut[247]~664, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[246]~848 , segments|Div2|auto_generated|divider|divider|StageOut[246]~848, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[245]~666 , segments|Div2|auto_generated|divider|divider|StageOut[245]~666, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[232]~667 , segments|Div2|auto_generated|divider|divider|StageOut[232]~667, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[220]~669 , segments|Div2|auto_generated|divider|divider|StageOut[220]~669, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[220]~668 , segments|Div2|auto_generated|divider|divider|StageOut[220]~668, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_21_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[232]~670 , segments|Div2|auto_generated|divider|divider|StageOut[232]~670, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[244]~671 , segments|Div2|auto_generated|divider|divider|StageOut[244]~671, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[257]~855 , segments|Div2|auto_generated|divider|divider|StageOut[257]~855, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[244]~925 , segments|Div2|auto_generated|divider|divider|StageOut[244]~925, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[256]~856 , segments|Div2|auto_generated|divider|divider|StageOut[256]~856, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[231]~680 , segments|Div2|auto_generated|divider|divider|StageOut[231]~680, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[231]~681 , segments|Div2|auto_generated|divider|divider|StageOut[231]~681, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_22_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[255]~926 , segments|Div2|auto_generated|divider|divider|StageOut[255]~926, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[261]~673 , segments|Div2|auto_generated|divider|divider|StageOut[261]~673, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[260]~674 , segments|Div2|auto_generated|divider|divider|StageOut[260]~674, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[259]~675 , segments|Div2|auto_generated|divider|divider|StageOut[259]~675, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[258]~676 , segments|Div2|auto_generated|divider|divider|StageOut[258]~676, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[262]~672 , segments|Div2|auto_generated|divider|divider|StageOut[262]~672, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[273]~684 , segments|Div2|auto_generated|divider|divider|StageOut[273]~684, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[272]~858 , segments|Div2|auto_generated|divider|divider|StageOut[272]~858, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[271]~686 , segments|Div2|auto_generated|divider|divider|StageOut[271]~686, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[258]~854 , segments|Div2|auto_generated|divider|divider|StageOut[258]~854, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[270]~860 , segments|Div2|auto_generated|divider|divider|StageOut[270]~860, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[269]~861 , segments|Div2|auto_generated|divider|divider|StageOut[269]~861, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[268]~689 , segments|Div2|auto_generated|divider|divider|StageOut[268]~689, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[243]~682 , segments|Div2|auto_generated|divider|divider|StageOut[243]~682, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[243]~679 , segments|Div2|auto_generated|divider|divider|StageOut[243]~679, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[267]~863 , segments|Div2|auto_generated|divider|divider|StageOut[267]~863, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[254]~691 , segments|Div2|auto_generated|divider|divider|StageOut[254]~691, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[242]~693 , segments|Div2|auto_generated|divider|divider|StageOut[242]~693, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[242]~692 , segments|Div2|auto_generated|divider|divider|StageOut[242]~692, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_23_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[254]~694 , segments|Div2|auto_generated|divider|divider|StageOut[254]~694, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[266]~695 , segments|Div2|auto_generated|divider|divider|StageOut[266]~695, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[281]~867 , segments|Div2|auto_generated|divider|divider|StageOut[281]~867, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[268]~862 , segments|Div2|auto_generated|divider|divider|StageOut[268]~862, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[280]~868 , segments|Div2|auto_generated|divider|divider|StageOut[280]~868, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[279]~701 , segments|Div2|auto_generated|divider|divider|StageOut[279]~701, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[278]~870 , segments|Div2|auto_generated|divider|divider|StageOut[278]~870, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[253]~705 , segments|Div2|auto_generated|divider|divider|StageOut[253]~705, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[253]~704 , segments|Div2|auto_generated|divider|divider|StageOut[253]~704, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_24_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[265]~706 , segments|Div2|auto_generated|divider|divider|StageOut[265]~706, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[265]~703 , segments|Div2|auto_generated|divider|divider|StageOut[265]~703, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[277]~707 , segments|Div2|auto_generated|divider|divider|StageOut[277]~707, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[284]~864 , segments|Div2|auto_generated|divider|divider|StageOut[284]~864, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[271]~859 , segments|Div2|auto_generated|divider|divider|StageOut[271]~859, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[283]~865 , segments|Div2|auto_generated|divider|divider|StageOut[283]~865, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[282]~698 , segments|Div2|auto_generated|divider|divider|StageOut[282]~698, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[293]~710 , segments|Div2|auto_generated|divider|divider|StageOut[293]~710, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[292]~874 , segments|Div2|auto_generated|divider|divider|StageOut[292]~874, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[279]~869 , segments|Div2|auto_generated|divider|divider|StageOut[279]~869, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[291]~875 , segments|Div2|auto_generated|divider|divider|StageOut[291]~875, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[290]~713 , segments|Div2|auto_generated|divider|divider|StageOut[290]~713, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[289]~714 , segments|Div2|auto_generated|divider|divider|StageOut[289]~714, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[288]~719 , segments|Div2|auto_generated|divider|divider|StageOut[288]~719, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[282]~866 , segments|Div2|auto_generated|divider|divider|StageOut[282]~866, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[294]~872 , segments|Div2|auto_generated|divider|divider|StageOut[294]~872, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[9]~12 , segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[9]~12, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[295]~708 , segments|Div2|auto_generated|divider|divider|StageOut[295]~708, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[306]~720 , segments|Div2|auto_generated|divider|divider|StageOut[306]~720, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[305]~721 , segments|Div2|auto_generated|divider|divider|StageOut[305]~721, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[304]~880 , segments|Div2|auto_generated|divider|divider|StageOut[304]~880, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[303]~881 , segments|Div2|auto_generated|divider|divider|StageOut[303]~881, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[302]~724 , segments|Div2|auto_generated|divider|divider|StageOut[302]~724, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[277]~928 , segments|Div2|auto_generated|divider|divider|StageOut[277]~928, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[289]~877 , segments|Div2|auto_generated|divider|divider|StageOut[289]~877, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[301]~883 , segments|Div2|auto_generated|divider|divider|StageOut[301]~883, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[300]~726 , segments|Div2|auto_generated|divider|divider|StageOut[300]~726, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[275]~728 , segments|Div2|auto_generated|divider|divider|StageOut[275]~728, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[275]~729 , segments|Div2|auto_generated|divider|divider|StageOut[275]~729, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_26_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[299]~930 , segments|Div2|auto_generated|divider|divider|StageOut[299]~930, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[5]~4 , segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[5]~4, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[7]~8 , segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[7]~8, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[293]~873 , segments|Div2|auto_generated|divider|divider|StageOut[293]~873, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[305]~879 , segments|Div2|auto_generated|divider|divider|StageOut[305]~879, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[317]~885 , segments|Div2|auto_generated|divider|divider|StageOut[317]~885, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[316]~886 , segments|Div2|auto_generated|divider|divider|StageOut[316]~886, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[315]~734 , segments|Div2|auto_generated|divider|divider|StageOut[315]~734, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[290]~876 , segments|Div2|auto_generated|divider|divider|StageOut[290]~876, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[302]~882 , segments|Div2|auto_generated|divider|divider|StageOut[302]~882, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[314]~888 , segments|Div2|auto_generated|divider|divider|StageOut[314]~888, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[313]~736 , segments|Div2|auto_generated|divider|divider|StageOut[313]~736, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[264]~717 , segments|Div2|auto_generated|divider|divider|StageOut[264]~717, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[264]~716 , segments|Div2|auto_generated|divider|divider|StageOut[264]~716, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_25_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[288]~929 , segments|Div2|auto_generated|divider|divider|StageOut[288]~929, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[300]~884 , segments|Div2|auto_generated|divider|divider|StageOut[300]~884, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[312]~890 , segments|Div2|auto_generated|divider|divider|StageOut[312]~890, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[311]~738 , segments|Div2|auto_generated|divider|divider|StageOut[311]~738, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[298]~739 , segments|Div2|auto_generated|divider|divider|StageOut[298]~739, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[286]~741 , segments|Div2|auto_generated|divider|divider|StageOut[286]~741, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[286]~740 , segments|Div2|auto_generated|divider|divider|StageOut[286]~740, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[298]~742 , segments|Div2|auto_generated|divider|divider|StageOut[298]~742, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[310]~743 , segments|Div2|auto_generated|divider|divider|StageOut[310]~743, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[63]~228 , segments|Mod3|auto_generated|divider|divider|StageOut[63]~228, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[62]~231 , segments|Mod3|auto_generated|divider|divider|StageOut[62]~231, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[61]~233 , segments|Mod3|auto_generated|divider|divider|StageOut[61]~233, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[60]~234 , segments|Mod3|auto_generated|divider|divider|StageOut[60]~234, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[68]~236 , segments|Mod3|auto_generated|divider|divider|StageOut[68]~236, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[67]~365 , segments|Mod3|auto_generated|divider|divider|StageOut[67]~365, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[66]~238 , segments|Mod3|auto_generated|divider|divider|StageOut[66]~238, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[65]~239 , segments|Mod3|auto_generated|divider|divider|StageOut[65]~239, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[73]~330 , segments|Mod3|auto_generated|divider|divider|StageOut[73]~330, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[72]~242 , segments|Mod3|auto_generated|divider|divider|StageOut[72]~242, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[71]~243 , segments|Mod3|auto_generated|divider|divider|StageOut[71]~243, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[70]~244 , segments|Mod3|auto_generated|divider|divider|StageOut[70]~244, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[78]~246 , segments|Mod3|auto_generated|divider|divider|StageOut[78]~246, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[77]~333 , segments|Mod3|auto_generated|divider|divider|StageOut[77]~333, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[76]~248 , segments|Mod3|auto_generated|divider|divider|StageOut[76]~248, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[75]~249 , segments|Mod3|auto_generated|divider|divider|StageOut[75]~249, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[82]~335 , segments|Mod3|auto_generated|divider|divider|StageOut[82]~335, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[83]~251 , segments|Mod3|auto_generated|divider|divider|StageOut[83]~251, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[81]~253 , segments|Mod3|auto_generated|divider|divider|StageOut[81]~253, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_16_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_16_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[80]~255 , segments|Mod3|auto_generated|divider|divider|StageOut[80]~255, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[88]~336 , segments|Mod3|auto_generated|divider|divider|StageOut[88]~336, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[87]~337 , segments|Mod3|auto_generated|divider|divider|StageOut[87]~337, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[86]~258 , segments|Mod3|auto_generated|divider|divider|StageOut[86]~258, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[85]~259 , segments|Mod3|auto_generated|divider|divider|StageOut[85]~259, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[90]~264 , segments|Mod3|auto_generated|divider|divider|StageOut[90]~264, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[92]~339 , segments|Mod3|auto_generated|divider|divider|StageOut[92]~339, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[93]~261 , segments|Mod3|auto_generated|divider|divider|StageOut[93]~261, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[92]~262 , segments|Mod3|auto_generated|divider|divider|StageOut[92]~262, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[91]~263 , segments|Mod3|auto_generated|divider|divider|StageOut[91]~263, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_19_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_19_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[98]~340 , segments|Mod3|auto_generated|divider|divider|StageOut[98]~340, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[97]~267 , segments|Mod3|auto_generated|divider|divider|StageOut[97]~267, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_18_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_18_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[96]~372 , segments|Mod3|auto_generated|divider|divider|StageOut[96]~372, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[95]~269 , segments|Mod3|auto_generated|divider|divider|StageOut[95]~269, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_20_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_20_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_20_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_20_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_20_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_20_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_20_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_20_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[102]~343 , segments|Mod3|auto_generated|divider|divider|StageOut[102]~343, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[101]~273 , segments|Mod3|auto_generated|divider|divider|StageOut[101]~273, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[100]~274 , segments|Mod3|auto_generated|divider|divider|StageOut[100]~274, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_21_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_21_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_21_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_21_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_21_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_21_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[108]~276 , segments|Mod3|auto_generated|divider|divider|StageOut[108]~276, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[103]~271 , segments|Mod3|auto_generated|divider|divider|StageOut[103]~271, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_21_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_21_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_21_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_21_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[107]~345 , segments|Mod3|auto_generated|divider|divider|StageOut[107]~345, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_20_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_20_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[106]~374 , segments|Mod3|auto_generated|divider|divider|StageOut[106]~374, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[105]~279 , segments|Mod3|auto_generated|divider|divider|StageOut[105]~279, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_22_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_22_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_22_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_22_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[110]~284 , segments|Mod3|auto_generated|divider|divider|StageOut[110]~284, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_23_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_23_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[113]~346 , segments|Mod3|auto_generated|divider|divider|StageOut[113]~346, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[112]~347 , segments|Mod3|auto_generated|divider|divider|StageOut[112]~347, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_21_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_21_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[111]~375 , segments|Mod3|auto_generated|divider|divider|StageOut[111]~375, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_23_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_23_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_23_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_23_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_23_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_23_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[116]~288 , segments|Mod3|auto_generated|divider|divider|StageOut[116]~288, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_23_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_23_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[115]~290 , segments|Mod3|auto_generated|divider|divider|StageOut[115]~290, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_24_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_24_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_24_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_24_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[118]~348 , segments|Mod3|auto_generated|divider|divider|StageOut[118]~348, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[117]~287 , segments|Mod3|auto_generated|divider|divider|StageOut[117]~287, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_24_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_24_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_24_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_24_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_24_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_24_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[123]~291 , segments|Mod3|auto_generated|divider|divider|StageOut[123]~291, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[122]~351 , segments|Mod3|auto_generated|divider|divider|StageOut[122]~351, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[121]~293 , segments|Mod3|auto_generated|divider|divider|StageOut[121]~293, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_24_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_24_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[120]~295 , segments|Mod3|auto_generated|divider|divider|StageOut[120]~295, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_25_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_25_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_25_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_25_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_25_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_25_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[128]~352 , segments|Mod3|auto_generated|divider|divider|StageOut[128]~352, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[127]~297 , segments|Mod3|auto_generated|divider|divider|StageOut[127]~297, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[126]~378 , segments|Mod3|auto_generated|divider|divider|StageOut[126]~378, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[125]~299 , segments|Mod3|auto_generated|divider|divider|StageOut[125]~299, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_26_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_26_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_26_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_26_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_26_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_26_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_26_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_26_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[132]~302 , segments|Mod3|auto_generated|divider|divider|StageOut[132]~302, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_25_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_25_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[131]~379 , segments|Mod3|auto_generated|divider|divider|StageOut[131]~379, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[130]~304 , segments|Mod3|auto_generated|divider|divider|StageOut[130]~304, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_27_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_27_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[121]~377 , segments|Mod3|auto_generated|divider|divider|StageOut[121]~377, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[127]~353 , segments|Mod3|auto_generated|divider|divider|StageOut[127]~353, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[133]~354 , segments|Mod3|auto_generated|divider|divider|StageOut[133]~354, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_27_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_27_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_27_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_27_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[138]~306 , segments|Mod3|auto_generated|divider|divider|StageOut[138]~306, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[137]~357 , segments|Mod3|auto_generated|divider|divider|StageOut[137]~357, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_26_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_26_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[136]~380 , segments|Mod3|auto_generated|divider|divider|StageOut[136]~380, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[135]~309 , segments|Mod3|auto_generated|divider|divider|StageOut[135]~309, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_28_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_28_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_28_result_int[3]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_28_result_int[3]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_28_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_28_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_28_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_28_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[143]~311 , segments|Mod3|auto_generated|divider|divider|StageOut[143]~311, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[142]~312 , segments|Mod3|auto_generated|divider|divider|StageOut[142]~312, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_27_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_27_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[141]~381 , segments|Mod3|auto_generated|divider|divider|StageOut[141]~381, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[140]~314 , segments|Mod3|auto_generated|divider|divider|StageOut[140]~314, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_29_result_int[1]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_29_result_int[1]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_29_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_29_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_29_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_29_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_29_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_29_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[142]~359 , segments|Mod3|auto_generated|divider|divider|StageOut[142]~359, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[148]~360 , segments|Mod3|auto_generated|divider|divider|StageOut[148]~360, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[147]~317 , segments|Mod3|auto_generated|divider|divider|StageOut[147]~317, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_28_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_28_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[146]~382 , segments|Mod3|auto_generated|divider|divider|StageOut[146]~382, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_29_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_29_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[145]~320 , segments|Mod3|auto_generated|divider|divider|StageOut[145]~320, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_30_result_int[2]~2 , segments|Mod3|auto_generated|divider|divider|add_sub_30_result_int[2]~2, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_30_result_int[4]~7 , segments|Mod3|auto_generated|divider|divider|add_sub_30_result_int[4]~7, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_30_result_int[5]~8 , segments|Mod3|auto_generated|divider|divider|add_sub_30_result_int[5]~8, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[151]~383 , segments|Mod3|auto_generated|divider|divider|StageOut[151]~383, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[147]~361 , segments|Mod3|auto_generated|divider|divider|StageOut[147]~361, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[153]~362 , segments|Mod3|auto_generated|divider|divider|StageOut[153]~362, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[152]~322 , segments|Mod3|auto_generated|divider|divider|StageOut[152]~322, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[328]~892 , segments|Div2|auto_generated|divider|divider|StageOut[328]~892, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[327]~745 , segments|Div2|auto_generated|divider|divider|StageOut[327]~745, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[326]~894 , segments|Div2|auto_generated|divider|divider|StageOut[326]~894, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[313]~889 , segments|Div2|auto_generated|divider|divider|StageOut[313]~889, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[325]~895 , segments|Div2|auto_generated|divider|divider|StageOut[325]~895, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[324]~748 , segments|Div2|auto_generated|divider|divider|StageOut[324]~748, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[287]~730 , segments|Div2|auto_generated|divider|divider|StageOut[287]~730, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[287]~727 , segments|Div2|auto_generated|divider|divider|StageOut[287]~727, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_27_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[311]~891 , segments|Div2|auto_generated|divider|divider|StageOut[311]~891, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[323]~897 , segments|Div2|auto_generated|divider|divider|StageOut[323]~897, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[322]~898 , segments|Div2|auto_generated|divider|divider|StageOut[322]~898, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[309]~751 , segments|Div2|auto_generated|divider|divider|StageOut[309]~751, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[297]~753 , segments|Div2|auto_generated|divider|divider|StageOut[297]~753, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[297]~752 , segments|Div2|auto_generated|divider|divider|StageOut[297]~752, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_28_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[309]~754 , segments|Div2|auto_generated|divider|divider|StageOut[309]~754, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[2]~18 , segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[2]~18, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[321]~755 , segments|Div2|auto_generated|divider|divider|StageOut[321]~755, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[3]~0 , segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[3]~0, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[4]~2 , segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[4]~2, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[6]~6 , segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[6]~6, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[8]~10 , segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[8]~10, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_30_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_30_result_int[0]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_30_result_int[0]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[150]~325 , segments|Mod3|auto_generated|divider|divider|StageOut[150]~325, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_31_result_int[2]~4 , segments|Mod3|auto_generated|divider|divider|add_sub_31_result_int[2]~4, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_31_result_int[4]~9 , segments|Mod3|auto_generated|divider|divider|add_sub_31_result_int[4]~9, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_31_result_int[5]~10 , segments|Mod3|auto_generated|divider|divider|add_sub_31_result_int[5]~10, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[157]~328 , segments|Mod3|auto_generated|divider|divider|StageOut[157]~328, DE2_VGA, 1
instance = comp, \segments|Seg3[2] , segments|Seg3[2], DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[152]~363 , segments|Mod3|auto_generated|divider|divider|StageOut[152]~363, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[158]~329 , segments|Mod3|auto_generated|divider|divider|StageOut[158]~329, DE2_VGA, 1
instance = comp, \segments|Seg3[3] , segments|Seg3[3], DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[315]~887 , segments|Div2|auto_generated|divider|divider|StageOut[315]~887, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[327]~893 , segments|Div2|auto_generated|divider|divider|StageOut[327]~893, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[339]~899 , segments|Div2|auto_generated|divider|divider|StageOut[339]~899, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[338]~757 , segments|Div2|auto_generated|divider|divider|StageOut[338]~757, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[337]~901 , segments|Div2|auto_generated|divider|divider|StageOut[337]~901, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[336]~759 , segments|Div2|auto_generated|divider|divider|StageOut[336]~759, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[335]~903 , segments|Div2|auto_generated|divider|divider|StageOut[335]~903, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[334]~761 , segments|Div2|auto_generated|divider|divider|StageOut[334]~761, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[333]~762 , segments|Div2|auto_generated|divider|divider|StageOut[333]~762, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[308]~765 , segments|Div2|auto_generated|divider|divider|StageOut[308]~765, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[308]~764 , segments|Div2|auto_generated|divider|divider|StageOut[308]~764, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[1]~20 , segments|Div2|auto_generated|divider|divider|add_sub_29_result_int[1]~20, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|StageOut[332]~933 , segments|Div2|auto_generated|divider|divider|StageOut[332]~933, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~1 , segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~1, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~3 , segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~3, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~5 , segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~5, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[6]~7 , segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[6]~7, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[7]~9 , segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[7]~9, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[8]~11 , segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[8]~11, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[9]~13 , segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[9]~13, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[10]~15 , segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[10]~15, DE2_VGA, 1
instance = comp, \segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[11]~16 , segments|Div2|auto_generated|divider|divider|add_sub_31_result_int[11]~16, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|add_sub_31_result_int[0]~0 , segments|Mod3|auto_generated|divider|divider|add_sub_31_result_int[0]~0, DE2_VGA, 1
instance = comp, \segments|Mod3|auto_generated|divider|divider|StageOut[155]~326 , segments|Mod3|auto_generated|divider|divider|StageOut[155]~326, DE2_VGA, 1
instance = comp, \segments|Seg3[0] , segments|Seg3[0], DE2_VGA, 1
instance = comp, \segments|s3|WideOr6~0 , segments|s3|WideOr6~0, DE2_VGA, 1
instance = comp, \segments|s3|Seg[0] , segments|s3|Seg[0], DE2_VGA, 1
instance = comp, \segments|s3|oSeg[0]~0 , segments|s3|oSeg[0]~0, DE2_VGA, 1
instance = comp, \segments|s3|WideOr5~0 , segments|s3|WideOr5~0, DE2_VGA, 1
instance = comp, \segments|s3|Seg[1] , segments|s3|Seg[1], DE2_VGA, 1
instance = comp, \segments|s3|oSeg[1]~1 , segments|s3|oSeg[1]~1, DE2_VGA, 1
instance = comp, \segments|s3|WideOr4~0 , segments|s3|WideOr4~0, DE2_VGA, 1
instance = comp, \segments|s3|Seg[2] , segments|s3|Seg[2], DE2_VGA, 1
instance = comp, \segments|s3|oSeg[2]~2 , segments|s3|oSeg[2]~2, DE2_VGA, 1
instance = comp, \segments|s3|WideOr3~0 , segments|s3|WideOr3~0, DE2_VGA, 1
instance = comp, \segments|s3|Seg[3] , segments|s3|Seg[3], DE2_VGA, 1
instance = comp, \segments|s3|oSeg[3]~3 , segments|s3|oSeg[3]~3, DE2_VGA, 1
instance = comp, \segments|s3|WideOr2~0 , segments|s3|WideOr2~0, DE2_VGA, 1
instance = comp, \segments|s3|Seg[4] , segments|s3|Seg[4], DE2_VGA, 1
instance = comp, \segments|s3|oSeg[4]~4 , segments|s3|oSeg[4]~4, DE2_VGA, 1
instance = comp, \segments|s3|WideOr1~0 , segments|s3|WideOr1~0, DE2_VGA, 1
instance = comp, \segments|s3|Seg[5] , segments|s3|Seg[5], DE2_VGA, 1
instance = comp, \segments|s3|oSeg[5]~5 , segments|s3|oSeg[5]~5, DE2_VGA, 1
instance = comp, \segments|s3|WideOr0~0 , segments|s3|WideOr0~0, DE2_VGA, 1
instance = comp, \segments|s3|Seg[6] , segments|s3|Seg[6], DE2_VGA, 1
instance = comp, \segments|s3|oSeg[6]~6 , segments|s3|oSeg[6]~6, DE2_VGA, 1
instance = comp, \SW[1]~I , SW[1], DE2_VGA, 1
instance = comp, \SW[2]~I , SW[2], DE2_VGA, 1
instance = comp, \SW[3]~I , SW[3], DE2_VGA, 1
instance = comp, \SW[4]~I , SW[4], DE2_VGA, 1
instance = comp, \SW[5]~I , SW[5], DE2_VGA, 1
instance = comp, \SW[6]~I , SW[6], DE2_VGA, 1
instance = comp, \SW[7]~I , SW[7], DE2_VGA, 1
instance = comp, \SW[8]~I , SW[8], DE2_VGA, 1
instance = comp, \SW[9]~I , SW[9], DE2_VGA, 1
instance = comp, \SW[10]~I , SW[10], DE2_VGA, 1
instance = comp, \SW[11]~I , SW[11], DE2_VGA, 1
instance = comp, \SW[12]~I , SW[12], DE2_VGA, 1
instance = comp, \SW[13]~I , SW[13], DE2_VGA, 1
instance = comp, \SW[14]~I , SW[14], DE2_VGA, 1
instance = comp, \SW[15]~I , SW[15], DE2_VGA, 1
instance = comp, \SW[16]~I , SW[16], DE2_VGA, 1
instance = comp, \SW[17]~I , SW[17], DE2_VGA, 1
instance = comp, \VGA_R[0]~I , VGA_R[0], DE2_VGA, 1
instance = comp, \VGA_R[1]~I , VGA_R[1], DE2_VGA, 1
instance = comp, \VGA_R[2]~I , VGA_R[2], DE2_VGA, 1
instance = comp, \VGA_R[3]~I , VGA_R[3], DE2_VGA, 1
instance = comp, \VGA_R[4]~I , VGA_R[4], DE2_VGA, 1
instance = comp, \VGA_R[5]~I , VGA_R[5], DE2_VGA, 1
instance = comp, \VGA_R[6]~I , VGA_R[6], DE2_VGA, 1
instance = comp, \VGA_R[7]~I , VGA_R[7], DE2_VGA, 1
instance = comp, \VGA_R[8]~I , VGA_R[8], DE2_VGA, 1
instance = comp, \VGA_R[9]~I , VGA_R[9], DE2_VGA, 1
instance = comp, \VGA_G[0]~I , VGA_G[0], DE2_VGA, 1
instance = comp, \VGA_G[1]~I , VGA_G[1], DE2_VGA, 1
instance = comp, \VGA_G[2]~I , VGA_G[2], DE2_VGA, 1
instance = comp, \VGA_G[3]~I , VGA_G[3], DE2_VGA, 1
instance = comp, \VGA_G[4]~I , VGA_G[4], DE2_VGA, 1
instance = comp, \VGA_G[5]~I , VGA_G[5], DE2_VGA, 1
instance = comp, \VGA_G[6]~I , VGA_G[6], DE2_VGA, 1
instance = comp, \VGA_G[7]~I , VGA_G[7], DE2_VGA, 1
instance = comp, \VGA_G[8]~I , VGA_G[8], DE2_VGA, 1
instance = comp, \VGA_G[9]~I , VGA_G[9], DE2_VGA, 1
instance = comp, \VGA_B[0]~I , VGA_B[0], DE2_VGA, 1
instance = comp, \VGA_B[1]~I , VGA_B[1], DE2_VGA, 1
instance = comp, \VGA_B[2]~I , VGA_B[2], DE2_VGA, 1
instance = comp, \VGA_B[3]~I , VGA_B[3], DE2_VGA, 1
instance = comp, \VGA_B[4]~I , VGA_B[4], DE2_VGA, 1
instance = comp, \VGA_B[5]~I , VGA_B[5], DE2_VGA, 1
instance = comp, \VGA_B[6]~I , VGA_B[6], DE2_VGA, 1
instance = comp, \VGA_B[7]~I , VGA_B[7], DE2_VGA, 1
instance = comp, \VGA_B[8]~I , VGA_B[8], DE2_VGA, 1
instance = comp, \VGA_B[9]~I , VGA_B[9], DE2_VGA, 1
instance = comp, \VGA_CLK~I , VGA_CLK, DE2_VGA, 1
instance = comp, \VGA_BLANK~I , VGA_BLANK, DE2_VGA, 1
instance = comp, \VGA_HS~I , VGA_HS, DE2_VGA, 1
instance = comp, \VGA_VS~I , VGA_VS, DE2_VGA, 1
instance = comp, \VGA_SYNC~I , VGA_SYNC, DE2_VGA, 1
instance = comp, \HEX0[0]~I , HEX0[0], DE2_VGA, 1
instance = comp, \HEX0[1]~I , HEX0[1], DE2_VGA, 1
instance = comp, \HEX0[2]~I , HEX0[2], DE2_VGA, 1
instance = comp, \HEX0[3]~I , HEX0[3], DE2_VGA, 1
instance = comp, \HEX0[4]~I , HEX0[4], DE2_VGA, 1
instance = comp, \HEX0[5]~I , HEX0[5], DE2_VGA, 1
instance = comp, \HEX0[6]~I , HEX0[6], DE2_VGA, 1
instance = comp, \HEX1[0]~I , HEX1[0], DE2_VGA, 1
instance = comp, \HEX1[1]~I , HEX1[1], DE2_VGA, 1
instance = comp, \HEX1[2]~I , HEX1[2], DE2_VGA, 1
instance = comp, \HEX1[3]~I , HEX1[3], DE2_VGA, 1
instance = comp, \HEX1[4]~I , HEX1[4], DE2_VGA, 1
instance = comp, \HEX1[5]~I , HEX1[5], DE2_VGA, 1
instance = comp, \HEX1[6]~I , HEX1[6], DE2_VGA, 1
instance = comp, \HEX2[0]~I , HEX2[0], DE2_VGA, 1
instance = comp, \HEX2[1]~I , HEX2[1], DE2_VGA, 1
instance = comp, \HEX2[2]~I , HEX2[2], DE2_VGA, 1
instance = comp, \HEX2[3]~I , HEX2[3], DE2_VGA, 1
instance = comp, \HEX2[4]~I , HEX2[4], DE2_VGA, 1
instance = comp, \HEX2[5]~I , HEX2[5], DE2_VGA, 1
instance = comp, \HEX2[6]~I , HEX2[6], DE2_VGA, 1
instance = comp, \HEX3[0]~I , HEX3[0], DE2_VGA, 1
instance = comp, \HEX3[1]~I , HEX3[1], DE2_VGA, 1
instance = comp, \HEX3[2]~I , HEX3[2], DE2_VGA, 1
instance = comp, \HEX3[3]~I , HEX3[3], DE2_VGA, 1
instance = comp, \HEX3[4]~I , HEX3[4], DE2_VGA, 1
instance = comp, \HEX3[5]~I , HEX3[5], DE2_VGA, 1
instance = comp, \HEX3[6]~I , HEX3[6], DE2_VGA, 1
instance = comp, \HEX4[0]~I , HEX4[0], DE2_VGA, 1
instance = comp, \HEX4[1]~I , HEX4[1], DE2_VGA, 1
instance = comp, \HEX4[2]~I , HEX4[2], DE2_VGA, 1
instance = comp, \HEX4[3]~I , HEX4[3], DE2_VGA, 1
instance = comp, \HEX4[4]~I , HEX4[4], DE2_VGA, 1
instance = comp, \HEX4[5]~I , HEX4[5], DE2_VGA, 1
instance = comp, \HEX4[6]~I , HEX4[6], DE2_VGA, 1
instance = comp, \HEX5[0]~I , HEX5[0], DE2_VGA, 1
instance = comp, \HEX5[1]~I , HEX5[1], DE2_VGA, 1
instance = comp, \HEX5[2]~I , HEX5[2], DE2_VGA, 1
instance = comp, \HEX5[3]~I , HEX5[3], DE2_VGA, 1
instance = comp, \HEX5[4]~I , HEX5[4], DE2_VGA, 1
instance = comp, \HEX5[5]~I , HEX5[5], DE2_VGA, 1
instance = comp, \HEX5[6]~I , HEX5[6], DE2_VGA, 1
instance = comp, \HEX6[0]~I , HEX6[0], DE2_VGA, 1
instance = comp, \HEX6[1]~I , HEX6[1], DE2_VGA, 1
instance = comp, \HEX6[2]~I , HEX6[2], DE2_VGA, 1
instance = comp, \HEX6[3]~I , HEX6[3], DE2_VGA, 1
instance = comp, \HEX6[4]~I , HEX6[4], DE2_VGA, 1
instance = comp, \HEX6[5]~I , HEX6[5], DE2_VGA, 1
instance = comp, \HEX6[6]~I , HEX6[6], DE2_VGA, 1
instance = comp, \HEX7[0]~I , HEX7[0], DE2_VGA, 1
instance = comp, \HEX7[1]~I , HEX7[1], DE2_VGA, 1
instance = comp, \HEX7[2]~I , HEX7[2], DE2_VGA, 1
instance = comp, \HEX7[3]~I , HEX7[3], DE2_VGA, 1
instance = comp, \HEX7[4]~I , HEX7[4], DE2_VGA, 1
instance = comp, \HEX7[5]~I , HEX7[5], DE2_VGA, 1
instance = comp, \HEX7[6]~I , HEX7[6], DE2_VGA, 1
