<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3167' ll='3173' type='bool llvm::TargetLowering::getPostIndexedAddressParts(llvm::SDNode * , llvm::SDNode * , llvm::SDValue &amp; , llvm::SDValue &amp; , ISD::MemIndexedMode &amp; , llvm::SelectionDAG &amp; ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3164'>/// Returns true by value, base pointer and offset pointer and addressing mode
  /// by reference if this node can be combined with a load / store to form a
  /// post-indexed load / store.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3167'>/*N*/</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3167'>/*Op*/</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='14994' u='c' c='_ZL22shouldCombineToPostIncPN4llvm6SDNodeENS_7SDValueES1_RS2_S3_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGERKNS_14TargetLoweringE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='15986' c='_ZNK4llvm21AArch64TargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17360' c='_ZNK4llvm17ARMTargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='887' c='_ZNK4llvm17AVRTargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='607' c='_ZNK4llvm21HexagonTargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='1334' c='_ZNK4llvm20MSP430TargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
