# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/4bit_full_adder.vhd" \
"../../../../project_2.srcs/sources_1/new/project1_demo.vhd" \
"../../../../project_2.srcs/sim_1/new/add_4bits_tb.vhd" \

# Do not sort compile order
nosort
