// Seed: 4090633651
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign id_1 = -1'd0;
  reg id_6, id_7, id_8;
  always id_6 <= -1;
  wire id_9, id_10 = id_9;
endmodule
macromodule module_1 (
    output uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input tri id_3,
    output tri0 id_4,
    input wire id_5,
    input supply0 id_6,
    input uwire id_7,
    output wand id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply0 id_12,
    input wire id_13,
    input wand id_14,
    output supply0 id_15,
    input supply1 id_16,
    input uwire id_17,
    output tri0 id_18
);
  wire id_20, id_21;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21,
      id_20
  );
endmodule
