Restore Archived Project report for DE0_CV_SDRAM_Nios_Test
Wed Jan 20 01:32:41 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Wed Jan 20 01:32:41 2016 ;
; Revision Name                   ; DE0_CV_SDRAM_Nios_Test                ;
; Top-level Entity Name           ; DE0_CV_SDRAM_Nios_Test                ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'C:/Users/msm04z/Desktop/DE0_CV_SDRAM_Nios_Test/DE0_CV_SDRAM_Nios_Test_tmp_archive.qar' into the 'C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor' directory
Info: Generated report 'DE0_CV_SDRAM_Nios_Test.restore.rpt'


+--------------------------------------------------------------------------------------------------------------------------------+
; Files Restored                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+
; qar_info.json                                                                                                                  ;
; CDEC_on_DE0-master/src/DE0-CV/CDEC8.v                                                                                          ;
; CDEC_on_DE0-master/src/DE0-CV/CDEC8_DP.v                                                                                       ;
; CDEC_on_DE0-master/src/DE0-CV/CDEC8_ctrl.v                                                                                     ;
; CDEC_on_DE0-master/src/DE0-CV/CPU_shell.v                                                                                      ;
; CDEC_on_DE0-master/src/DE0-CV/alu.v                                                                                            ;
; CDEC_on_DE0-master/src/DE0-CV/ctrl_pla.v                                                                                       ;
; CDEC_on_DE0-master/src/DE0-CV/memory.v                                                                                         ;
; CDEC_on_DE0-master/src/DE0-CV/memory_programmer.v                                                                              ;
; CDEC_on_DE0-master/src/DE0-CV/register.v                                                                                       ;
; CDEC_on_DE0-master/src/DE0-CV/sseg_dec.v                                                                                       ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS.qsys                                                                                        ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS.sopcinfo                                                                                    ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/DE0_CV_QSYS.cmp                                                                             ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.debuginfo                                                             ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.qip                                                                   ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.regmap                                                                ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v                                                                     ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv                                              ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v                                                ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_key.v                                                      ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v                                        ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v                      ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006.v                  ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv                             ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv                         ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv                               ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002.sv                           ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv                                ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv                            ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv                            ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv                            ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv                            ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv                             ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv                               ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv                           ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.sdc                                             ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v                                               ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk.v                      ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck.v                         ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v                     ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_oci_test_bench.v                                ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_ociram_default_contents.mif                     ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_rf_ram_a.mif                                    ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_rf_ram_b.mif                                    ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_test_bench.v                                    ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.hex                                         ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v                                           ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pio_datain.v                                               ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pio_io_inout.v                                             ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pio_keyout.v                                               ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pio_mode_selout.v                                          ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.qip                                                    ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v                                                      ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v                                                    ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v                                     ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v                                               ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v                                                    ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v                                                   ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                                ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v                                       ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                     ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_default_burst_converter.sv                                      ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_incr_burst_converter.sv                                         ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv                                     ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                            ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                    ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                     ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                          ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                                     ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                           ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                      ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                                         ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.sdc                                            ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v                                              ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                            ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv                                         ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_SDRAM_Nios_Test.qpf                                                                              ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_SDRAM_Nios_Test.qsf                                                                              ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_SDRAM_Nios_Test.sdc                                                                              ;
; DE0_CV_SDRAM_Nios_Test/DE0_CV_SDRAM_Nios_Test_assignment_defaults.qdf                                                          ;
; DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v                                                                                ;
; cdec_on_de0-master/src/de0-cv/my_const.vh                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


