// Seed: 1221649437
module module_0;
  logic id_1 = id_1;
  wire  id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input uwire id_1,
    input wor id_2,
    input tri id_3
    , id_9,
    input supply1 id_4,
    input supply1 id_5,
    output logic id_6,
    input supply1 id_7
);
  always begin : LABEL_0
    begin : LABEL_1
      if (1) begin : LABEL_2
        id_6 = -1'b0;
      end else
        #id_10 begin : LABEL_3
          id_9 <= id_0;
        end
    end
  end
  module_0 modCall_1 ();
endmodule
