
Loading design for application trce from file machx03l_jrc1.ncd.
Design name: MyTopLevel
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Thu Jun 11 15:50:24 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o machx03l_jrc1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx03l/promote.xml machx03l_jrc1.ncd machx03l_jrc1.prf 
Design file:     machx03l_jrc1.ncd
Preference file: machx03l_jrc1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "jtag_io_jtag_tck_c" 155.135000 MHz ;
            1409 items scored, 385 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 6.226ns (weighted slack = -12.452ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:               9.299ns  (34.7% logic, 65.3% route), 7 logic levels.

 Constraint Details:

      9.299ns physical path delay SLICE_81 to SLICE_52 exceeds
      3.223ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.073ns) by 6.226ns

 Physical Path Details:

      Data path SLICE_81 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C18B.CLK to     R14C18B.Q0 SLICE_81 (from jtag_io_jtag_tck_c)
ROUTE         2     1.795     R14C18B.Q0 to      R5C17C.D1 jtag_ctrl_tap_instruction_6
CTOF_DEL    ---     0.452      R5C17C.D1 to      R5C17C.F1 SLICE_86
ROUTE         4     1.273      R5C17C.F1 to      R3C18A.A1 n2876
CTOF_DEL    ---     0.452      R3C18A.A1 to      R3C18A.F1 SLICE_87
ROUTE         2     0.618      R3C18A.F1 to      R3C18A.B0 n2891
CTOF_DEL    ---     0.452      R3C18A.B0 to      R3C18A.F0 SLICE_87
ROUTE         1     0.522      R3C18A.F0 to      R3C17A.M1 n2893
MTOOFX_DEL  ---     0.345      R3C17A.M1 to    R3C17A.OFX1 mux_479_i1/SLICE_67
ROUTE         1     0.544    R3C17A.OFX1 to      R3C17D.D1 n1347
CTOF_DEL    ---     0.452      R3C17D.D1 to      R3C17D.F1 SLICE_80
ROUTE         1     1.324      R3C17D.F1 to      R6C17A.A1 n3039
CTOOFX_DEL  ---     0.661      R6C17A.A1 to    R6C17A.OFX0 SLICE_52
ROUTE         1     0.000    R6C17A.OFX0 to     R6C17A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    9.299   (34.7% logic, 65.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to    R14C18B.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C17A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.466ns (weighted slack = -10.932ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:               8.539ns  (37.7% logic, 62.3% route), 7 logic levels.

 Constraint Details:

      8.539ns physical path delay SLICE_76 to SLICE_52 exceeds
      3.223ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.073ns) by 5.466ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R5C18C.CLK to      R5C18C.Q1 SLICE_76 (from jtag_io_jtag_tck_c)
ROUTE         2     1.035      R5C18C.Q1 to      R5C17C.C1 jtag_ctrl_tap_instruction_5
CTOF_DEL    ---     0.452      R5C17C.C1 to      R5C17C.F1 SLICE_86
ROUTE         4     1.273      R5C17C.F1 to      R3C18A.A1 n2876
CTOF_DEL    ---     0.452      R3C18A.A1 to      R3C18A.F1 SLICE_87
ROUTE         2     0.618      R3C18A.F1 to      R3C18A.B0 n2891
CTOF_DEL    ---     0.452      R3C18A.B0 to      R3C18A.F0 SLICE_87
ROUTE         1     0.522      R3C18A.F0 to      R3C17A.M1 n2893
MTOOFX_DEL  ---     0.345      R3C17A.M1 to    R3C17A.OFX1 mux_479_i1/SLICE_67
ROUTE         1     0.544    R3C17A.OFX1 to      R3C17D.D1 n1347
CTOF_DEL    ---     0.452      R3C17D.D1 to      R3C17D.F1 SLICE_80
ROUTE         1     1.324      R3C17D.F1 to      R6C17A.A1 n3039
CTOOFX_DEL  ---     0.661      R6C17A.A1 to    R6C17A.OFX0 SLICE_52
ROUTE         1     0.000    R6C17A.OFX0 to     R6C17A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.539   (37.7% logic, 62.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R5C18C.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C17A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.320ns (weighted slack = -10.640ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:               8.393ns  (38.4% logic, 61.6% route), 7 logic levels.

 Constraint Details:

      8.393ns physical path delay SLICE_76 to SLICE_52 exceeds
      3.223ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.073ns) by 5.320ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R5C18C.CLK to      R5C18C.Q0 SLICE_76 (from jtag_io_jtag_tck_c)
ROUTE         2     0.889      R5C18C.Q0 to      R5C17C.B1 jtag_ctrl_tap_instruction_4
CTOF_DEL    ---     0.452      R5C17C.B1 to      R5C17C.F1 SLICE_86
ROUTE         4     1.273      R5C17C.F1 to      R3C18A.A1 n2876
CTOF_DEL    ---     0.452      R3C18A.A1 to      R3C18A.F1 SLICE_87
ROUTE         2     0.618      R3C18A.F1 to      R3C18A.B0 n2891
CTOF_DEL    ---     0.452      R3C18A.B0 to      R3C18A.F0 SLICE_87
ROUTE         1     0.522      R3C18A.F0 to      R3C17A.M1 n2893
MTOOFX_DEL  ---     0.345      R3C17A.M1 to    R3C17A.OFX1 mux_479_i1/SLICE_67
ROUTE         1     0.544    R3C17A.OFX1 to      R3C17D.D1 n1347
CTOF_DEL    ---     0.452      R3C17D.D1 to      R3C17D.F1 SLICE_80
ROUTE         1     1.324      R3C17D.F1 to      R6C17A.A1 n3039
CTOOFX_DEL  ---     0.661      R6C17A.A1 to    R6C17A.OFX0 SLICE_52
ROUTE         1     0.000    R6C17A.OFX0 to     R6C17A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.393   (38.4% logic, 61.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R5C18C.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C17A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.292ns (weighted slack = -10.584ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i7  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:               8.365ns  (38.5% logic, 61.5% route), 7 logic levels.

 Constraint Details:

      8.365ns physical path delay SLICE_66 to SLICE_52 exceeds
      3.223ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.073ns) by 5.292ns

 Physical Path Details:

      Data path SLICE_66 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R5C17D.CLK to      R5C17D.Q0 SLICE_66 (from jtag_io_jtag_tck_c)
ROUTE         2     0.861      R5C17D.Q0 to      R5C17C.A1 jtag_ctrl_tap_instruction_7
CTOF_DEL    ---     0.452      R5C17C.A1 to      R5C17C.F1 SLICE_86
ROUTE         4     1.273      R5C17C.F1 to      R3C18A.A1 n2876
CTOF_DEL    ---     0.452      R3C18A.A1 to      R3C18A.F1 SLICE_87
ROUTE         2     0.618      R3C18A.F1 to      R3C18A.B0 n2891
CTOF_DEL    ---     0.452      R3C18A.B0 to      R3C18A.F0 SLICE_87
ROUTE         1     0.522      R3C18A.F0 to      R3C17A.M1 n2893
MTOOFX_DEL  ---     0.345      R3C17A.M1 to    R3C17A.OFX1 mux_479_i1/SLICE_67
ROUTE         1     0.544    R3C17A.OFX1 to      R3C17D.D1 n1347
CTOF_DEL    ---     0.452      R3C17D.D1 to      R3C17D.F1 SLICE_80
ROUTE         1     1.324      R3C17D.F1 to      R6C17A.A1 n3039
CTOOFX_DEL  ---     0.661      R6C17A.A1 to    R6C17A.OFX0 SLICE_52
ROUTE         1     0.000    R6C17A.OFX0 to     R6C17A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.365   (38.5% logic, 61.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R5C17D.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C17A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.092ns (weighted slack = -8.184ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i3  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:               7.165ns  (38.7% logic, 61.3% route), 6 logic levels.

 Constraint Details:

      7.165ns physical path delay SLICE_72 to SLICE_52 exceeds
      3.223ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.073ns) by 4.092ns

 Physical Path Details:

      Data path SLICE_72 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R5C18D.CLK to      R5C18D.Q1 SLICE_72 (from jtag_io_jtag_tck_c)
ROUTE        10     1.386      R5C18D.Q1 to      R3C18A.B1 jtag_ctrl_tap_instruction_3
CTOF_DEL    ---     0.452      R3C18A.B1 to      R3C18A.F1 SLICE_87
ROUTE         2     0.618      R3C18A.F1 to      R3C18A.B0 n2891
CTOF_DEL    ---     0.452      R3C18A.B0 to      R3C18A.F0 SLICE_87
ROUTE         1     0.522      R3C18A.F0 to      R3C17A.M1 n2893
MTOOFX_DEL  ---     0.345      R3C17A.M1 to    R3C17A.OFX1 mux_479_i1/SLICE_67
ROUTE         1     0.544    R3C17A.OFX1 to      R3C17D.D1 n1347
CTOF_DEL    ---     0.452      R3C17D.D1 to      R3C17D.F1 SLICE_80
ROUTE         1     1.324      R3C17D.F1 to      R6C17A.A1 n3039
CTOOFX_DEL  ---     0.661      R6C17A.A1 to    R6C17A.OFX0 SLICE_52
ROUTE         1     0.000    R6C17A.OFX0 to     R6C17A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.165   (38.7% logic, 61.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R5C18D.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C17A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.973ns (weighted slack = -7.946ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i1  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:               7.046ns  (32.9% logic, 67.1% route), 5 logic levels.

 Constraint Details:

      7.046ns physical path delay SLICE_72 to SLICE_52 exceeds
      3.223ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.073ns) by 3.973ns

 Physical Path Details:

      Data path SLICE_72 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R5C18D.CLK to      R5C18D.Q0 SLICE_72 (from jtag_io_jtag_tck_c)
ROUTE        17     2.337      R5C18D.Q0 to      R3C18A.A0 jtag_ctrl_tap_instruction_1
CTOF_DEL    ---     0.452      R3C18A.A0 to      R3C18A.F0 SLICE_87
ROUTE         1     0.522      R3C18A.F0 to      R3C17A.M1 n2893
MTOOFX_DEL  ---     0.345      R3C17A.M1 to    R3C17A.OFX1 mux_479_i1/SLICE_67
ROUTE         1     0.544    R3C17A.OFX1 to      R3C17D.D1 n1347
CTOF_DEL    ---     0.452      R3C17D.D1 to      R3C17D.F1 SLICE_80
ROUTE         1     1.324      R3C17D.F1 to      R6C17A.A1 n3039
CTOOFX_DEL  ---     0.661      R6C17A.A1 to    R6C17A.OFX0 SLICE_52
ROUTE         1     0.000    R6C17A.OFX0 to     R6C17A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.046   (32.9% logic, 67.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R5C18D.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C17A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.485ns (weighted slack = -6.970ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i2  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:               6.558ns  (35.4% logic, 64.6% route), 5 logic levels.

 Constraint Details:

      6.558ns physical path delay SLICE_69 to SLICE_52 exceeds
      3.223ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.073ns) by 3.485ns

 Physical Path Details:

      Data path SLICE_69 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R6C18A.CLK to      R6C18A.Q0 SLICE_69 (from jtag_io_jtag_tck_c)
ROUTE        16     1.849      R6C18A.Q0 to      R3C18A.C0 jtag_ctrl_tap_instruction_2
CTOF_DEL    ---     0.452      R3C18A.C0 to      R3C18A.F0 SLICE_87
ROUTE         1     0.522      R3C18A.F0 to      R3C17A.M1 n2893
MTOOFX_DEL  ---     0.345      R3C17A.M1 to    R3C17A.OFX1 mux_479_i1/SLICE_67
ROUTE         1     0.544    R3C17A.OFX1 to      R3C17D.D1 n1347
CTOF_DEL    ---     0.452      R3C17D.D1 to      R3C17D.F1 SLICE_80
ROUTE         1     1.324      R3C17D.F1 to      R6C17A.A1 n3039
CTOOFX_DEL  ---     0.661      R6C17A.A1 to    R6C17A.OFX0 SLICE_52
ROUTE         1     0.000    R6C17A.OFX0 to     R6C17A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    6.558   (35.4% logic, 64.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C18A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C17A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.945ns (weighted slack = -5.890ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:               6.018ns  (32.8% logic, 67.2% route), 4 logic levels.

 Constraint Details:

      6.018ns physical path delay SLICE_81 to SLICE_52 exceeds
      3.223ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.073ns) by 2.945ns

 Physical Path Details:

      Data path SLICE_81 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C18B.CLK to     R14C18B.Q0 SLICE_81 (from jtag_io_jtag_tck_c)
ROUTE         2     1.795     R14C18B.Q0 to      R5C17C.D1 jtag_ctrl_tap_instruction_6
CTOF_DEL    ---     0.452      R5C17C.D1 to      R5C17C.F1 SLICE_86
ROUTE         4     0.925      R5C17C.F1 to      R3C17D.B1 n2876
CTOF_DEL    ---     0.452      R3C17D.B1 to      R3C17D.F1 SLICE_80
ROUTE         1     1.324      R3C17D.F1 to      R6C17A.A1 n3039
CTOOFX_DEL  ---     0.661      R6C17A.A1 to    R6C17A.OFX0 SLICE_52
ROUTE         1     0.000    R6C17A.OFX0 to     R6C17A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    6.018   (32.8% logic, 67.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to    R14C18B.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C17A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.890ns (weighted slack = -5.780ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i2  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:               5.963ns  (40.3% logic, 59.7% route), 5 logic levels.

 Constraint Details:

      5.963ns physical path delay SLICE_69 to SLICE_52 exceeds
      3.223ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.073ns) by 2.890ns

 Physical Path Details:

      Data path SLICE_69 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R6C18A.CLK to      R6C18A.Q0 SLICE_69 (from jtag_io_jtag_tck_c)
ROUTE        16     1.689      R6C18A.Q0 to      R3C17B.B0 jtag_ctrl_tap_instruction_2
CTOOFX_DEL  ---     0.661      R3C17B.B0 to    R3C17B.OFX0 mux_481_i1/SLICE_68
ROUTE         1     0.000    R3C17B.OFX0 to     R3C17A.FXA n1344
FXTOOFX_DE  ---     0.223     R3C17A.FXA to    R3C17A.OFX1 mux_479_i1/SLICE_67
ROUTE         1     0.544    R3C17A.OFX1 to      R3C17D.D1 n1347
CTOF_DEL    ---     0.452      R3C17D.D1 to      R3C17D.F1 SLICE_80
ROUTE         1     1.324      R3C17D.F1 to      R6C17A.A1 n3039
CTOOFX_DEL  ---     0.661      R6C17A.A1 to    R6C17A.OFX0 SLICE_52
ROUTE         1     0.000    R6C17A.OFX0 to     R6C17A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    5.963   (40.3% logic, 59.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C18A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C17A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.675ns (weighted slack = -5.350ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i2  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:               5.748ns  (34.3% logic, 65.7% route), 4 logic levels.

 Constraint Details:

      5.748ns physical path delay SLICE_69 to SLICE_52 exceeds
      3.223ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.073ns) by 2.675ns

 Physical Path Details:

      Data path SLICE_69 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R6C18A.CLK to      R6C18A.Q0 SLICE_69 (from jtag_io_jtag_tck_c)
ROUTE        16     2.066      R6C18A.Q0 to      R3C17D.B0 jtag_ctrl_tap_instruction_2
CTOF_DEL    ---     0.452      R3C17D.B0 to      R3C17D.F0 SLICE_80
ROUTE         1     0.384      R3C17D.F0 to      R3C17D.C1 n3037
CTOF_DEL    ---     0.452      R3C17D.C1 to      R3C17D.F1 SLICE_80
ROUTE         1     1.324      R3C17D.F1 to      R6C17A.A1 n3039
CTOOFX_DEL  ---     0.661      R6C17A.A1 to    R6C17A.OFX0 SLICE_52
ROUTE         1     0.000    R6C17A.OFX0 to     R6C17A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    5.748   (34.3% logic, 65.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C18A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.190       T9.PADDI to     R6C17A.CLK jtag_io_jtag_tck_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  52.916MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "jtag_io_jtag_tck_c"      |             |             |
155.135000 MHz ;                        |  155.135 MHz|   52.916 MHz|   7 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
jtag_io_jtag_tck_c_enable_96            |      20|     242|     62.86%
                                        |        |        |
n3087                                   |       4|     207|     53.77%
                                        |        |        |
n2876                                   |       4|     190|     49.35%
                                        |        |        |
n1706                                   |      10|     100|     25.97%
                                        |        |        |
n3089                                   |       3|      61|     15.84%
                                        |        |        |
n1651                                   |       5|      56|     14.55%
                                        |        |        |
jtag_ctrl_tap_instruction_6             |       2|      55|     14.29%
                                        |        |        |
jtag_ctrl_tap_fsm_state_1               |      23|      51|     13.25%
                                        |        |        |
jtag_ctrl_tap_instruction_5             |       2|      46|     11.95%
                                        |        |        |
jtag_ctrl_tap_instruction_4             |       2|      45|     11.69%
                                        |        |        |
jtag_ctrl_tap_instruction_7             |       2|      44|     11.43%
                                        |        |        |
n3101                                   |       2|      39|     10.13%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: jtag_io_jtag_tck_c   Source: jtag_io_jtag_tck.PAD   Loads: 66
   Covered under: FREQUENCY NET "jtag_io_jtag_tck_c" 155.135000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 385  Score: 585151
Cumulative negative slack: 498146

Constraints cover 1409 paths, 1 nets, and 693 connections (91.06% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Jun 11 15:50:24 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o machx03l_jrc1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx03l/promote.xml machx03l_jrc1.ncd machx03l_jrc1.prf 
Design file:     machx03l_jrc1.ncd
Preference file: machx03l_jrc1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "jtag_io_jtag_tck_c" 155.135000 MHz ;
            1409 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_43_i0_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_43_i0_i5  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_11 to SLICE_70 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18C.CLK to      R6C18C.Q0 SLICE_11 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152      R6C18C.Q0 to      R6C18B.M1 _zz_43_6 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R6C18C.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R6C18B.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_43_i0_i14  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_43_i0_i13  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_17 to SLICE_85 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C18D.CLK to      R7C18D.Q0 SLICE_17 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152      R7C18D.Q0 to      R7C18C.M0 _zz_43_14 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R7C18D.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R7C18C.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_43_i0_i24  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_43_i0_i23  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_23 to SLICE_95 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C16B.CLK to      R5C16B.Q0 SLICE_23 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152      R5C16B.Q0 to      R5C16C.M0 _zz_43_24 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R5C16B.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R5C16C.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_43_i0_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_43_i0_i4  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_70 to SLICE_70 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18B.CLK to      R6C18B.Q1 SLICE_70 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152      R6C18B.Q1 to      R6C18B.M0 _zz_43_5 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R6C18B.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R6C18B.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_43_i0_i8  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_43_i0_i7  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_73 to SLICE_73 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C19C.CLK to      R5C19C.Q1 SLICE_73 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152      R5C19C.Q1 to      R5C19C.M0 _zz_43_8 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R5C19C.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R5C19C.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_43_i0_i9  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_43_i0_i8  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_74 to SLICE_73 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_74 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C19B.CLK to      R5C19B.Q0 SLICE_74 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152      R5C19B.Q0 to      R5C19C.M1 _zz_43_9 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R5C19B.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R5C19C.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_43_i0_i27  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_43_i0_i26  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_79 to SLICE_79 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_79 to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C17B.CLK to      R5C17B.Q1 SLICE_79 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152      R5C17B.Q1 to      R5C17B.M0 _zz_43_27 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R5C17B.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R5C17B.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_43_i0_i11  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_43_i0_i10  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_83 to SLICE_83 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_83 to SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18D.CLK to      R6C18D.Q1 SLICE_83 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152      R6C18D.Q1 to      R6C18D.M0 _zz_43_11 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R6C18D.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R6C18D.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_43_i0_i28  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_43_i0_i27  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_96 to SLICE_79 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_96 to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C17A.CLK to      R5C17A.Q0 SLICE_96 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152      R5C17A.Q0 to      R5C17B.M1 _zz_43_28 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R5C17A.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R5C17B.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_43_i0_i29  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_43_i0_i28  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_96 to SLICE_96 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_96 to SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C17A.CLK to      R5C17A.Q1 SLICE_96 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152      R5C17A.Q1 to      R5C17A.M0 _zz_43_29 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R5C17A.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.866       T9.PADDI to     R5C17A.CLK jtag_io_jtag_tck_c
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "jtag_io_jtag_tck_c"      |             |             |
155.135000 MHz ;                        |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: jtag_io_jtag_tck_c   Source: jtag_io_jtag_tck.PAD   Loads: 66
   Covered under: FREQUENCY NET "jtag_io_jtag_tck_c" 155.135000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1409 paths, 1 nets, and 693 connections (91.06% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 385 (setup), 0 (hold)
Score: 585151 (setup), 0 (hold)
Cumulative negative slack: 498146 (498146+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

