============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Oct 28 2025  06:20:06 pm
  Module:                 batcher
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                    -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                    -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                    -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                    -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                    -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                    -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                    -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                    -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                    -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                    -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][10]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                    -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                    -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                    -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                    -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                    -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                    -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                    -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                    -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                    -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                    -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][11]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 3: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                   -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                   -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                   -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                   -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                   -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                   -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                   -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                   -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                   -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                   -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][6]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 4: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                   -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                   -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                   -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                   -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                   -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                   -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                   -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                   -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                   -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                   -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][7]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 5: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                   -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                   -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                   -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                   -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                   -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                   -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                   -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                   -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                   -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                   -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][3]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 6: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                   -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                   -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                   -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                   -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                   -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                   -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                   -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                   -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                   -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                   -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][2]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 7: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                    -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                    -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                    -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                    -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                    -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                    -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                    -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                    -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                    -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                    -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][12]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 8: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                   -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                   -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                   -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                   -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                   -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                   -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                   -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                   -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                   -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                   -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][1]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 9: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                   -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                   -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                   -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                   -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                   -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                   -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                   -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                   -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                   -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                   -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][9]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 10: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                   -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                   -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                   -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                   -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                   -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                   -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                   -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                   -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                   -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                   -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][8]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 11: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                    -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                    -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                    -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                    -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                    -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                    -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                    -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                    -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                    -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                    -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][13]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 12: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                   -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                   -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                   -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                   -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                   -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                   -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                   -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                   -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                   -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                   -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][5]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 13: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                   -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                   -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                   -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                   -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                   -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                   -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                   -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                   -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                   -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                   -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][4]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 14: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                   -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                   -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                   -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                   -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                   -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                   -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                   -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                   -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                   -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                   -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][0]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 15: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444968/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444840/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444672/X                    -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444613/X                    -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444588/X                    -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444565/X                    -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444534/X                    -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444433/X                    -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444210/X                    -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444094/X                    -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g443940/X                    -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g443854/X                    -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_latch_reg[3][3][14]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][3][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 16: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][10]/SEN -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 17: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][11]/SEN -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 18: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][15]/SEN -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 19: MET (361 ps) Setup Check with Pin data_latch_reg[4][11][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][11][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][11][14]/SEN -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][11][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 20: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][7]/SEN  -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 21: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][14]/SEN -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 22: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][13]/SEN -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 23: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][3]/SEN  -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 24: MET (361 ps) Setup Check with Pin data_latch_reg[4][11][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][11][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][11][13]/SEN -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][11][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 25: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][0]/SEN  -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 26: MET (361 ps) Setup Check with Pin data_latch_reg[4][11][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][11][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][11][11]/SEN -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 27: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][12]/SEN -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 28: MET (361 ps) Setup Check with Pin data_latch_reg[4][11][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][11][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][11][12]/SEN -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][11][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 29: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][4]/SEN  -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 30: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][8]/SEN  -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 31: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][6]/SEN  -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 32: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][2]/SEN  -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 33: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][5]/SEN  -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 34: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][9]/SEN  -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 35: MET (361 ps) Setup Check with Pin data_latch_reg[4][15][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[3][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[4][15][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     244                  
       Uncertainty:-       0                  
     Required Time:=    1423                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=     361                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[3][15][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[3][15][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.7    69   185     185    (-,-) 
  g444082/X                     -       A->X   F     inv_1x         2  6.5    34    40     225    (-,-) 
  g443866/X                     -       A->X   R     nand2_1x       2  6.6    62    49     274    (-,-) 
  g443748/X                     -       C->X   F     oai21_1x       2  6.6    56    64     338    (-,-) 
  g443664/X                     -       C->X   R     aoi21_1x       2  6.5    88    80     418    (-,-) 
  g443474/X                     -       A->X   F     nand2_1x       2  6.8    53    57     475    (-,-) 
  g443244/X                     -       A->X   R     oai21_1x       1  3.5    57    54     529    (-,-) 
  g443110/X                     -       C->X   F     aoi21_1x       1  3.4    33    36     565    (-,-) 
  g443083/X                     -       A->X   R     nor3_1x        1  3.1    76    61     626    (-,-) 
  g443055/X                     -       A->X   R     or2_1x        12 60.6   286   230     855    (-,-) 
  g443047/X                     -       A->X   F     inv_2x        20 97.5   183   206    1061    (-,-) 
  data_latch_reg[4][15][1]/SEN  -       -      F     sdffrq_1x     20    -     -     0    1061    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[4][15][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 36: MET (391 ps) Setup Check with Pin data_latch_reg[2][11][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     286                  
       Uncertainty:-       0                  
     Required Time:=    1381                  
      Launch Clock:-       0                  
         Data Path:-     990                  
             Slack:=     391                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q    -       CLK->Q R     sdffrq_1x      5  14.6   100   209     209    (-,-) 
  g446923/X                     -       A->X   F     inv_1x         1   3.6    36    35     244    (-,-) 
  g446727/X                     -       B0->X  R     oai22_1x       2   6.5   105    80     324    (-,-) 
  g446633/X                     -       A->X   F     nor3_1x        1   3.6    51    62     385    (-,-) 
  g446268/X                     -       C->X   R     aoi21_1x       1   3.6    61    61     447    (-,-) 
  g446118/X                     -       C->X   F     oai21_1x       1   3.6    45    52     498    (-,-) 
  g445979/X                     -       C->X   F     ao21_1x        1   3.6    28    82     581    (-,-) 
  g455548/X                     -       A->X   F     ao21_2x       22 105.5   172   205     785    (-,-) 
  g445917/X                     -       A->X   R     inv_1x        10  50.0   241   204     990    (-,-) 
  data_latch_reg[2][11][11]/SEN -       -      R     sdffrq_1x     10     -     -     0     990    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 37: MET (391 ps) Setup Check with Pin data_latch_reg[2][11][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     286                  
       Uncertainty:-       0                  
     Required Time:=    1381                  
      Launch Clock:-       0                  
         Data Path:-     990                  
             Slack:=     391                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q   -       CLK->Q R     sdffrq_1x      5  14.6   100   209     209    (-,-) 
  g446923/X                    -       A->X   F     inv_1x         1   3.6    36    35     244    (-,-) 
  g446727/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     324    (-,-) 
  g446633/X                    -       A->X   F     nor3_1x        1   3.6    51    62     385    (-,-) 
  g446268/X                    -       C->X   R     aoi21_1x       1   3.6    61    61     447    (-,-) 
  g446118/X                    -       C->X   F     oai21_1x       1   3.6    45    52     498    (-,-) 
  g445979/X                    -       C->X   F     ao21_1x        1   3.6    28    82     581    (-,-) 
  g455548/X                    -       A->X   F     ao21_2x       22 105.5   172   205     785    (-,-) 
  g445917/X                    -       A->X   R     inv_1x        10  50.0   241   204     990    (-,-) 
  data_latch_reg[2][11][3]/SEN -       -      R     sdffrq_1x     10     -     -     0     990    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][11][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 38: MET (391 ps) Setup Check with Pin data_latch_reg[2][11][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     286                  
       Uncertainty:-       0                  
     Required Time:=    1381                  
      Launch Clock:-       0                  
         Data Path:-     990                  
             Slack:=     391                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q    -       CLK->Q R     sdffrq_1x      5  14.6   100   209     209    (-,-) 
  g446923/X                     -       A->X   F     inv_1x         1   3.6    36    35     244    (-,-) 
  g446727/X                     -       B0->X  R     oai22_1x       2   6.5   105    80     324    (-,-) 
  g446633/X                     -       A->X   F     nor3_1x        1   3.6    51    62     385    (-,-) 
  g446268/X                     -       C->X   R     aoi21_1x       1   3.6    61    61     447    (-,-) 
  g446118/X                     -       C->X   F     oai21_1x       1   3.6    45    52     498    (-,-) 
  g445979/X                     -       C->X   F     ao21_1x        1   3.6    28    82     581    (-,-) 
  g455548/X                     -       A->X   F     ao21_2x       22 105.5   172   205     785    (-,-) 
  g445917/X                     -       A->X   R     inv_1x        10  50.0   241   204     990    (-,-) 
  data_latch_reg[2][11][14]/SEN -       -      R     sdffrq_1x     10     -     -     0     990    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][11][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 39: MET (391 ps) Setup Check with Pin data_latch_reg[2][11][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     286                  
       Uncertainty:-       0                  
     Required Time:=    1381                  
      Launch Clock:-       0                  
         Data Path:-     990                  
             Slack:=     391                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q   -       CLK->Q R     sdffrq_1x      5  14.6   100   209     209    (-,-) 
  g446923/X                    -       A->X   F     inv_1x         1   3.6    36    35     244    (-,-) 
  g446727/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     324    (-,-) 
  g446633/X                    -       A->X   F     nor3_1x        1   3.6    51    62     385    (-,-) 
  g446268/X                    -       C->X   R     aoi21_1x       1   3.6    61    61     447    (-,-) 
  g446118/X                    -       C->X   F     oai21_1x       1   3.6    45    52     498    (-,-) 
  g445979/X                    -       C->X   F     ao21_1x        1   3.6    28    82     581    (-,-) 
  g455548/X                    -       A->X   F     ao21_2x       22 105.5   172   205     785    (-,-) 
  g445917/X                    -       A->X   R     inv_1x        10  50.0   241   204     990    (-,-) 
  data_latch_reg[2][11][6]/SEN -       -      R     sdffrq_1x     10     -     -     0     990    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][11][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 40: MET (391 ps) Setup Check with Pin data_latch_reg[2][11][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     286                  
       Uncertainty:-       0                  
     Required Time:=    1381                  
      Launch Clock:-       0                  
         Data Path:-     990                  
             Slack:=     391                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q   -       CLK->Q R     sdffrq_1x      5  14.6   100   209     209    (-,-) 
  g446923/X                    -       A->X   F     inv_1x         1   3.6    36    35     244    (-,-) 
  g446727/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     324    (-,-) 
  g446633/X                    -       A->X   F     nor3_1x        1   3.6    51    62     385    (-,-) 
  g446268/X                    -       C->X   R     aoi21_1x       1   3.6    61    61     447    (-,-) 
  g446118/X                    -       C->X   F     oai21_1x       1   3.6    45    52     498    (-,-) 
  g445979/X                    -       C->X   F     ao21_1x        1   3.6    28    82     581    (-,-) 
  g455548/X                    -       A->X   F     ao21_2x       22 105.5   172   205     785    (-,-) 
  g445917/X                    -       A->X   R     inv_1x        10  50.0   241   204     990    (-,-) 
  data_latch_reg[2][11][4]/SEN -       -      R     sdffrq_1x     10     -     -     0     990    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][11][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 41: MET (391 ps) Setup Check with Pin data_latch_reg[2][11][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     286                  
       Uncertainty:-       0                  
     Required Time:=    1381                  
      Launch Clock:-       0                  
         Data Path:-     990                  
             Slack:=     391                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q   -       CLK->Q R     sdffrq_1x      5  14.6   100   209     209    (-,-) 
  g446923/X                    -       A->X   F     inv_1x         1   3.6    36    35     244    (-,-) 
  g446727/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     324    (-,-) 
  g446633/X                    -       A->X   F     nor3_1x        1   3.6    51    62     385    (-,-) 
  g446268/X                    -       C->X   R     aoi21_1x       1   3.6    61    61     447    (-,-) 
  g446118/X                    -       C->X   F     oai21_1x       1   3.6    45    52     498    (-,-) 
  g445979/X                    -       C->X   F     ao21_1x        1   3.6    28    82     581    (-,-) 
  g455548/X                    -       A->X   F     ao21_2x       22 105.5   172   205     785    (-,-) 
  g445917/X                    -       A->X   R     inv_1x        10  50.0   241   204     990    (-,-) 
  data_latch_reg[2][11][9]/SEN -       -      R     sdffrq_1x     10     -     -     0     990    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][11][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 42: MET (391 ps) Setup Check with Pin data_latch_reg[2][11][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     286                  
       Uncertainty:-       0                  
     Required Time:=    1381                  
      Launch Clock:-       0                  
         Data Path:-     990                  
             Slack:=     391                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q   -       CLK->Q R     sdffrq_1x      5  14.6   100   209     209    (-,-) 
  g446923/X                    -       A->X   F     inv_1x         1   3.6    36    35     244    (-,-) 
  g446727/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     324    (-,-) 
  g446633/X                    -       A->X   F     nor3_1x        1   3.6    51    62     385    (-,-) 
  g446268/X                    -       C->X   R     aoi21_1x       1   3.6    61    61     447    (-,-) 
  g446118/X                    -       C->X   F     oai21_1x       1   3.6    45    52     498    (-,-) 
  g445979/X                    -       C->X   F     ao21_1x        1   3.6    28    82     581    (-,-) 
  g455548/X                    -       A->X   F     ao21_2x       22 105.5   172   205     785    (-,-) 
  g445917/X                    -       A->X   R     inv_1x        10  50.0   241   204     990    (-,-) 
  data_latch_reg[2][11][8]/SEN -       -      R     sdffrq_1x     10     -     -     0     990    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][11][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 43: MET (391 ps) Setup Check with Pin data_latch_reg[2][11][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     286                  
       Uncertainty:-       0                  
     Required Time:=    1381                  
      Launch Clock:-       0                  
         Data Path:-     990                  
             Slack:=     391                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q   -       CLK->Q R     sdffrq_1x      5  14.6   100   209     209    (-,-) 
  g446923/X                    -       A->X   F     inv_1x         1   3.6    36    35     244    (-,-) 
  g446727/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     324    (-,-) 
  g446633/X                    -       A->X   F     nor3_1x        1   3.6    51    62     385    (-,-) 
  g446268/X                    -       C->X   R     aoi21_1x       1   3.6    61    61     447    (-,-) 
  g446118/X                    -       C->X   F     oai21_1x       1   3.6    45    52     498    (-,-) 
  g445979/X                    -       C->X   F     ao21_1x        1   3.6    28    82     581    (-,-) 
  g455548/X                    -       A->X   F     ao21_2x       22 105.5   172   205     785    (-,-) 
  g445917/X                    -       A->X   R     inv_1x        10  50.0   241   204     990    (-,-) 
  data_latch_reg[2][11][1]/SEN -       -      R     sdffrq_1x     10     -     -     0     990    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][11][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 44: MET (391 ps) Setup Check with Pin data_latch_reg[2][11][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][11][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     286                  
       Uncertainty:-       0                  
     Required Time:=    1381                  
      Launch Clock:-       0                  
         Data Path:-     990                  
             Slack:=     391                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q   -       CLK->Q R     sdffrq_1x      5  14.6   100   209     209    (-,-) 
  g446923/X                    -       A->X   F     inv_1x         1   3.6    36    35     244    (-,-) 
  g446727/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     324    (-,-) 
  g446633/X                    -       A->X   F     nor3_1x        1   3.6    51    62     385    (-,-) 
  g446268/X                    -       C->X   R     aoi21_1x       1   3.6    61    61     447    (-,-) 
  g446118/X                    -       C->X   F     oai21_1x       1   3.6    45    52     498    (-,-) 
  g445979/X                    -       C->X   F     ao21_1x        1   3.6    28    82     581    (-,-) 
  g455548/X                    -       A->X   F     ao21_2x       22 105.5   172   205     785    (-,-) 
  g445917/X                    -       A->X   R     inv_1x        10  50.0   241   204     990    (-,-) 
  data_latch_reg[2][11][2]/SEN -       -      R     sdffrq_1x     10     -     -     0     990    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][11][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 45: MET (391 ps) Setup Check with Pin data_latch_reg[2][9][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][9][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     286                  
       Uncertainty:-       0                  
     Required Time:=    1381                  
      Launch Clock:-       0                  
         Data Path:-     990                  
             Slack:=     391                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][9][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][9][11]/Q   -       CLK->Q R     sdffrq_1x      5  14.6   100   209     209    (-,-) 
  g446923/X                    -       A->X   F     inv_1x         1   3.6    36    35     244    (-,-) 
  g446727/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     324    (-,-) 
  g446633/X                    -       A->X   F     nor3_1x        1   3.6    51    62     385    (-,-) 
  g446268/X                    -       C->X   R     aoi21_1x       1   3.6    61    61     447    (-,-) 
  g446118/X                    -       C->X   F     oai21_1x       1   3.6    45    52     498    (-,-) 
  g445979/X                    -       C->X   F     ao21_1x        1   3.6    28    82     581    (-,-) 
  g455548/X                    -       A->X   F     ao21_2x       22 105.5   172   205     785    (-,-) 
  g445917/X                    -       A->X   R     inv_1x        10  50.0   241   204     990    (-,-) 
  data_latch_reg[2][9][15]/SEN -       -      R     sdffrq_1x     10     -     -     0     990    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][9][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 46: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 47: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 48: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 49: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 50: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 51: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 52: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 53: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 54: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 55: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 56: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 57: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 58: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 59: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 60: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 61: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 62: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 63: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 64: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 65: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 66: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 67: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 68: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 69: MET (396 ps) Setup Check with Pin data_latch_reg[3][9][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][9][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][8][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][8][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445437/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445080/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444828/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444714/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444601/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444556/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444537/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444525/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444520/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][9][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][9][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 70: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 71: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 72: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 73: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 74: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 75: MET (396 ps) Setup Check with Pin data_latch_reg[3][17][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][17][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][16][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445571/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445411/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444942/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444821/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444663/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444571/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444553/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444539/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444532/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][17][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 76: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 77: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 78: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 79: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 80: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 81: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 82: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 83: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 84: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 85: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 86: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 87: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 88: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 89: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 90: MET (396 ps) Setup Check with Pin data_latch_reg[3][11][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][11][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][10][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][10][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445436/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445081/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444829/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444713/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444600/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444555/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444536/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444524/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444519/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][11][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][11][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 91: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 92: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 93: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 94: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 95: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 96: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 97: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 98: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 99: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 100: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 101: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 102: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 103: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 104: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 105: MET (396 ps) Setup Check with Pin data_latch_reg[3][1][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][1][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][0][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][0][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445006/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444841/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444674/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444610/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444557/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444526/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444432/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444347/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444313/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][1][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][1][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 106: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 107: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 108: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 109: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 110: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 111: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 112: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 113: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 114: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 115: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 116: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 117: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 118: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 119: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 120: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 121: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 122: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 123: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                     -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                     -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                     -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                     -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                     -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                     -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                     -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                     -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                     -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 124: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 125: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 126: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 127: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 128: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 129: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 130: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 131: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 132: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 133: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 134: MET (396 ps) Setup Check with Pin data_latch_reg[3][4][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444967/X                   -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444839/X                   -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444673/X                   -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444609/X                   -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444552/X                   -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444522/X                   -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444435/X                   -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444350/X                   -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444315/X                   -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][4][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][4][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 135: MET (396 ps) Setup Check with Pin data_latch_reg[3][20][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][20][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=     396                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][20][6]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444965/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444835/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444676/X                    -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444611/X                    -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444551/X                    -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444527/X                    -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444431/X                    -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444351/X                    -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444316/X                    -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_latch_reg[3][20][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][20][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 136: MET (409 ps) Setup Check with Pin data_latch_reg[2][25][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][25][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     259                  
       Uncertainty:-       0                  
     Required Time:=    1407                  
      Launch Clock:-       0                  
         Data Path:-     999                  
             Slack:=     409                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                        -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  g445062/X                     -       A->X   R     inv_1x         1   5.4    62    49     998    (-,-) 
  data_latch_reg[2][25][15]/SEN -       -      R     sdffrq_1x      1     -     -     0     999    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 137: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 138: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 139: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 140: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 141: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 142: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 143: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 144: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 145: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 146: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 147: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 148: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 149: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 150: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 151: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 152: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 153: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 154: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 155: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 156: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 157: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 158: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 159: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 160: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 161: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 162: MET (424 ps) Setup Check with Pin data_latch_reg[3][30][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][30][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][30][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][30][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][30][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445715/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445576/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445399/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444943/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444818/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444599/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444570/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444558/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444549/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][30][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][30][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 163: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 164: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 165: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 166: MET (424 ps) Setup Check with Pin data_latch_reg[3][28][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][28][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][28][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][28][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][28][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445769/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445578/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445425/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444944/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444845/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444614/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444569/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444559/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444550/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][28][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][28][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 167: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 168: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 169: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 170: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 171: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 172: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 173: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 174: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 175: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 176: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 177: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 178: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 179: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 180: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 181: MET (424 ps) Setup Check with Pin data_latch_reg[3][19][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][19][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][18][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][18][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445707/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445434/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445078/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444945/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444710/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444572/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444554/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444540/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444533/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][19][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][19][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 182: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 183: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 184: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 185: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 186: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 187: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 188: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 189: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 190: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 191: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 192: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 193: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 194: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 195: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 196: MET (424 ps) Setup Check with Pin data_latch_reg[3][6][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][6][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][6][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445480/X                    -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444924/X                    -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444774/X                    -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444675/X                    -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444577/X                    -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444538/X                    -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444523/X                    -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444463/X                    -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444428/X                    -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][6][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][6][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 197: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 198: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 199: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 200: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 201: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 202: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 203: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 204: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 205: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 206: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 207: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 208: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 209: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 210: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 211: MET (424 ps) Setup Check with Pin data_latch_reg[3][12][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][12][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][12][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][12][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445256/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444923/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444772/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444635/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444578/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444529/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444434/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444349/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444314/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][12][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][12][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 212: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 213: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 214: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 215: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 216: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 217: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 218: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 219: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 220: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 221: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 222: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 223: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 224: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 225: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 226: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 227: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 228: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 229: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 230: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 231: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 232: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 233: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 234: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 235: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 236: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 237: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 238: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 239: MET (424 ps) Setup Check with Pin data_latch_reg[3][27][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][26][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][27][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][26][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][26][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445484/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444659/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444589/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444564/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444530/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444205/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444095/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443942/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443856/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][27][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][27][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 240: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 241: MET (424 ps) Setup Check with Pin data_latch_reg[3][25][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][25][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=     424                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][24][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445478/X                     -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444660/X                     -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444590/X                     -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444563/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444531/X                     -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444209/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444099/X                     -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g443941/X                     -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g443855/X                     -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_latch_reg[3][25][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][25][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 242: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                   -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                   -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                   -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                   -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                   -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                   -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                   -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                   -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                   -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                   -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                   -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                   -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][6]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 243: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                   -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                   -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                   -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                   -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                   -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                   -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                   -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                   -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                   -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                   -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                   -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                   -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][2]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 244: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                   -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                   -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                   -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                   -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                   -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                   -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                   -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                   -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                   -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                   -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                   -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                   -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][8]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 245: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                    -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                    -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                    -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                    -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                    -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                    -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                    -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                    -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                    -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                    -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                    -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                    -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][12]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 246: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                   -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                   -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                   -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                   -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                   -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                   -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                   -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                   -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                   -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                   -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                   -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                   -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][4]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 247: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                    -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                    -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                    -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                    -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                    -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                    -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                    -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                    -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                    -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                    -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                    -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                    -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][11]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 248: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                    -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                    -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                    -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                    -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                    -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                    -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                    -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                    -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                    -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                    -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                    -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                    -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][10]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 249: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                   -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                   -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                   -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                   -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                   -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                   -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                   -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                   -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                   -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                   -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                   -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                   -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][5]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 250: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                   -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                   -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                   -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                   -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                   -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                   -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                   -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                   -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                   -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                   -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                   -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                   -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][9]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 251: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                   -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                   -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                   -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                   -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                   -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                   -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                   -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                   -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                   -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                   -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                   -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                   -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][1]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 252: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                    -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                    -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                    -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                    -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                    -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                    -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                    -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                    -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                    -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                    -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                    -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                    -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][14]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 253: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                   -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                   -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                   -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                   -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                   -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                   -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                   -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                   -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                   -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                   -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                   -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                   -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][7]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 254: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                    -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                    -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                    -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                    -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                    -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                    -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                    -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                    -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                    -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                    -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                    -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                    -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][15]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 255: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                    -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                    -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                    -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                    -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                    -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                    -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                    -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                    -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                    -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                    -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                    -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                    -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][13]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 256: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                   -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                   -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                   -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                   -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                   -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                   -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                   -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                   -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                   -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                   -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                   -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                   -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][3]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 257: MET (436 ps) Setup Check with Pin data_latch_reg[3][2][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][2][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    1387                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=     436                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_latch_reg[2][3][2]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][3][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445022/X                   -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444968/X                   -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444840/X                   -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444672/X                   -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444613/X                   -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444588/X                   -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444565/X                   -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444534/X                   -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444433/X                   -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444210/X                   -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444094/X                   -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g443940/X                   -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_latch_reg[3][2][0]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][2][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 258: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 259: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 260: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 261: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 262: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 263: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 264: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 265: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 266: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 267: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 268: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 269: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 270: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 271: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 272: MET (452 ps) Setup Check with Pin data_latch_reg[3][14][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][14][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[2][14][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g445003/X                     -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g444922/X                     -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g444723/X                     -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g444693/X                     -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g444573/X                     -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g444535/X                     -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g444521/X                     -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g444464/X                     -       A->X   F     or2_2x        17 83.7   146   203     779    (-,-) 
  g444429/X                     -       A->X   R     inv_2x        15 74.8   186   160     938    (-,-) 
  data_latch_reg[3][14][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[3][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 273: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q    -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                     -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                     -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                     -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                     -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                     -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                     -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                     -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                     -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                     -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                     -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                     -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][11]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 274: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q    -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                     -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                     -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                     -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                     -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                     -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                     -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                     -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                     -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                     -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                     -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                     -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][10]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 275: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][7]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 276: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][6]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 277: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][6]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 278: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][7]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 279: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q    -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                     -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                     -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                     -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                     -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                     -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                     -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                     -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                     -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                     -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                     -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                     -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][12]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 280: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q    -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                     -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                     -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                     -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                     -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                     -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                     -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                     -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                     -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                     -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                     -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                     -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][14]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 281: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][5]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 282: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][3]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 283: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][9]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 284: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][8]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 285: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][4]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 286: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][5]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 287: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][4]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 288: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][3]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 289: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][2]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 290: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][1]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 291: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q    -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                     -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                     -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                     -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                     -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                     -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                     -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                     -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                     -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                     -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                     -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                     -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][13]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 292: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][2]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 293: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][1]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 294: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][8]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 295: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q    -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                     -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                     -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                     -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                     -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                     -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                     -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                     -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                     -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                     -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                     -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                     -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][14]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 296: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][9]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 297: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q    -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                     -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                     -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                     -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                     -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                     -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                     -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                     -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                     -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                     -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                     -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                     -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][12]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 298: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q    -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                     -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                     -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                     -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                     -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                     -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                     -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                     -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                     -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                     -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                     -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                     -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][10]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 299: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q    -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                     -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                     -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                     -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                     -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                     -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                     -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                     -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                     -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                     -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                     -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                     -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][11]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 300: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q    -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                     -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                     -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                     -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                     -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                     -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                     -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                     -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                     -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                     -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                     -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                     -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][13]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 301: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q    -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                     -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                     -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                     -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                     -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                     -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                     -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                     -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                     -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                     -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                     -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                     -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                     -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][15]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 302: MET (452 ps) Setup Check with Pin data_latch_reg[6][16][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][16][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][16][0]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][16][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 303: MET (452 ps) Setup Check with Pin data_latch_reg[6][17][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[6][17][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     277                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=     452                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][17][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][17][2]/Q   -       CLK->Q R     sdffrq_1x      3   8.7    69   185     185    (-,-) 
  g441474/X                    -       A->X   F     inv_1x         2   6.3    34    39     225    (-,-) 
  g441246/X                    -       B->X   R     nor2_1x        2   6.2    76    62     287    (-,-) 
  g441122/X                    -       A->X   R     or2_1x         1   3.6    27    67     354    (-,-) 
  g440689/X                    -       A1->X  F     aoi22_1x       1   3.6    49    33     387    (-,-) 
  g440612/X                    -       C->X   F     oa21_1x        1   3.6    27    59     446    (-,-) 
  g440476/X                    -       C->X   F     oa21_1x        1   3.6    27    52     499    (-,-) 
  g440413/X                    -       C->X   R     aoi21_1x       1   3.5    62    56     554    (-,-) 
  g440344/X                    -       C->X   F     aoi21_1x       1   3.6    36    38     592    (-,-) 
  g440280/X                    -       B0->X  R     oai22_1x       1   3.6    78    61     653    (-,-) 
  g440255/X                    -       C->X   F     oai21_1x       1   3.3    44    55     708    (-,-) 
  g440247/X                    -       A->X   R     nand2_1x       1   3.7    43    40     748    (-,-) 
  g440062/X                    -       A->X   R     ao21_4x       31 154.0   189   190     938    (-,-) 
  data_latch_reg[6][17][0]/SEN -       -      R     sdffrq_1x     31     -     -     0     938    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][17][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 304: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 305: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 306: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 307: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 308: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 309: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 310: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 311: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 312: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 313: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 314: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 315: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 316: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 317: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 318: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 319: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 320: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 321: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 322: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 323: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 324: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 325: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 326: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 327: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 328: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 329: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 330: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 331: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 332: MET (468 ps) Setup Check with Pin data_latch_reg[5][4][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][4][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][4][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][4][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 333: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 334: MET (468 ps) Setup Check with Pin data_latch_reg[5][6][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][6][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[4][4][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][4][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441981/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441861/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441718/X                   -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441681/X                   -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441669/X                   -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441649/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441642/X                   -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441628/X                   -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441245/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440927/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][6][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][6][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 335: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                     -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                     -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                     -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                     -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 336: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 337: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                     -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                     -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                     -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                     -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 338: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 339: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                     -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                     -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                     -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                     -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 340: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 341: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                     -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                     -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                     -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                     -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 342: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 343: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 344: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                     -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                     -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                     -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                     -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 345: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 346: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                     -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                     -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                     -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                     -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 347: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                     -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                     -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                     -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                     -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 348: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                     -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                     -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                     -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                     -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 349: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 350: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                     -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                     -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                     -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                     -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 351: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 352: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 353: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 354: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 355: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                     -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                     -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                     -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                     -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 356: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 357: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 358: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 359: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 360: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 361: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 362: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 363: MET (468 ps) Setup Check with Pin data_latch_reg[5][29][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][29][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                     -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                     -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                     -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                     -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                     -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][29][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][29][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 364: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 365: MET (468 ps) Setup Check with Pin data_latch_reg[5][31][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[4][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[5][31][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[4][29][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[4][29][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g441987/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g441855/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g441714/X                    -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g441683/X                    -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g441668/X                    -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g441652/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g441643/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     630    (-,-) 
  g441629/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     677    (-,-) 
  g441235/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g440928/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[5][31][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[5][31][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 366: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                    -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                    -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 367: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                    -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                    -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 368: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 369: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                    -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                    -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 370: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                    -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                    -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 371: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                    -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                    -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 372: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                    -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                    -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 373: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 374: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                    -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                    -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 375: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 376: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 377: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 378: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 379: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                    -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                    -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 380: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                    -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                    -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 381: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                    -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                    -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 382: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                    -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                    -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                    -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                    -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 383: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 384: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 385: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 386: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 387: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 388: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 389: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 390: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 391: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 392: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 393: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 394: MET (468 ps) Setup Check with Pin data_latch_reg[6][9][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][9][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][9][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][9][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 395: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 396: MET (468 ps) Setup Check with Pin data_latch_reg[6][8][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[6][8][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     959                  
             Slack:=     468                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[5][8][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[5][8][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g440851/X                   -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g440705/X                   -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g440480/X                   -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g440417/X                   -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g440346/X                   -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g440304/X                   -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g440281/X                   -       C->X   R     aoi21_1x       1   3.6    63    58     621    (-,-) 
  g440246/X                   -       B0->X  F     oai22_1x       1   3.7    43    55     676    (-,-) 
  g440013/X                   -       A->X   F     ao21_1x        1   3.5    28    70     746    (-,-) 
  g439887/X                   -       A->X   F     ao21_4x       31 150.9   146   213     959    (-,-) 
  data_latch_reg[6][8][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     959    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[6][8][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 397: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 398: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 399: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 400: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 401: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 402: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 403: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 404: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 405: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 406: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 407: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 408: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 409: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 410: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 411: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 412: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 413: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 414: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 415: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 416: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 417: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 418: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 419: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 420: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 421: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 422: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 423: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 424: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 425: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 426: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 427: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 428: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 429: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 430: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 431: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 432: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 433: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 434: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 435: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 436: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 437: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 438: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 439: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 440: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 441: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 442: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 443: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 444: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 445: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 446: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 447: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 448: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 449: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 450: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 451: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 452: MET (477 ps) Setup Check with Pin data_latch_reg[10][17][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][17][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK   -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                      -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                      -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                      -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                      -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                      -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                      -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                      -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                      -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                      -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                      -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][17][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  xif_clk                        (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][17][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 453: MET (477 ps) Setup Check with Pin data_latch_reg[10][16][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][16][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][16][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][16][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435303/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g435105/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434836/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434745/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434695/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434661/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434636/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434622/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434604/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434318/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][16][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][16][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 454: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 455: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 456: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 457: MET (477 ps) Setup Check with Pin data_latch_reg[10][14][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][14][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][14][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][14][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 458: MET (477 ps) Setup Check with Pin data_latch_reg[10][15][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[10][15][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1427                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=     477                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[9][14][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435217/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434945/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434769/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g434698/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g434665/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g434640/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g434630/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g434613/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g434477/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g434154/X                     -       A->X   F     ao21_4x       31 150.9   146   213     951    (-,-) 
  data_latch_reg[10][15][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     951    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[10][15][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 459: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                        -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 460: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                        -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 461: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 462: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 463: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 464: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                        -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 465: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 466: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                        -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 467: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 468: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                        -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 469: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                        -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 470: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 471: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 472: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                        -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 473: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 474: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                        -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 475: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][3]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 476: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 477: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                        -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][13]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 478: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                     -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                     -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                     -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                     -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                     -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                     -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                     -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                        -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 479: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 480: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 481: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 482: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 483: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 484: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][9]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 485: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 486: MET (478 ps) Setup Check with Pin data_latch_reg[2][27][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][27][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][27][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][27][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 487: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 488: MET (478 ps) Setup Check with Pin data_latch_reg[2][25][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_latch_reg[2][25][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    1428                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=     478                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][25][2]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][25][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446287/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446133/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445994/X                    -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g445953/X                    -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g445931/X                    -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g445911/X                    -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g445903/X                    -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g445716/X                    -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g445562/X                    -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g140/X                       -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  data_latch_reg[2][25][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][25][4]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 489: MET (485 ps) Setup Check with Pin data_latch_reg[2][7][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=    1392                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     485                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/Q   -       CLK->Q R     sdffrq_1x      5  15.0   102   211     211    (-,-) 
  g446508/X                    -       A->X   F     inv_1x         1   3.6    37    35     246    (-,-) 
  g446239/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     326    (-,-) 
  g446088/X                    -       A->X   F     nor3_1x        1   3.6    51    62     387    (-,-) 
  g445955/X                    -       C->X   R     aoi21_1x       1   3.7    62    62     449    (-,-) 
  g445925/X                    -       C->X   R     oa21_1x        1   3.6    29    72     522    (-,-) 
  g445823/X                    -       C->X   F     oai21_1x       1   3.5    34    42     563    (-,-) 
  g445659/X                    -       A->X   F     ao21_4x       25 120.1   125   196     760    (-,-) 
  g445634/X                    -       A->X   R     inv_1x         7  35.2   174   147     907    (-,-) 
  data_latch_reg[2][7][10]/SEN -       -      R     sdffrq_1x      7     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][7][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 490: MET (485 ps) Setup Check with Pin data_latch_reg[2][7][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=    1392                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     485                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/Q   -       CLK->Q R     sdffrq_1x      5  15.0   102   211     211    (-,-) 
  g446508/X                    -       A->X   F     inv_1x         1   3.6    37    35     246    (-,-) 
  g446239/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     326    (-,-) 
  g446088/X                    -       A->X   F     nor3_1x        1   3.6    51    62     387    (-,-) 
  g445955/X                    -       C->X   R     aoi21_1x       1   3.7    62    62     449    (-,-) 
  g445925/X                    -       C->X   R     oa21_1x        1   3.6    29    72     522    (-,-) 
  g445823/X                    -       C->X   F     oai21_1x       1   3.5    34    42     563    (-,-) 
  g445659/X                    -       A->X   F     ao21_4x       25 120.1   125   196     760    (-,-) 
  g445634/X                    -       A->X   R     inv_1x         7  35.2   174   147     907    (-,-) 
  data_latch_reg[2][7][11]/SEN -       -      R     sdffrq_1x      7     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][7][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 491: MET (485 ps) Setup Check with Pin data_latch_reg[2][7][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=    1392                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     485                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/Q   -       CLK->Q R     sdffrq_1x      5  15.0   102   211     211    (-,-) 
  g446508/X                    -       A->X   F     inv_1x         1   3.6    37    35     246    (-,-) 
  g446239/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     326    (-,-) 
  g446088/X                    -       A->X   F     nor3_1x        1   3.6    51    62     387    (-,-) 
  g445955/X                    -       C->X   R     aoi21_1x       1   3.7    62    62     449    (-,-) 
  g445925/X                    -       C->X   R     oa21_1x        1   3.6    29    72     522    (-,-) 
  g445823/X                    -       C->X   F     oai21_1x       1   3.5    34    42     563    (-,-) 
  g445659/X                    -       A->X   F     ao21_4x       25 120.1   125   196     760    (-,-) 
  g445634/X                    -       A->X   R     inv_1x         7  35.2   174   147     907    (-,-) 
  data_latch_reg[2][7][5]/SEN  -       -      R     sdffrq_1x      7     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][7][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 492: MET (485 ps) Setup Check with Pin data_latch_reg[2][7][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=    1392                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     485                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/Q   -       CLK->Q R     sdffrq_1x      5  15.0   102   211     211    (-,-) 
  g446508/X                    -       A->X   F     inv_1x         1   3.6    37    35     246    (-,-) 
  g446239/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     326    (-,-) 
  g446088/X                    -       A->X   F     nor3_1x        1   3.6    51    62     387    (-,-) 
  g445955/X                    -       C->X   R     aoi21_1x       1   3.7    62    62     449    (-,-) 
  g445925/X                    -       C->X   R     oa21_1x        1   3.6    29    72     522    (-,-) 
  g445823/X                    -       C->X   F     oai21_1x       1   3.5    34    42     563    (-,-) 
  g445659/X                    -       A->X   F     ao21_4x       25 120.1   125   196     760    (-,-) 
  g445634/X                    -       A->X   R     inv_1x         7  35.2   174   147     907    (-,-) 
  data_latch_reg[2][7][15]/SEN -       -      R     sdffrq_1x      7     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][7][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 493: MET (485 ps) Setup Check with Pin data_latch_reg[2][7][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=    1392                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     485                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/Q   -       CLK->Q R     sdffrq_1x      5  15.0   102   211     211    (-,-) 
  g446508/X                    -       A->X   F     inv_1x         1   3.6    37    35     246    (-,-) 
  g446239/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     326    (-,-) 
  g446088/X                    -       A->X   F     nor3_1x        1   3.6    51    62     387    (-,-) 
  g445955/X                    -       C->X   R     aoi21_1x       1   3.7    62    62     449    (-,-) 
  g445925/X                    -       C->X   R     oa21_1x        1   3.6    29    72     522    (-,-) 
  g445823/X                    -       C->X   F     oai21_1x       1   3.5    34    42     563    (-,-) 
  g445659/X                    -       A->X   F     ao21_4x       25 120.1   125   196     760    (-,-) 
  g445634/X                    -       A->X   R     inv_1x         7  35.2   174   147     907    (-,-) 
  data_latch_reg[2][7][0]/SEN  -       -      R     sdffrq_1x      7     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][7][0]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 494: MET (485 ps) Setup Check with Pin data_latch_reg[2][7][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=    1392                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     485                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/Q   -       CLK->Q R     sdffrq_1x      5  15.0   102   211     211    (-,-) 
  g446508/X                    -       A->X   F     inv_1x         1   3.6    37    35     246    (-,-) 
  g446239/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     326    (-,-) 
  g446088/X                    -       A->X   F     nor3_1x        1   3.6    51    62     387    (-,-) 
  g445955/X                    -       C->X   R     aoi21_1x       1   3.7    62    62     449    (-,-) 
  g445925/X                    -       C->X   R     oa21_1x        1   3.6    29    72     522    (-,-) 
  g445823/X                    -       C->X   F     oai21_1x       1   3.5    34    42     563    (-,-) 
  g445659/X                    -       A->X   F     ao21_4x       25 120.1   125   196     760    (-,-) 
  g445634/X                    -       A->X   R     inv_1x         7  35.2   174   147     907    (-,-) 
  data_latch_reg[2][7][8]/SEN  -       -      R     sdffrq_1x      7     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][7][8]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 495: MET (485 ps) Setup Check with Pin data_latch_reg[2][7][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][7][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=    1392                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=     485                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][5][11]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][5][11]/Q   -       CLK->Q R     sdffrq_1x      5  15.0   102   211     211    (-,-) 
  g446508/X                    -       A->X   F     inv_1x         1   3.6    37    35     246    (-,-) 
  g446239/X                    -       B0->X  R     oai22_1x       2   6.5   105    80     326    (-,-) 
  g446088/X                    -       A->X   F     nor3_1x        1   3.6    51    62     387    (-,-) 
  g445955/X                    -       C->X   R     aoi21_1x       1   3.7    62    62     449    (-,-) 
  g445925/X                    -       C->X   R     oa21_1x        1   3.6    29    72     522    (-,-) 
  g445823/X                    -       C->X   F     oai21_1x       1   3.5    34    42     563    (-,-) 
  g445659/X                    -       A->X   F     ao21_4x       25 120.1   125   196     760    (-,-) 
  g445634/X                    -       A->X   R     inv_1x         7  35.2   174   147     907    (-,-) 
  data_latch_reg[2][7][1]/SEN  -       -      R     sdffrq_1x      7     -     -     0     907    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][7][1]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 496: MET (498 ps) Setup Check with Pin data_latch_reg[2][15][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][13][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][15][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=    1392                  
      Launch Clock:-       0                  
         Data Path:-     895                  
             Slack:=     498                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][13][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][13][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][13][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446284/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446140/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445992/X                     -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445947/X                     -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445907/X                     -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445820/X                     -       A->X   F     oai21_1x       1   3.5    34    41     551    (-,-) 
  g445654/X                     -       A->X   F     ao21_4x       25 120.1   125   196     747    (-,-) 
  g445633/X                     -       A->X   R     inv_1x         7  35.2   174   147     894    (-,-) 
  data_latch_reg[2][15][12]/SEN -       -      R     sdffrq_1x      7     -     -     0     895    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][15][12]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 497: MET (498 ps) Setup Check with Pin data_latch_reg[2][15][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][13][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][15][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=    1392                  
      Launch Clock:-       0                  
         Data Path:-     895                  
             Slack:=     498                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][13][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][13][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][13][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446284/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446140/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445992/X                    -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445947/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445907/X                    -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445820/X                    -       A->X   F     oai21_1x       1   3.5    34    41     551    (-,-) 
  g445654/X                    -       A->X   F     ao21_4x       25 120.1   125   196     747    (-,-) 
  g445633/X                    -       A->X   R     inv_1x         7  35.2   174   147     894    (-,-) 
  data_latch_reg[2][15][7]/SEN -       -      R     sdffrq_1x      7     -     -     0     895    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][15][7]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 498: MET (498 ps) Setup Check with Pin data_latch_reg[2][15][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][13][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][15][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=    1392                  
      Launch Clock:-       0                  
         Data Path:-     895                  
             Slack:=     498                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][13][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][13][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][13][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446284/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446140/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445992/X                     -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445947/X                     -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445907/X                     -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445820/X                     -       A->X   F     oai21_1x       1   3.5    34    41     551    (-,-) 
  g445654/X                     -       A->X   F     ao21_4x       25 120.1   125   196     747    (-,-) 
  g445633/X                     -       A->X   R     inv_1x         7  35.2   174   147     894    (-,-) 
  data_latch_reg[2][15][10]/SEN -       -      R     sdffrq_1x      7     -     -     0     895    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][15][10]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 499: MET (498 ps) Setup Check with Pin data_latch_reg[2][15][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][13][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][15][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=    1392                  
      Launch Clock:-       0                  
         Data Path:-     895                  
             Slack:=     498                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][13][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_latch_reg[1][13][6]/CLK  -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][13][6]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446284/X                     -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446140/X                     -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445992/X                     -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445947/X                     -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445907/X                     -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445820/X                     -       A->X   F     oai21_1x       1   3.5    34    41     551    (-,-) 
  g445654/X                     -       A->X   F     ao21_4x       25 120.1   125   196     747    (-,-) 
  g445633/X                     -       A->X   R     inv_1x         7  35.2   174   147     894    (-,-) 
  data_latch_reg[2][15][15]/SEN -       -      R     sdffrq_1x      7     -     -     0     895    (-,-) 
#--------------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  xif_clk                       (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][15][15]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 500: MET (498 ps) Setup Check with Pin data_latch_reg[2][15][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[1][13][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[2][15][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     274                  
       Uncertainty:-       0                  
     Required Time:=    1392                  
      Launch Clock:-       0                  
         Data Path:-     895                  
             Slack:=     498                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  data_latch_reg[1][13][6]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_latch_reg[1][13][6]/CLK -       -      R     (arrival)   7168     -     1     0       0    (-,-) 
  data_latch_reg[1][13][6]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g446284/X                    -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g446140/X                    -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g445992/X                    -       A1->X  R     aoi22_1x       1   3.6    68    51     397    (-,-) 
  g445947/X                    -       C->X   F     oai21_1x       1   3.6    42    54     450    (-,-) 
  g445907/X                    -       C->X   R     aoi21_1x       1   3.7    61    60     510    (-,-) 
  g445820/X                    -       A->X   F     oai21_1x       1   3.5    34    41     551    (-,-) 
  g445654/X                    -       A->X   F     ao21_4x       25 120.1   125   196     747    (-,-) 
  g445633/X                    -       A->X   R     inv_1x         7  35.2   174   147     894    (-,-) 
  data_latch_reg[2][15][5]/SEN -       -      R     sdffrq_1x      7     -     -     0     895    (-,-) 
#-------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  data_latch_reg[2][15][5]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------


