Analysis & Synthesis report for FPGA_oscilloscope
Wed May 15 01:27:54 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated
 15. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|a_graycounter_677:rdptr_g1p
 16. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|a_graycounter_2lc:wrptr_g1p
 17. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram
 18. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|alt_synch_pipe_e98:rs_dgwp
 19. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe8
 20. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|dffpipe_3dc:wraclr
 21. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 22. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_pe9:dffpipe10
 23. Parameter Settings for User Entity Instance: ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 24. Parameter Settings for User Entity Instance: Uart:uart_inst
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. Port Connectivity Checks: "ADC0_drive:adc0_inst"
 27. SignalTap II Logic Analyzer Settings
 28. Elapsed Time Per Partition
 29. Connections to In-System Debugging Instance "auto_signaltap_0"
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 15 01:27:54 2024       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; FPGA_oscilloscope                           ;
; Top-level Entity Name              ; FPGA_oscilloscope                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,033                                       ;
;     Total combinational functions  ; 564                                         ;
;     Dedicated logic registers      ; 793                                         ;
; Total registers                    ; 793                                         ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,032                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; FPGA_oscilloscope  ; FPGA_oscilloscope  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; src/uart.v                       ; yes             ; User Verilog HDL File        ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/uart.v                ;         ;
; src/FPGA_oscilloscope.v          ; yes             ; User Verilog HDL File        ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v   ;         ;
; IP/ADC0_FIFO.v                   ; yes             ; User Wizard-Generated File   ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v            ;         ;
; src/ADC0_drive.v                 ; yes             ; User Verilog HDL File        ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v          ;         ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                    ;         ;
; db/dcfifo_p5k1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dcfifo_p5k1.tdf        ;         ;
; db/a_graycounter_677.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_graycounter_677.tdf  ;         ;
; db/a_graycounter_2lc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_graycounter_2lc.tdf  ;         ;
; db/altsyncram_gj31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_gj31.tdf    ;         ;
; db/alt_synch_pipe_e98.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/alt_synch_pipe_e98.tdf ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dffpipe_pe9.tdf        ;         ;
; db/dffpipe_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dffpipe_3dc.tdf        ;         ;
; db/alt_synch_pipe_vd8.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/alt_synch_pipe_vd8.tdf ;         ;
; db/cmpr_c66.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_c66.tdf           ;         ;
; db/cmpr_b66.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_b66.tdf           ;         ;
; db/mux_j28.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/mux_j28.tdf            ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap.vhd                          ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                     ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_ela_control.vhd                        ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_shiftreg.tdf                           ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_constant.inc                           ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/dffeea.inc                                 ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/aglobal130.inc                             ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_mbpmg.vhd                              ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd               ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_7u14.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_7u14.tdf    ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/altdpram.tdf                               ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/others/maxplus2/memmodes.inc                             ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/a_hdffe.inc                                ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/alt_le_rden_reg.inc                        ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.inc                             ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_mux.tdf                                ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/muxlut.inc                                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/bypassff.inc                               ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/altshift.inc                               ;         ;
; db/mux_ssc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/mux_ssc.tdf            ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_decode.tdf                             ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/declut.inc                                 ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_compare.inc                            ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/decode_dvf.tdf         ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_counter.tdf                            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/cmpconst.inc                               ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_counter.inc                            ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/alt_counter_stratix.inc                    ;         ;
; db/cntr_dgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_dgi.tdf           ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_rgc.tdf           ;         ;
; db/cntr_i6j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_i6j.tdf           ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_egi.tdf           ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_qgc.tdf           ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_23j.tdf           ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_ngc.tdf           ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_rom_sr.vhd                             ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_hub.vhd                                ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd                           ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,033                    ;
;                                             ;                          ;
; Total combinational functions               ; 564                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 271                      ;
;     -- 3 input functions                    ; 153                      ;
;     -- <=2 input functions                  ; 140                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 493                      ;
;     -- arithmetic mode                      ; 71                       ;
;                                             ;                          ;
; Total registers                             ; 793                      ;
;     -- Dedicated logic registers            ; 793                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 13                       ;
; Total memory bits                           ; 12032                    ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 371                      ;
; Total fan-out                               ; 4980                     ;
; Average fan-out                             ; 3.48                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA_oscilloscope                                                                                      ; 564 (5)           ; 793 (11)     ; 12032       ; 0            ; 0       ; 0         ; 13   ; 0            ; |FPGA_oscilloscope                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |ADC0_drive:adc0_inst|                                                                               ; 104 (21)          ; 90 (21)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst                                                                                                                                                                                                                                                                                                                 ;              ;
;       |ADC0_FIFO:ADC0_FIFO_inst|                                                                        ; 83 (0)            ; 69 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst                                                                                                                                                                                                                                                                                        ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 83 (0)            ; 69 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                      ;              ;
;             |dcfifo_p5k1:auto_generated|                                                                ; 83 (8)            ; 69 (37)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated                                                                                                                                                                                                           ;              ;
;                |a_graycounter_2lc:wrptr_g1p|                                                            ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                               ;              ;
;                |a_graycounter_677:rdptr_g1p|                                                            ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                               ;              ;
;                |altsyncram_gj31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram                                                                                                                                                                                  ;              ;
;                |cmpr_c66:wrfull_eq_comp_lsb|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                                                                                                                                                               ;              ;
;                |dffpipe_3dc:wraclr|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                        ;              ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ;              ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                             ;              ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                            ;              ;
;                |mux_j28:wrfull_eq_comp_msb_mux|                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                            ;              ;
;    |Uart:uart_inst|                                                                                     ; 42 (42)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|Uart:uart_inst                                                                                                                                                                                                                                                                                                                       ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 117 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 116 (78)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 296 (1)           ; 571 (60)     ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 295 (0)           ; 511 (0)      ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 295 (20)          ; 511 (146)    ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_7u14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7u14:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 72 (1)            ; 166 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 60 (0)            ; 150 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 60 (0)            ; 60 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 11 (11)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 91 (8)            ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_dgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dgi:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7u14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 30           ; 128          ; 30           ; 3840 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                  ; IP Include File                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Registers Removed During Synthesis                             ;
+---------------------------------------+------------------------+
; Register name                         ; Reason for Removal     ;
+---------------------------------------+------------------------+
; ADC0_bg                               ; Merged with ADC0_rdreq ;
; Total Number of Removed Registers = 1 ;                        ;
+---------------------------------------+------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 793   ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 372   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 361   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Uart:uart_inst|uart_tx                                                                                                                                                        ; 1       ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|rdemp_eq_comp_lsb_aeb                              ; 7       ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|rdemp_eq_comp_msb_aeb                              ; 7       ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|a_graycounter_677:rdptr_g1p|counter1a0             ; 8       ;
; ADC0_drive:adc0_inst|ADC0_sclr                                                                                                                                                ; 38      ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|a_graycounter_677:rdptr_g1p|parity2                ; 4       ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter4a0             ; 7       ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity5                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 20                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_oscilloscope|Uart:uart_inst|baud_div_cnt[0] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|add[9]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|alt_synch_pipe_e98:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_pe9:dffpipe10 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                ;
+--------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                             ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                             ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                             ;
; LPM_NUMWORDS             ; 1024        ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                             ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                      ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                      ;
; LPM_WIDTHU               ; 10          ; Signed Integer                                                                                      ;
; LPM_WIDTHU_R             ; 10          ; Signed Integer                                                                                      ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                      ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                             ;
; USE_EAB                  ; ON          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH         ; ON          ; Untyped                                                                                             ;
; WRSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                      ;
; CBXI_PARAMETER           ; dcfifo_p5k1 ; Untyped                                                                                             ;
+--------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Uart:uart_inst ;
+----------------+----------------------+---------------------+
; Parameter Name ; Value                ; Type                ;
+----------------+----------------------+---------------------+
; CLOCK_FREQ     ; 50000000             ; Signed Integer      ;
; BAUD           ; 115200               ; Signed Integer      ;
; MCNT_BIT       ; 1001                 ; Unsigned Binary     ;
; MCNT_BAUD      ; 00000000000110110010 ; Unsigned Binary     ;
+----------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                       ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 30                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 30                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                              ; Signed Integer ;
; sld_node_crc_hiword                             ; 10795                                                                                                           ; Untyped        ;
; sld_node_crc_loword                             ; 33150                                                                                                           ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                               ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                             ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                            ; String         ;
; sld_state_bits                                  ; 11                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 111                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Port Connectivity Checks: "ADC0_drive:adc0_inst"      ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; Trigger_lever[6..5] ; Input ; Info     ; Stuck at VCC ;
; Trigger_lever[4..3] ; Input ; Info     ; Stuck at GND ;
; Trigger_lever[1..0] ; Input ; Info     ; Stuck at GND ;
; Trigger_lever[7]    ; Input ; Info     ; Stuck at GND ;
; Trigger_lever[2]    ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 30                  ; 30               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                          ; Details                                                                                                                                                        ;
+---------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC0_drive:adc0_inst|ADC0_Clk         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clk                                                                                                                                                        ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_Clk         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clk                                                                                                                                                        ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_rdempty     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|int_rdempty                     ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_rdempty     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|int_rdempty                     ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_rdreq       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_rdreq                                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_rdreq       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_rdreq                                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[0]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[0]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[1]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[1]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[2]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[2]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[3]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[3]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[4]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[4]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[5]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[5]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[6]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[6]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[7]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_I_ADC0_Data[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|F_I_ADC0_Data[7]                                                                                                                      ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7] ; N/A                                                                                                                                                            ;
; Clk                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clk                                                                                                                                                        ; N/A                                                                                                                                                            ;
; Clk                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clk                                                                                                                                                        ; N/A                                                                                                                                                            ;
; I_AD_Data[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[0]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[0]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[1]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[1]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[2]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[2]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[3]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[3]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[4]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[4]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[5]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[5]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[6]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[6]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[7]                                                                                                                                               ; N/A                                                                                                                                                            ;
; I_AD_Data[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[7]                                                                                                                                               ; N/A                                                                                                                                                            ;
; clk2                                  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; clk2                                  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rdclk                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rdclk                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_stp_external_clock_0             ; dynamic pin   ; connected ; Top            ; post-synthesis    ; auto_stp_external_clock_0                                                                                                                                  ; N/A                                                                                                                                                            ;
+---------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed May 15 01:27:49 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/uart.v
    Info (12023): Found entity 1: Uart
Info (12021): Found 1 design units, including 1 entities, in source file src/fpga_oscilloscope.v
    Info (12023): Found entity 1: FPGA_oscilloscope
Info (12021): Found 1 design units, including 1 entities, in source file ip/adc0_fifo.v
    Info (12023): Found entity 1: ADC0_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file src/adc0_drive.v
    Info (12023): Found entity 1: ADC0_drive
Info (12021): Found 1 design units, including 1 entities, in source file src/fpga_oscilloscope_tb.v
    Info (12023): Found entity 1: FPGA_oscilloscope_tb
Info (12127): Elaborating entity "FPGA_oscilloscope" for the top level hierarchy
Info (12128): Elaborating entity "ADC0_drive" for hierarchy "ADC0_drive:adc0_inst"
Info (12128): Elaborating entity "ADC0_FIFO" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_p5k1.tdf
    Info (12023): Found entity 1: dcfifo_p5k1
Info (12128): Elaborating entity "dcfifo_p5k1" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gj31.tdf
    Info (12023): Found entity 1: altsyncram_gj31
Info (12128): Elaborating entity "altsyncram_gj31" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|altsyncram_gj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e98
Info (12128): Elaborating entity "alt_synch_pipe_e98" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|alt_synch_pipe_e98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe8"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|dffpipe_3dc:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p5k1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "Uart" for hierarchy "Uart:uart_inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7u14.tdf
    Info (12023): Found entity 1: altsyncram_7u14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf
    Info (12023): Found entity 1: cntr_dgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 57 of its 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1104 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 1048 logic cells
    Info (21064): Implemented 38 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4696 megabytes
    Info: Processing ended: Wed May 15 01:27:54 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


