<?xml version="1.0"?>
<sdl version="2.0"/>
<timebase>1ns</timebase>
<!-- Goal:  Test multiple L2's talking to memory -->

<variables>
	<lat> 1ns </lat>
	<buslat> 10 ns </buslat>
</variables>

<param_include>
  <cpuParams>
      <commFreq> 100 </commFreq>
      <memSize> 0x1000 </memSize>
      <do_write> 1 </do_write>
      <num_loadstore> 1000 </num_loadstore>
  </cpuParams>
  <l1CacheParams>
      <num_ways> 4 </num_ways>
      <num_rows> 16 </num_rows>
      <blocksize> 64 </blocksize>
      <access_time> 2 ns</access_time>
      <num_upstream> 1 </num_upstream>
      <debug> ${MEM_DEBUG} </debug>
      <printStats> 1 </printStats>
  </l1CacheParams>
  <l2CacheParams>
      <num_ways> 4 </num_ways>
      <num_rows> 64 </num_rows>
      <blocksize> 64 </blocksize>
      <access_time> 20 ns</access_time>
      <debug> ${MEM_DEBUG} </debug>
      <printStats> 1 </printStats>
  </l2CacheParams>

</param_include>

<sst>
	<component name="cpu0" type="memHierarchy.trivialCPU">
        <params include=cpuParams />
		<link name=cpu0_l1cache_link port=mem_link latency=$lat />
	</component>
	<component name="cpu1" type="memHierarchy.trivialCPU">
        <params include=cpuParams />
		<link name=cpu1_l1cache_link port=mem_link latency=$lat />
	</component>
	<component name="cpu2" type="memHierarchy.trivialCPU">
        <params include=cpuParams />
		<link name=cpu2_l1cache_link port=mem_link latency=$lat />
	</component>
	<component name="cpu3" type="memHierarchy.trivialCPU">
        <params include=cpuParams />
		<link name=cpu3_l1cache_link port=mem_link latency=$lat />
	</component>
	<component name="cpu4" type="memHierarchy.trivialCPU">
        <params include=cpuParams />
		<link name=cpu4_l1cache_link port=mem_link latency=$lat />
	</component>
	<component name="cpu5" type="memHierarchy.trivialCPU">
        <params include=cpuParams />
		<link name=cpu5_l1cache_link port=mem_link latency=$lat />
	</component>
	<component name="cpu6" type="memHierarchy.trivialCPU">
        <params include=cpuParams />
		<link name=cpu6_l1cache_link port=mem_link latency=$lat />
	</component>
	<component name="cpu7" type="memHierarchy.trivialCPU">
        <params include=cpuParams />
		<link name=cpu7_l1cache_link port=mem_link latency=$lat />
	</component>

	<component name="c0.l1cache" type="memHierarchy.Cache">
		<params include=l1CacheParams>
			<next_level> c0c1.l2cache </next_level>
		</params>
		<link name=cpu0_l1cache_link port=upstream0 latency=$lat />
		<link name=c0.l1cache_bus_link port=snoop_link latency=$buslat />
	</component>
	<component name="c1.l1cache" type="memHierarchy.Cache">
		<params include=l1CacheParams>
			<next_level> c0c1.l2cache </next_level>
		</params>
		<link name=cpu1_l1cache_link port=upstream0 latency=$lat />
		<link name=c1.l1cache_bus_link port=snoop_link latency=$buslat />
	</component>


	<component name="c2.l1cache" type="memHierarchy.Cache">
		<params include=l1CacheParams>
			<next_level> c2c3.l2cache </next_level>
		</params>
		<link name=cpu2_l1cache_link port=upstream0 latency=$lat />
		<link name=c2.l1cache_bus_link port=snoop_link latency=$buslat />
	</component>
	<component name="c3.l1cache" type="memHierarchy.Cache">
		<params include=l1CacheParams>
			<next_level> c2c3.l2cache </next_level>
		</params>
		<link name=cpu3_l1cache_link port=upstream0 latency=$lat />
		<link name=c3.l1cache_bus_link port=snoop_link latency=$buslat />
	</component>


	<component name="c4.l1cache" type="memHierarchy.Cache">
		<params include=l1CacheParams>
			<next_level> c4c5.l2cache </next_level>
		</params>
		<link name=cpu4_l1cache_link port=upstream0 latency=$lat />
		<link name=c4.l1cache_bus_link port=snoop_link latency=$buslat />
	</component>
	<component name="c5.l1cache" type="memHierarchy.Cache">
		<params include=l1CacheParams>
			<next_level> c4c5.l2cache </next_level>
		</params>
		<link name=cpu5_l1cache_link port=upstream0 latency=$lat />
		<link name=c5.l1cache_bus_link port=snoop_link latency=$buslat />
	</component>

	<component name="c6.l1cache" type="memHierarchy.Cache">
		<params include=l1CacheParams>
			<next_level> c6c7.l2cache </next_level>
		</params>
		<link name=cpu6_l1cache_link port=upstream0 latency=$lat />
		<link name=c6.l1cache_bus_link port=snoop_link latency=$buslat />
	</component>
	<component name="c7.l1cache" type="memHierarchy.Cache">
		<params include=l1CacheParams>
			<next_level> c6c7.l2cache </next_level>
		</params>
		<link name=cpu7_l1cache_link port=upstream0 latency=$lat />
		<link name=c7.l1cache_bus_link port=snoop_link latency=$buslat />
	</component>



	<component name="c0c1.l2cache" type="memHierarchy.Cache">
        <params include=l2CacheParams />
		<link name=c0c1.l2cache_bus_link port=snoop_link latency=$buslat />
	</component>

	<component name="c2c3.l2cache" type="memHierarchy.Cache">
        <params include=l2CacheParams />
		<link name=c2c3.l2cache_bus_link port=snoop_link latency=$buslat />
	</component>

	<component name="c4c5.l2cache" type="memHierarchy.Cache">
        <params include=l2CacheParams />
		<link name=c4c5.l2cache_bus_link port=snoop_link latency=$buslat />
	</component>

	<component name="c6c7.l2cache" type="memHierarchy.Cache">
        <params include=l2CacheParams />
		<link name=c6c7.l2cache_bus_link port=snoop_link latency=$buslat />
	</component>







	<component name="membus" type="memHierarchy.Bus">
		<params>
			<numPorts> 13 </numPorts>
			<busDelay> 20 ns </busDelay>
            <atomicDelivery> 1 </atomicDelivery>
            <debug> ${MEM_DEBUG} </debug>
		</params>
		<link name=c0.l1cache_bus_link port=port0 latency=$buslat />
		<link name=c1.l1cache_bus_link port=port1 latency=$buslat />
		<link name=c2.l1cache_bus_link port=port2 latency=$buslat />
		<link name=c3.l1cache_bus_link port=port3 latency=$buslat />
		<link name=c4.l1cache_bus_link port=port4 latency=$buslat />
		<link name=c5.l1cache_bus_link port=port5 latency=$buslat />
		<link name=c6.l1cache_bus_link port=port6 latency=$buslat />
		<link name=c7.l1cache_bus_link port=port7 latency=$buslat />
		<link name=c0c1.l2cache_bus_link port=port8 latency=$buslat />
		<link name=c2c3.l2cache_bus_link port=port9 latency=$buslat />
		<link name=c4c5.l2cache_bus_link port=port10 latency=$buslat />
		<link name=c6c7.l2cache_bus_link port=port11 latency=$buslat />
		<link name=mem_bus_link port=port12 latency=$buslat />
	</component>


	<component name="memory" type="memHierarchy.MemController">
		<params>
			<access_time> 1000 ns </access_time>
			<mem_size> 512 </mem_size>
			<clock> 1GHz </clock>
            <debug> ${MEM_DEBUG} </debug>
		</params>
		<link name=mem_bus_link port=snoop_link latency=$buslat />
	</component>


</sst>
