#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Dec 21 14:39:19 2016
# Process ID: 14779
# Current directory: /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_impl
# Command line: vivado -log unity_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source unity_wrapper.tcl -notrace
# Log file: /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_impl/unity_wrapper.vdi
# Journal file: /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_impl/vivado.jou
#-----------------------------------------------------------
source unity_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlslice_1_1/unity_xlslice_1_1.dcp' for cell 'unity_i/RESET'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_processing_system7_0_0/unity_processing_system7_0_0.dcp' for cell 'unity_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_unity_ctrl_0_0/unity_unity_ctrl_0_0.dcp' for cell 'unity_i/unity_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlslice_3_0/unity_xlslice_3_0.dcp' for cell 'unity_i/xlslice_3'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_AD7887_0_0/unity_AD7887_0_0.dcp' for cell 'unity_i/ACCELEROMETER_SAMPLER/AD7887_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_AXIS_INVERTER_0_0/unity_AXIS_INVERTER_0_0.dcp' for cell 'unity_i/ACCELEROMETER_SAMPLER/AXIS_INVERTER_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_RUNNING_AVG_0_0/unity_RUNNING_AVG_0_0.dcp' for cell 'unity_i/ACCELEROMETER_SAMPLER/RUNNING_AVG_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_SPI_Master_0_0/unity_SPI_Master_0_0.dcp' for cell 'unity_i/ACCELEROMETER_SAMPLER/SPI_Master_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_Toggler_1_0/unity_Toggler_1_0.dcp' for cell 'unity_i/ACCELEROMETER_SAMPLER/Toggler_1'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconcat_1_0/unity_xlconcat_1_0.dcp' for cell 'unity_i/ACCELEROMETER_SAMPLER/xlconcat_1'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconcat_1_1/unity_xlconcat_1_1.dcp' for cell 'unity_i/ACCELEROMETER_SAMPLER/xlconcat_2'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconcat_1_2/unity_xlconcat_1_2.dcp' for cell 'unity_i/ACCELEROMETER_SAMPLER/xlconcat_3'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconstant_1_0/unity_xlconstant_1_0.dcp' for cell 'unity_i/ACCELEROMETER_SAMPLER/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_BLDC_SPEED_OBSERVER_0_1/unity_BLDC_SPEED_OBSERVER_0_1.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_DIR_SENSE_0_0/unity_DIR_SENSE_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/DIR_SENSE_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_PWM_generator_0_0/unity_PWM_generator_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_VECTOR_INV_0_0/unity_VECTOR_INV_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/VECTOR_INV_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_PWM_smoother_0_0/unity_PWM_smoother_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/PWM_smoother_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_SIGNED_TO_UNSIGNED_CONV_0_0/unity_SIGNED_TO_UNSIGNED_CONV_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/SIGNED_TO_UNSIGNED_CONV_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_UNSIGNED_TO_SIGNED_CONV_0_0/unity_UNSIGNED_TO_SIGNED_CONV_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/UNSIGNED_TO_SIGNED_CONV_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconstant_0_0/unity_xlconstant_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_BLDC_STARTUP_0_0/unity_BLDC_STARTUP_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/BLDC_STARTUP_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_OL_BLDC_Stepper_0_0/unity_OL_BLDC_Stepper_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/OL_BLDC_Stepper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_vector_mux_0_1/unity_vector_mux_0_1.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/vector_mux_1'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_vector_mux_1_0/unity_vector_mux_1_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/vector_mux_2'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconcat_0_1/unity_xlconcat_0_1.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/xlconcat_1'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_PWM_generator_0_1/unity_PWM_generator_0_1.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/STARTUP_PWM_MOD/STARTUP_PWM'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconstant_1_2/unity_xlconstant_1_2.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/STARTUP_PWM_MOD/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_BLDC_DIR_CTRL_0_0/unity_BLDC_DIR_CTRL_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/BLDC_DIR_CTRL_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_BLDC_STATE_CONTROLLER_0_0/unity_BLDC_STATE_CONTROLLER_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/BLDC_STATE_CONTROLLER_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlslice_0_0/unity_xlslice_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlslice_0_1/unity_xlslice_0_1.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlslice_1_0/unity_xlslice_1_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_2'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_vector_mux_0_0/unity_vector_mux_0_0.dcp' for cell 'unity_i/CONTROL_METHOD_SELECTOR/vector_mux_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlslice_0_2/unity_xlslice_0_2.dcp' for cell 'unity_i/CONTROL_METHOD_SELECTOR/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlslice_1_2/unity_xlslice_1_2.dcp' for cell 'unity_i/CONTROL_METHOD_SELECTOR/xlslice_2'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlslice_8_0/unity_xlslice_8_0.dcp' for cell 'unity_i/CONTROL_METHOD_SELECTOR/xlslice_9'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_Debouncer_5_0/unity_Debouncer_5_0.dcp' for cell 'unity_i/DIRECTION_TOGGLER/Debouncer_5'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_Toggler_0_0/unity_Toggler_0_0.dcp' for cell 'unity_i/DIRECTION_TOGGLER/Toggler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_inverter_1_0/unity_inverter_1_0.dcp' for cell 'unity_i/DIRECTION_TOGGLER/inverter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconcat_0_2/unity_xlconcat_0_2.dcp' for cell 'unity_i/DIRECTION_UNITY_OUTPUT/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconstant_0_1/unity_xlconstant_0_1.dcp' for cell 'unity_i/DIRECTION_UNITY_OUTPUT/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_PID_0_0/unity_PID_0_0.dcp' for cell 'unity_i/PID_hier/PID_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_Debouncer_5_1/unity_Debouncer_5_1.dcp' for cell 'unity_i/STARTUP_BUTTON/Debouncer_6'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_PULSER_0_1/unity_PULSER_0_1.dcp' for cell 'unity_i/STARTUP_BUTTON/PULSER_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_inverter_0_1/unity_inverter_0_1.dcp' for cell 'unity_i/STARTUP_BUTTON/inverter_2'
INFO: [Netlist 29-17] Analyzing 451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_processing_system7_0_0/unity_processing_system7_0_0.xdc] for cell 'unity_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_processing_system7_0_0/unity_processing_system7_0_0.xdc] for cell 'unity_i/processing_system7_0/inst'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'SCKL'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCKL'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'leds_o[1]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[2]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[3]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[4]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[5]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[6]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[7]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[7]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[6]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[5]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[4]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[3]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[2]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[1]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[0]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_o[0]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PWM_out'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_A_in'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_B_in'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_B_in'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_A_in'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_processing_system7_0_0/unity_processing_system7_0_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 24 instances
  RAM16X1S => RAM32X1S (RAMS32): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1289.559 ; gain = 299.469 ; free physical = 2289 ; free virtual = 20024
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file unity_processing_system7_0_0.hwdef does not exist for instance unity_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1381.590 ; gain = 92.031 ; free physical = 2269 ; free virtual = 19999
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1c98083cd

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ccf77f91

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1792.082 ; gain = 1.000 ; free physical = 1916 ; free virtual = 19639

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 148 cells.
Phase 2 Constant propagation | Checksum: 1f8ee1602

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1792.082 ; gain = 1.000 ; free physical = 1915 ; free virtual = 19638

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1601 unconnected nets.
INFO: [Opt 31-11] Eliminated 484 unconnected cells.
Phase 3 Sweep | Checksum: 17e6aadab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1792.082 ; gain = 1.000 ; free physical = 1915 ; free virtual = 19638

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst to drive 706 load(s) on clock net unity_i/unity_ctrl_0/U0/unity_clk
INFO: [Opt 31-194] Inserted BUFG unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst to drive 63 load(s) on clock net unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 14cf89f0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1792.082 ; gain = 1.000 ; free physical = 1914 ; free virtual = 19637

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1792.082 ; gain = 0.000 ; free physical = 1914 ; free virtual = 19637
Ending Logic Optimization Task | Checksum: 14cf89f0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1792.082 ; gain = 1.000 ; free physical = 1914 ; free virtual = 19637

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 2446a07b8

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1749 ; free virtual = 19472
Ending Power Optimization Task | Checksum: 2446a07b8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2188.309 ; gain = 396.227 ; free physical = 1749 ; free virtual = 19472
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 23 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2188.309 ; gain = 898.750 ; free physical = 1749 ; free virtual = 19472
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1747 ; free virtual = 19472
INFO: [Common 17-1381] The checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_impl/unity_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_impl/unity_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1726 ; free virtual = 19456
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1723 ; free virtual = 19453

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ee28b1a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1717 ; free virtual = 19452

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 11a4e45ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1706 ; free virtual = 19439

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 11a4e45ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1706 ; free virtual = 19439
Phase 1 Placer Initialization | Checksum: 11a4e45ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1706 ; free virtual = 19439

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1297dc7c6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1682 ; free virtual = 19412

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1297dc7c6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1681 ; free virtual = 19412

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c2d04ee6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1696 ; free virtual = 19409

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: df8f5f3c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1697 ; free virtual = 19409

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: df8f5f3c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1696 ; free virtual = 19409

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: fb66785b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1695 ; free virtual = 19408

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13eb34f4d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:22 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1721 ; free virtual = 19434

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 117a1ecd8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1715 ; free virtual = 19438

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: e67607e4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1709 ; free virtual = 19432

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: e67607e4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1709 ; free virtual = 19432

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 19402d291

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1712 ; free virtual = 19426
Phase 3 Detail Placement | Checksum: 19402d291

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1724 ; free virtual = 19430

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.195. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 23b3f034b

Time (s): cpu = 00:02:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1715 ; free virtual = 19454
Phase 4.1 Post Commit Optimization | Checksum: 23b3f034b

Time (s): cpu = 00:02:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1714 ; free virtual = 19453

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23b3f034b

Time (s): cpu = 00:02:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1715 ; free virtual = 19454

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23b3f034b

Time (s): cpu = 00:02:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1714 ; free virtual = 19453

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 258dacda1

Time (s): cpu = 00:02:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1714 ; free virtual = 19453
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 258dacda1

Time (s): cpu = 00:02:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1714 ; free virtual = 19453
Ending Placer Task | Checksum: 1fc1d6dd9

Time (s): cpu = 00:02:18 ; elapsed = 00:01:42 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1712 ; free virtual = 19453
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 23 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:44 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1712 ; free virtual = 19452
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1701 ; free virtual = 19452
INFO: [Common 17-1381] The checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_impl/unity_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1697 ; free virtual = 19440
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1696 ; free virtual = 19440
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1703 ; free virtual = 19446
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ff1eec99 ConstDB: 0 ShapeSum: fcfe8140 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12c80e1be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1546 ; free virtual = 19329

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12c80e1be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1546 ; free virtual = 19329

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12c80e1be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1533 ; free virtual = 19316

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12c80e1be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1533 ; free virtual = 19316
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 64b9216b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1558 ; free virtual = 19341
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.080 | TNS=-8851.739| WHS=-1.628 | THS=-76.179|

Phase 2 Router Initialization | Checksum: 10f33af41

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1567 ; free virtual = 19351

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 241ff1fdc

Time (s): cpu = 00:01:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2188.309 ; gain = 0.000 ; free physical = 1535 ; free virtual = 19275

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 748
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 3d153c35

Time (s): cpu = 00:06:10 ; elapsed = 00:02:41 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1414 ; free virtual = 19191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.355 | TNS=-10916.917| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1a5823223

Time (s): cpu = 00:06:11 ; elapsed = 00:02:41 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1413 ; free virtual = 19190

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1bde2a769

Time (s): cpu = 00:06:11 ; elapsed = 00:02:41 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1423 ; free virtual = 19190
Phase 4.1.2 GlobIterForTiming | Checksum: 1835c3ea1

Time (s): cpu = 00:06:11 ; elapsed = 00:02:42 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1423 ; free virtual = 19190
Phase 4.1 Global Iteration 0 | Checksum: 1835c3ea1

Time (s): cpu = 00:06:12 ; elapsed = 00:02:42 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1424 ; free virtual = 19190

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 21b9e0e77

Time (s): cpu = 00:06:17 ; elapsed = 00:02:43 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1423 ; free virtual = 19190
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.354 | TNS=-10940.535| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 188f9a6d9

Time (s): cpu = 00:06:17 ; elapsed = 00:02:43 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1423 ; free virtual = 19190
Phase 4 Rip-up And Reroute | Checksum: 188f9a6d9

Time (s): cpu = 00:06:17 ; elapsed = 00:02:43 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1423 ; free virtual = 19190

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fbb9169f

Time (s): cpu = 00:06:19 ; elapsed = 00:02:44 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1437 ; free virtual = 19204
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.354 | TNS=-10887.310| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14e73747e

Time (s): cpu = 00:06:21 ; elapsed = 00:02:44 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1437 ; free virtual = 19204

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14e73747e

Time (s): cpu = 00:06:21 ; elapsed = 00:02:44 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1437 ; free virtual = 19204
Phase 5 Delay and Skew Optimization | Checksum: 14e73747e

Time (s): cpu = 00:06:21 ; elapsed = 00:02:44 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1437 ; free virtual = 19204

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15680a569

Time (s): cpu = 00:06:22 ; elapsed = 00:02:45 . Memory (MB): peak = 2247.270 ; gain = 58.961 ; free physical = 1453 ; free virtual = 19204
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.354 | TNS=-10825.990| WHS=-0.436 | THS=-1.221 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1793c6347

Time (s): cpu = 00:08:23 ; elapsed = 00:03:09 . Memory (MB): peak = 3773.270 ; gain = 1584.961 ; free physical = 163 ; free virtual = 17678
Phase 6.1 Hold Fix Iter | Checksum: 1793c6347

Time (s): cpu = 00:08:23 ; elapsed = 00:03:09 . Memory (MB): peak = 3773.270 ; gain = 1584.961 ; free physical = 163 ; free virtual = 17678

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.354 | TNS=-10826.020| WHS=0.028  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.354 | TNS=-10826.020| WHS=0.028  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1acfd9e62

Time (s): cpu = 00:08:25 ; elapsed = 00:03:10 . Memory (MB): peak = 3773.270 ; gain = 1584.961 ; free physical = 163 ; free virtual = 17677
WARNING: [Route 35-468] The router encountered 326 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	unity_i/PID_hier/PID_0/U0/output_out[31]_INST_0_i_13/I5
	unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[5]/D
	unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/D
	unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
	unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/lsr_rx_framing_err_reg_i_1/I0
	unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/f_err_reg_i_1/I5
	unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/R
	unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/R
	unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/R
	unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
	.. and 316 more pins.

Phase 6 Post Hold Fix | Checksum: 1acfd9e62

Time (s): cpu = 00:08:25 ; elapsed = 00:03:10 . Memory (MB): peak = 3773.270 ; gain = 1584.961 ; free physical = 163 ; free virtual = 17677

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.59178 %
  Global Horizontal Routing Utilization  = 5.14568 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: 148249068

Time (s): cpu = 00:08:26 ; elapsed = 00:03:10 . Memory (MB): peak = 3773.270 ; gain = 1584.961 ; free physical = 163 ; free virtual = 17678

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 148249068

Time (s): cpu = 00:08:26 ; elapsed = 00:03:10 . Memory (MB): peak = 3773.270 ; gain = 1584.961 ; free physical = 163 ; free virtual = 17678

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d0b09fe0

Time (s): cpu = 00:08:26 ; elapsed = 00:03:10 . Memory (MB): peak = 3773.270 ; gain = 1584.961 ; free physical = 163 ; free virtual = 17678

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.354 | TNS=-10826.020| WHS=0.028  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: d0b09fe0

Time (s): cpu = 00:08:26 ; elapsed = 00:03:10 . Memory (MB): peak = 3773.270 ; gain = 1584.961 ; free physical = 163 ; free virtual = 17678
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:27 ; elapsed = 00:03:11 . Memory (MB): peak = 3773.270 ; gain = 1584.961 ; free physical = 163 ; free virtual = 17678

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:32 ; elapsed = 00:03:13 . Memory (MB): peak = 3816.219 ; gain = 1627.910 ; free physical = 163 ; free virtual = 17678
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3839.867 ; gain = 0.000 ; free physical = 148 ; free virtual = 17678
INFO: [Common 17-1381] The checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_impl/unity_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_impl/unity_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_impl/unity_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file unity_wrapper_power_routed.rpt -pb unity_wrapper_power_summary_routed.pb -rpx unity_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
122 Infos, 26 Warnings, 25 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile unity_wrapper.bit -raw_bitfile -mask_file -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG input unity_i/PID_hier/PID_0/U0/ARG/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__0 input unity_i/PID_hier/PID_0/U0/ARG__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__1 input unity_i/PID_hier/PID_0/U0/ARG__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__10 input unity_i/PID_hier/PID_0/U0/ARG__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__11 input unity_i/PID_hier/PID_0/U0/ARG__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__11 input unity_i/PID_hier/PID_0/U0/ARG__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__12 input unity_i/PID_hier/PID_0/U0/ARG__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__12 input unity_i/PID_hier/PID_0/U0/ARG__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__13 input unity_i/PID_hier/PID_0/U0/ARG__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__14 input unity_i/PID_hier/PID_0/U0/ARG__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__2 input unity_i/PID_hier/PID_0/U0/ARG__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__3 input unity_i/PID_hier/PID_0/U0/ARG__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__4 input unity_i/PID_hier/PID_0/U0/ARG__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__5 input unity_i/PID_hier/PID_0/U0/ARG__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__6 input unity_i/PID_hier/PID_0/U0/ARG__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__7 input unity_i/PID_hier/PID_0/U0/ARG__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__8 input unity_i/PID_hier/PID_0/U0/ARG__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__9 input unity_i/PID_hier/PID_0/U0/ARG__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/D_TMP_MULT_reg input unity_i/PID_hier/PID_0/U0/D_TMP_MULT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/D_TMP_MULT_reg input unity_i/PID_hier/PID_0/U0/D_TMP_MULT_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/D_TMP_MULT_reg__0 input unity_i/PID_hier/PID_0/U0/D_TMP_MULT_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg input unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg__0 input unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg__1 input unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg__2 input unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/P_TMP_MULT_reg input unity_i/PID_hier/PID_0/U0/P_TMP_MULT_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP unity_i/PID_hier/PID_0/U0/P_TMP_MULT_reg__0 input unity_i/PID_hier/PID_0/U0/P_TMP_MULT_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG output unity_i/PID_hier/PID_0/U0/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__1 output unity_i/PID_hier/PID_0/U0/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__10 output unity_i/PID_hier/PID_0/U0/ARG__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__11 output unity_i/PID_hier/PID_0/U0/ARG__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__12 output unity_i/PID_hier/PID_0/U0/ARG__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__13 output unity_i/PID_hier/PID_0/U0/ARG__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__14 output unity_i/PID_hier/PID_0/U0/ARG__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__2 output unity_i/PID_hier/PID_0/U0/ARG__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__4 output unity_i/PID_hier/PID_0/U0/ARG__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__5 output unity_i/PID_hier/PID_0/U0/ARG__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__7 output unity_i/PID_hier/PID_0/U0/ARG__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__8 output unity_i/PID_hier/PID_0/U0/ARG__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG multiplier stage unity_i/PID_hier/PID_0/U0/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__1 multiplier stage unity_i/PID_hier/PID_0/U0/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__10 multiplier stage unity_i/PID_hier/PID_0/U0/ARG__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__11 multiplier stage unity_i/PID_hier/PID_0/U0/ARG__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__12 multiplier stage unity_i/PID_hier/PID_0/U0/ARG__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__13 multiplier stage unity_i/PID_hier/PID_0/U0/ARG__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__14 multiplier stage unity_i/PID_hier/PID_0/U0/ARG__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__2 multiplier stage unity_i/PID_hier/PID_0/U0/ARG__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__4 multiplier stage unity_i/PID_hier/PID_0/U0/ARG__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__5 multiplier stage unity_i/PID_hier/PID_0/U0/ARG__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__7 multiplier stage unity_i/PID_hier/PID_0/U0/ARG__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/ARG__8 multiplier stage unity_i/PID_hier/PID_0/U0/ARG__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/D_TMP_MULT_reg multiplier stage unity_i/PID_hier/PID_0/U0/D_TMP_MULT_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/D_TMP_MULT_reg__0 multiplier stage unity_i/PID_hier/PID_0/U0/D_TMP_MULT_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg multiplier stage unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg__0 multiplier stage unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg__1 multiplier stage unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg__2 multiplier stage unity_i/PID_hier/PID_0/U0/I_TMP_MULT_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/P_TMP_MULT_reg multiplier stage unity_i/PID_hier/PID_0/U0/P_TMP_MULT_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP unity_i/PID_hier/PID_0/U0/P_TMP_MULT_reg__0 multiplier stage unity_i/PID_hier/PID_0/U0/P_TMP_MULT_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 59 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./unity_wrapper.bit...
Writing bitstream ./unity_wrapper.rbt...
Writing bitstream ./unity_wrapper.bin...
Creating mask data...
Creating bitstream...
Writing bitstream ./unity_wrapper.msk...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 85 Warnings, 25 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3895.895 ; gain = 0.000 ; free physical = 171 ; free virtual = 17707
INFO: [Common 17-206] Exiting Vivado at Wed Dec 21 14:45:33 2016...
