INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workplace/vivado file/Mario/Mario.srcs/sources_1/new/div_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workplace/vivado file/Mario/Mario.srcs/sources_1/new/set_area.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_area
WARNING: [VRFC 10-3676] redeclaration of ansi port 'x_pos' is not allowed [E:/Workplace/vivado file/Mario/Mario.srcs/sources_1/new/set_area.v:69]
WARNING: [VRFC 10-3380] identifier 'clkdiv' is used before its declaration [E:/Workplace/vivado file/Mario/Mario.srcs/sources_1/new/set_area.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workplace/vivado file/Mario/Mario.srcs/sources_1/new/show_blocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_blocks
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workplace/vivado file/Mario/Mario.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workplace/vivado file/Mario/Mario.srcs/sim_1/new/first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptop
INFO: [VRFC 10-2458] undeclared symbol key, assumed default net type wire [E:/Workplace/vivado file/Mario/Mario.srcs/sim_1/new/first.v:29]
