<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file xo2_vhdl_xo2_vhdl.ncd.
Design name: ADC_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     CSBGA132
Performance: 6
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Thu Jul 16 21:57:55 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o xo2_vhdl_xo2_vhdl.twr -gui xo2_vhdl_xo2_vhdl.ncd xo2_vhdl_xo2_vhdl.prf 
Design file:     xo2_vhdl_xo2_vhdl.ncd
Preference file: xo2_vhdl_xo2_vhdl.prf
Device,speed:    LCMXO2-1200HC,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_in_c" 150.500000 MHz (0 errors)</A></LI>            1021 items scored, 0 timing errors detected.
Report:  188.715MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_in_c" 150.500000 MHz ;
            1021 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.346ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i9  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i0  (to clk_in_c +)

   Delay:               5.082ns  (39.3% logic, 60.7% route), 5 logic levels.

 Constraint Details:

      5.082ns physical path delay SSD_ADC/SLICE_9 to SSD_ADC/SLICE_39 meets
      6.645ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 6.428ns) by 1.346ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_9 to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R8C13A.CLK to      R8C13A.Q1 SSD_ADC/SLICE_9 (from clk_in_c)
ROUTE         3     0.814      R8C13A.Q1 to      R7C12D.D0 SSD_ADC/sigma_9
CTOF_DEL    ---     0.408      R7C12D.D0 to      R7C12D.F0 SSD_ADC/SLICE_45
ROUTE         1     0.843      R7C12D.F0 to      R8C11D.D0 SSD_ADC/n16_adj_122
CTOF_DEL    ---     0.408      R8C11D.D0 to      R8C11D.F0 SSD_ADC/SLICE_50
ROUTE         1     0.242      R8C11D.F0 to      R8C11C.D0 SSD_ADC/n24_adj_119
CTOF_DEL    ---     0.408      R8C11C.D0 to      R8C11C.F0 SSD_ADC/SLICE_49
ROUTE         8     0.359      R8C11C.F0 to      R8C11C.C1 SSD_ADC/clk_in_c_enable_13
CTOF_DEL    ---     0.408      R8C11C.C1 to      R8C11C.F1 SSD_ADC/SLICE_49
ROUTE         1     0.825      R8C11C.F1 to      R8C10A.CE SSD_ADC/clk_in_c_enable_12 (to clk_in_c)
                  --------
                    5.082   (39.3% logic, 60.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C13A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C10A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.552ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i4  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i0  (to clk_in_c +)

   Delay:               4.876ns  (41.0% logic, 59.0% route), 5 logic levels.

 Constraint Details:

      4.876ns physical path delay SSD_ADC/SLICE_13 to SSD_ADC/SLICE_39 meets
      6.645ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 6.428ns) by 1.552ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_13 to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R8C12C.CLK to      R8C12C.Q0 SSD_ADC/SLICE_13 (from clk_in_c)
ROUTE         3     0.608      R8C12C.Q0 to      R7C12D.C0 SSD_ADC/sigma_4
CTOF_DEL    ---     0.408      R7C12D.C0 to      R7C12D.F0 SSD_ADC/SLICE_45
ROUTE         1     0.843      R7C12D.F0 to      R8C11D.D0 SSD_ADC/n16_adj_122
CTOF_DEL    ---     0.408      R8C11D.D0 to      R8C11D.F0 SSD_ADC/SLICE_50
ROUTE         1     0.242      R8C11D.F0 to      R8C11C.D0 SSD_ADC/n24_adj_119
CTOF_DEL    ---     0.408      R8C11C.D0 to      R8C11C.F0 SSD_ADC/SLICE_49
ROUTE         8     0.359      R8C11C.F0 to      R8C11C.C1 SSD_ADC/clk_in_c_enable_13
CTOF_DEL    ---     0.408      R8C11C.C1 to      R8C11C.F1 SSD_ADC/SLICE_49
ROUTE         1     0.825      R8C11C.F1 to      R8C10A.CE SSD_ADC/clk_in_c_enable_12 (to clk_in_c)
                  --------
                    4.876   (41.0% logic, 59.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C12C.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C10A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.557ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i1  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i0  (to clk_in_c +)

   Delay:               4.871ns  (41.0% logic, 59.0% route), 5 logic levels.

 Constraint Details:

      4.871ns physical path delay SSD_ADC/SLICE_10 to SSD_ADC/SLICE_39 meets
      6.645ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 6.428ns) by 1.557ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_10 to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R8C12A.CLK to      R8C12A.Q1 SSD_ADC/SLICE_10 (from clk_in_c)
ROUTE         3     1.095      R8C12A.Q1 to      R8C11D.D1 SSD_ADC/sigma_1
CTOF_DEL    ---     0.408      R8C11D.D1 to      R8C11D.F1 SSD_ADC/SLICE_50
ROUTE         1     0.351      R8C11D.F1 to      R8C11D.C0 SSD_ADC/n22_adj_121
CTOF_DEL    ---     0.408      R8C11D.C0 to      R8C11D.F0 SSD_ADC/SLICE_50
ROUTE         1     0.242      R8C11D.F0 to      R8C11C.D0 SSD_ADC/n24_adj_119
CTOF_DEL    ---     0.408      R8C11C.D0 to      R8C11C.F0 SSD_ADC/SLICE_49
ROUTE         8     0.359      R8C11C.F0 to      R8C11C.C1 SSD_ADC/clk_in_c_enable_13
CTOF_DEL    ---     0.408      R8C11C.C1 to      R8C11C.F1 SSD_ADC/SLICE_49
ROUTE         1     0.825      R8C11C.F1 to      R8C10A.CE SSD_ADC/clk_in_c_enable_12 (to clk_in_c)
                  --------
                    4.871   (41.0% logic, 59.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C12A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C10A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.717ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i2  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i0  (to clk_in_c +)

   Delay:               4.711ns  (42.4% logic, 57.6% route), 5 logic levels.

 Constraint Details:

      4.711ns physical path delay SSD_ADC/SLICE_12 to SSD_ADC/SLICE_39 meets
      6.645ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 6.428ns) by 1.717ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_12 to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R8C12B.CLK to      R8C12B.Q0 SSD_ADC/SLICE_12 (from clk_in_c)
ROUTE         3     0.935      R8C12B.Q0 to      R8C11D.C1 SSD_ADC/sigma_2
CTOF_DEL    ---     0.408      R8C11D.C1 to      R8C11D.F1 SSD_ADC/SLICE_50
ROUTE         1     0.351      R8C11D.F1 to      R8C11D.C0 SSD_ADC/n22_adj_121
CTOF_DEL    ---     0.408      R8C11D.C0 to      R8C11D.F0 SSD_ADC/SLICE_50
ROUTE         1     0.242      R8C11D.F0 to      R8C11C.D0 SSD_ADC/n24_adj_119
CTOF_DEL    ---     0.408      R8C11C.D0 to      R8C11C.F0 SSD_ADC/SLICE_49
ROUTE         8     0.359      R8C11C.F0 to      R8C11C.C1 SSD_ADC/clk_in_c_enable_13
CTOF_DEL    ---     0.408      R8C11C.C1 to      R8C11C.F1 SSD_ADC/SLICE_49
ROUTE         1     0.825      R8C11C.F1 to      R8C10A.CE SSD_ADC/clk_in_c_enable_12 (to clk_in_c)
                  --------
                    4.711   (42.4% logic, 57.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C12B.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C10A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.778ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i10  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i0  (to clk_in_c +)

   Delay:               4.650ns  (34.2% logic, 65.8% route), 4 logic levels.

 Constraint Details:

      4.650ns physical path delay SSD_ADC/SLICE_11 to SSD_ADC/SLICE_39 meets
      6.645ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 6.428ns) by 1.778ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_11 to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R8C13B.CLK to      R8C13B.Q0 SSD_ADC/SLICE_11 (from clk_in_c)
ROUTE         3     0.923      R8C13B.Q0 to      R7C12C.C1 SSD_ADC/sigma_10
CTOF_DEL    ---     0.408      R7C12C.C1 to      R7C12C.F1 SSD_ADC/SLICE_46
ROUTE         1     0.952      R7C12C.F1 to      R8C11C.C0 SSD_ADC/n20_adj_120
CTOF_DEL    ---     0.408      R8C11C.C0 to      R8C11C.F0 SSD_ADC/SLICE_49
ROUTE         8     0.359      R8C11C.F0 to      R8C11C.C1 SSD_ADC/clk_in_c_enable_13
CTOF_DEL    ---     0.408      R8C11C.C1 to      R8C11C.F1 SSD_ADC/SLICE_49
ROUTE         1     0.825      R8C11C.F1 to      R8C10A.CE SSD_ADC/clk_in_c_enable_12 (to clk_in_c)
                  --------
                    4.650   (34.2% logic, 65.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C13B.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C10A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.822ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i3  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i0  (to clk_in_c +)

   Delay:               4.606ns  (34.5% logic, 65.5% route), 4 logic levels.

 Constraint Details:

      4.606ns physical path delay SSD_ADC/SLICE_12 to SSD_ADC/SLICE_39 meets
      6.645ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 6.428ns) by 1.822ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_12 to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R8C12B.CLK to      R8C12B.Q1 SSD_ADC/SLICE_12 (from clk_in_c)
ROUTE         3     0.879      R8C12B.Q1 to      R7C12C.B1 SSD_ADC/sigma_3
CTOF_DEL    ---     0.408      R7C12C.B1 to      R7C12C.F1 SSD_ADC/SLICE_46
ROUTE         1     0.952      R7C12C.F1 to      R8C11C.C0 SSD_ADC/n20_adj_120
CTOF_DEL    ---     0.408      R8C11C.C0 to      R8C11C.F0 SSD_ADC/SLICE_49
ROUTE         8     0.359      R8C11C.F0 to      R8C11C.C1 SSD_ADC/clk_in_c_enable_13
CTOF_DEL    ---     0.408      R8C11C.C1 to      R8C11C.F1 SSD_ADC/SLICE_49
ROUTE         1     0.825      R8C11C.F1 to      R8C10A.CE SSD_ADC/clk_in_c_enable_12 (to clk_in_c)
                  --------
                    4.606   (34.5% logic, 65.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C12B.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C10A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.836ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i11  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i0  (to clk_in_c +)

   Delay:               4.592ns  (43.5% logic, 56.5% route), 5 logic levels.

 Constraint Details:

      4.592ns physical path delay SSD_ADC/SLICE_11 to SSD_ADC/SLICE_39 meets
      6.645ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 6.428ns) by 1.836ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_11 to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R8C13B.CLK to      R8C13B.Q1 SSD_ADC/SLICE_11 (from clk_in_c)
ROUTE         3     0.816      R8C13B.Q1 to      R8C11D.B1 SSD_ADC/sigma_11
CTOF_DEL    ---     0.408      R8C11D.B1 to      R8C11D.F1 SSD_ADC/SLICE_50
ROUTE         1     0.351      R8C11D.F1 to      R8C11D.C0 SSD_ADC/n22_adj_121
CTOF_DEL    ---     0.408      R8C11D.C0 to      R8C11D.F0 SSD_ADC/SLICE_50
ROUTE         1     0.242      R8C11D.F0 to      R8C11C.D0 SSD_ADC/n24_adj_119
CTOF_DEL    ---     0.408      R8C11C.D0 to      R8C11C.F0 SSD_ADC/SLICE_49
ROUTE         8     0.359      R8C11C.F0 to      R8C11C.C1 SSD_ADC/clk_in_c_enable_13
CTOF_DEL    ---     0.408      R8C11C.C1 to      R8C11C.F1 SSD_ADC/SLICE_49
ROUTE         1     0.825      R8C11C.F1 to      R8C10A.CE SSD_ADC/clk_in_c_enable_12 (to clk_in_c)
                  --------
                    4.592   (43.5% logic, 56.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C13B.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C10A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.873ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i0  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i0  (to clk_in_c +)

   Delay:               4.555ns  (43.9% logic, 56.1% route), 5 logic levels.

 Constraint Details:

      4.555ns physical path delay SSD_ADC/SLICE_39 to SSD_ADC/SLICE_39 meets
      6.645ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 6.428ns) by 1.873ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_39 to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R8C10A.CLK to      R8C10A.Q0 SSD_ADC/SLICE_39 (from clk_in_c)
ROUTE         3     0.779      R8C10A.Q0 to      R8C11D.A1 SSD_ADC/sigma_0
CTOF_DEL    ---     0.408      R8C11D.A1 to      R8C11D.F1 SSD_ADC/SLICE_50
ROUTE         1     0.351      R8C11D.F1 to      R8C11D.C0 SSD_ADC/n22_adj_121
CTOF_DEL    ---     0.408      R8C11D.C0 to      R8C11D.F0 SSD_ADC/SLICE_50
ROUTE         1     0.242      R8C11D.F0 to      R8C11C.D0 SSD_ADC/n24_adj_119
CTOF_DEL    ---     0.408      R8C11C.D0 to      R8C11C.F0 SSD_ADC/SLICE_49
ROUTE         8     0.359      R8C11C.F0 to      R8C11C.C1 SSD_ADC/clk_in_c_enable_13
CTOF_DEL    ---     0.408      R8C11C.C1 to      R8C11C.F1 SSD_ADC/SLICE_49
ROUTE         1     0.825      R8C11C.F1 to      R8C10A.CE SSD_ADC/clk_in_c_enable_12 (to clk_in_c)
                  --------
                    4.555   (43.9% logic, 56.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C10A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C10A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.948ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i8  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i0  (to clk_in_c +)

   Delay:               4.480ns  (35.5% logic, 64.5% route), 4 logic levels.

 Constraint Details:

      4.480ns physical path delay SSD_ADC/SLICE_9 to SSD_ADC/SLICE_39 meets
      6.645ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 6.428ns) by 1.948ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_9 to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R8C13A.CLK to      R8C13A.Q0 SSD_ADC/SLICE_9 (from clk_in_c)
ROUTE         3     0.753      R8C13A.Q0 to      R7C12C.D1 SSD_ADC/sigma_8
CTOF_DEL    ---     0.408      R7C12C.D1 to      R7C12C.F1 SSD_ADC/SLICE_46
ROUTE         1     0.952      R7C12C.F1 to      R8C11C.C0 SSD_ADC/n20_adj_120
CTOF_DEL    ---     0.408      R8C11C.C0 to      R8C11C.F0 SSD_ADC/SLICE_49
ROUTE         8     0.359      R8C11C.F0 to      R8C11C.C1 SSD_ADC/clk_in_c_enable_13
CTOF_DEL    ---     0.408      R8C11C.C1 to      R8C11C.F1 SSD_ADC/SLICE_49
ROUTE         1     0.825      R8C11C.F1 to      R8C10A.CE SSD_ADC/clk_in_c_enable_12 (to clk_in_c)
                  --------
                    4.480   (35.5% logic, 64.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C13A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C10A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i9  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i5  (to clk_in_c +)
                   FF                        SSD_ADC/sigma_i4

   Delay:               4.366ns  (36.4% logic, 63.6% route), 4 logic levels.

 Constraint Details:

      4.366ns physical path delay SSD_ADC/SLICE_9 to SSD_ADC/SLICE_13 meets
      6.645ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 6.428ns) by 2.062ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_9 to SSD_ADC/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R8C13A.CLK to      R8C13A.Q1 SSD_ADC/SLICE_9 (from clk_in_c)
ROUTE         3     0.814      R8C13A.Q1 to      R7C12D.D0 SSD_ADC/sigma_9
CTOF_DEL    ---     0.408      R7C12D.D0 to      R7C12D.F0 SSD_ADC/SLICE_45
ROUTE         1     0.843      R7C12D.F0 to      R8C11D.D0 SSD_ADC/n16_adj_122
CTOF_DEL    ---     0.408      R8C11D.D0 to      R8C11D.F0 SSD_ADC/SLICE_50
ROUTE         1     0.242      R8C11D.F0 to      R8C11C.D0 SSD_ADC/n24_adj_119
CTOF_DEL    ---     0.408      R8C11C.D0 to      R8C11C.F0 SSD_ADC/SLICE_49
ROUTE         8     0.876      R8C11C.F0 to      R8C12C.CE SSD_ADC/clk_in_c_enable_13 (to clk_in_c)
                  --------
                    4.366   (36.4% logic, 63.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C13A.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.797       M7.PADDI to     R8C12C.CLK clk_in_c
                  --------
                    1.797   (0.0% logic, 100.0% route), 0 logic levels.

Report:  188.715MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 150.500000 MHz |             |             |
;                                       |  150.500 MHz|  188.715 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 46
   Covered under: FREQUENCY NET "clk_in_c" 150.500000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1021 paths, 1 nets, and 330 connections (95.65% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Thu Jul 16 21:57:56 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o xo2_vhdl_xo2_vhdl.twr -gui xo2_vhdl_xo2_vhdl.ncd xo2_vhdl_xo2_vhdl.prf 
Design file:     xo2_vhdl_xo2_vhdl.ncd
Preference file: xo2_vhdl_xo2_vhdl.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_in_c" 150.500000 MHz (0 errors)</A></LI>            1021 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_in_c" 150.500000 MHz ;
            1021 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/accum_i0_i8  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/BA_INST/raw_data_d1_i8  (to clk_in_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SSD_ADC/SLICE_62 to SSD_ADC/BA_INST/SLICE_28 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_62 to SSD_ADC/BA_INST/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C13D.CLK to      R5C13D.Q1 SSD_ADC/SLICE_62 (from clk_in_c)
ROUTE         1     0.152      R5C13D.Q1 to      R5C13B.M0 SSD_ADC/accum_8 (to clk_in_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R5C13D.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/BA_INST/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R5C13B.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/accum_i0_i3  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/BA_INST/raw_data_d1_i3  (to clk_in_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SSD_ADC/SLICE_59 to SSD_ADC/BA_INST/SLICE_26 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_59 to SSD_ADC/BA_INST/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11C.CLK to      R7C11C.Q0 SSD_ADC/SLICE_59 (from clk_in_c)
ROUTE         1     0.152      R7C11C.Q0 to      R7C11A.M1 SSD_ADC/accum_3 (to clk_in_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R7C11C.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/BA_INST/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R7C11A.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/accum_rdy_22  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/BA_INST/sample_d1_26  (to clk_in_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SSD_ADC/SLICE_37 to SSD_ADC/BA_INST/SLICE_30 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_37 to SSD_ADC/BA_INST/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C12A.CLK to      R4C12A.Q0 SSD_ADC/SLICE_37 (from clk_in_c)
ROUTE         1     0.152      R4C12A.Q0 to      R4C12C.M0 SSD_ADC/accum_rdy (to clk_in_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R4C12A.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/BA_INST/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R4C12C.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/accum_i0_i2  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/BA_INST/raw_data_d1_i2  (to clk_in_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SSD_ADC/SLICE_59 to SSD_ADC/BA_INST/SLICE_25 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_59 to SSD_ADC/BA_INST/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11C.CLK to      R7C11C.Q1 SSD_ADC/SLICE_59 (from clk_in_c)
ROUTE         1     0.152      R7C11C.Q1 to      R7C11D.M0 SSD_ADC/accum_2 (to clk_in_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R7C11C.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/BA_INST/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R7C11D.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i12  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/accum_i0_i11  (to clk_in_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SSD_ADC/SLICE_7 to SSD_ADC/SLICE_63 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_7 to SSD_ADC/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C13C.CLK to      R8C13C.Q0 SSD_ADC/SLICE_7 (from clk_in_c)
ROUTE         3     0.155      R8C13C.Q0 to      R8C13D.M0 SSD_ADC/sigma_12 (to clk_in_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R8C13C.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R8C13D.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/BA_INST/sample_d1_26  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/BA_INST/sample_d2_27  (to clk_in_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SSD_ADC/BA_INST/SLICE_30 to SSD_ADC/SLICE_37 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path SSD_ADC/BA_INST/SLICE_30 to SSD_ADC/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C12C.CLK to      R4C12C.Q0 SSD_ADC/BA_INST/SLICE_30 (from clk_in_c)
ROUTE         3     0.155      R4C12C.Q0 to      R4C12A.M1 SSD_ADC/BA_INST/sample_d1 (to clk_in_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/BA_INST/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R4C12C.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R4C12A.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i11  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/accum_i0_i10  (to clk_in_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SSD_ADC/SLICE_11 to SSD_ADC/SLICE_63 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_11 to SSD_ADC/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C13B.CLK to      R8C13B.Q1 SSD_ADC/SLICE_11 (from clk_in_c)
ROUTE         3     0.155      R8C13B.Q1 to      R8C13D.M1 SSD_ADC/sigma_11 (to clk_in_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R8C13B.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R8C13D.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/accum_i0_i5  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/BA_INST/raw_data_d1_i5  (to clk_in_c +)

   Delay:               0.323ns  (41.2% logic, 58.8% route), 1 logic levels.

 Constraint Details:

      0.323ns physical path delay SSD_ADC/SLICE_60 to SSD_ADC/BA_INST/SLICE_27 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.342ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_60 to SSD_ADC/BA_INST/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C11B.CLK to      R8C11B.Q0 SSD_ADC/SLICE_60 (from clk_in_c)
ROUTE         1     0.190      R8C11B.Q0 to      R7C11B.M1 SSD_ADC/accum_5 (to clk_in_c)
                  --------
                    0.323   (41.2% logic, 58.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R8C11B.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/BA_INST/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R7C11B.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/counter_34__i11  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/counter_34__i11  (to clk_in_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SSD_ADC/SLICE_0 to SSD_ADC/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_0 to SSD_ADC/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14C.CLK to      R7C14C.Q0 SSD_ADC/SLICE_0 (from clk_in_c)
ROUTE         2     0.132      R7C14C.Q0 to      R7C14C.A0 SSD_ADC/counter_11
CTOF_DEL    ---     0.101      R7C14C.A0 to      R7C14C.F0 SSD_ADC/SLICE_0
ROUTE         1     0.000      R7C14C.F0 to     R7C14C.DI0 SSD_ADC/n59 (to clk_in_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R7C14C.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R7C14C.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/counter_34__i8  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/counter_34__i8  (to clk_in_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SSD_ADC/SLICE_2 to SSD_ADC/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_2 to SSD_ADC/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14A.CLK to      R7C14A.Q1 SSD_ADC/SLICE_2 (from clk_in_c)
ROUTE         2     0.132      R7C14A.Q1 to      R7C14A.A1 SSD_ADC/counter_8
CTOF_DEL    ---     0.101      R7C14A.A1 to      R7C14A.F1 SSD_ADC/SLICE_2
ROUTE         1     0.000      R7C14A.F1 to     R7C14A.DI1 SSD_ADC/n62 (to clk_in_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R7C14A.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     0.765       M7.PADDI to     R7C14A.CLK clk_in_c
                  --------
                    0.765   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 150.500000 MHz |             |             |
;                                       |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 46
   Covered under: FREQUENCY NET "clk_in_c" 150.500000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1021 paths, 1 nets, and 330 connections (95.65% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
