# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Labb2.srcs/sim_1/new/add8.vhd" \
"../../../../Labb2.srcs/sim_1/new/add8_behave.vhd" \
"../../../fa.vhd" \
"../../../add8_tb.vhdl" \

# Do not sort compile order
nosort
