{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592141258715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592141258731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 14 10:27:38 2020 " "Processing started: Sun Jun 14 10:27:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592141258731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141258731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ssf -c ssf " "Command: quartus_map --read_settings_files=on --write_settings_files=off ssf -c ssf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141258731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592141259168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592141259168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/ssf_h/ssf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/ssf_h/ssf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssf " "Found entity 1: ssf" {  } { { "../ssf_H/ssf.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/ssf_H/ssf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIV div ula_fx.v(5) " "Verilog HDL Declaration information at ula_fx.v(5): object \"DIV\" differs only in case from object \"div\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MOD mod ula_fx.v(9) " "Verilog HDL Declaration information at ula_fx.v(9): object \"MOD\" differs only in case from object \"mod\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADD add ula_fx.v(10) " "Verilog HDL Declaration information at ula_fx.v(10): object \"ADD\" differs only in case from object \"add\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MLT mlt ula_fx.v(11) " "Verilog HDL Declaration information at ula_fx.v(11): object \"MLT\" differs only in case from object \"mlt\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INV inv ula_fx.v(16) " "Verilog HDL Declaration information at ula_fx.v(16): object \"INV\" differs only in case from object \"inv\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHR shr ula_fx.v(18) " "Verilog HDL Declaration information at ula_fx.v(18): object \"SHR\" differs only in case from object \"shr\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHL shl ula_fx.v(20) " "Verilog HDL Declaration information at ula_fx.v(20): object \"SHL\" differs only in case from object \"shl\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SRS srs ula_fx.v(21) " "Verilog HDL Declaration information at ula_fx.v(21): object \"SRS\" differs only in case from object \"srs\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NRM nrm ula_fx.v(22) " "Verilog HDL Declaration information at ula_fx.v(22): object \"NRM\" differs only in case from object \"nrm\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LES les ula_fx.v(12) " "Verilog HDL Declaration information at ula_fx.v(12): object \"LES\" differs only in case from object \"les\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GRE gre ula_fx.v(8) " "Verilog HDL Declaration information at ula_fx.v(8): object \"GRE\" differs only in case from object \"gre\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EQU equ ula_fx.v(13) " "Verilog HDL Declaration information at ula_fx.v(13): object \"EQU\" differs only in case from object \"equ\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LIN lin ula_fx.v(17) " "Verilog HDL Declaration information at ula_fx.v(17): object \"LIN\" differs only in case from object \"lin\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LAN lan ula_fx.v(15) " "Verilog HDL Declaration information at ula_fx.v(15): object \"LAN\" differs only in case from object \"lan\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOR lor ula_fx.v(7) " "Verilog HDL Declaration information at ula_fx.v(7): object \"LOR\" differs only in case from object \"lor\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/ula_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/ula_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_fx " "Found entity 1: ula_fx" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/ula_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/stack_pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/stack_pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack_pointer " "Found entity 1: stack_pointer" {  } { { "../Proc_IP/stack_pointer.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/stack_pointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../Proc_IP/stack.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../Proc_IP/reg_file.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/proc_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/proc_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_fx " "Found entity 1: proc_fx" {  } { { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/proc_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/prefetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 prefetch " "Found entity 1: prefetch" {  } { { "../Proc_IP/prefetch.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/prefetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Proc_IP/pc.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/positivo_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/positivo_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 positivo_fx " "Found entity 1: positivo_fx" {  } { { "../Proc_IP/positivo_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/positivo_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/mem_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/mem_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_instr " "Found entity 1: mem_instr" {  } { { "../Proc_IP/mem_instr.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/mem_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/mem_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_data " "Found entity 1: mem_data" {  } { { "../Proc_IP/mem_data.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266979 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_dec_fx.v(318) " "Verilog HDL warning at instr_dec_fx.v(318): extended using \"x\" or \"z\"" {  } { { "../Proc_IP/instr_dec_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 318 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592141266979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/instr_dec_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/instr_dec_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_dec_fx " "Found entity 1: instr_dec_fx" {  } { { "../Proc_IP/instr_dec_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/core_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/core_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_fx " "Found entity 1: core_fx" {  } { { "../Proc_IP/core_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/core_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/proc_ip/addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_dec " "Found entity 1: addr_dec" {  } { { "../Proc_IP/addr_dec.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/addr_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266994 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multicore.v(42) " "Verilog HDL information at multicore.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "../ssf_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/ssf_H/multicore.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592141266994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/ssf_h/multicore.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/ssf_h/multicore.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore " "Found entity 1: multicore" {  } { { "../ssf_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/ssf_H/multicore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/ssf/ssf/hardware/ssf_h/multicore_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/ssf/ssf/hardware/ssf_h/multicore_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_tb " "Found entity 1: multicore_tb" {  } { { "../ssf_H/multicore_tb.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/ssf_H/multicore_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592141266994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141266994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore " "Elaborating entity \"multicore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592141267041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_io_out multicore.v(10) " "Verilog HDL or VHDL warning at multicore.v(10): object \"my_io_out\" assigned a value but never read" {  } { { "../ssf_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/ssf_H/multicore.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592141267041 "|multicore"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_out_en multicore.v(11) " "Verilog HDL or VHDL warning at multicore.v(11): object \"my_out_en\" assigned a value but never read" {  } { { "../ssf_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/ssf_H/multicore.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592141267041 "|multicore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssf ssf:ssf0 " "Elaborating entity \"ssf\" for hierarchy \"ssf:ssf0\"" {  } { { "../ssf_H/multicore.v" "ssf0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/ssf_H/multicore.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592141267104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_fx ssf:ssf0\|proc_fx:p_ssf " "Elaborating entity \"proc_fx\" for hierarchy \"ssf:ssf0\|proc_fx:p_ssf\"" {  } { { "../ssf_H/ssf.v" "p_ssf" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/ssf_H/ssf.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592141267119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_fx ssf:ssf0\|proc_fx:p_ssf\|core_fx:core " "Elaborating entity \"core_fx\" for hierarchy \"ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\"" {  } { { "../Proc_IP/proc_fx.v" "core" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/proc_fx.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592141267135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|pc:pc\"" {  } { { "../Proc_IP/core_fx.v" "pc" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/core_fx.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592141267151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prefetch ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|prefetch:pf " "Elaborating entity \"prefetch\" for hierarchy \"ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|prefetch:pf\"" {  } { { "../Proc_IP/core_fx.v" "pf" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/core_fx.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592141267166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_dec_fx ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id " "Elaborating entity \"instr_dec_fx\" for hierarchy \"ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\"" {  } { { "../Proc_IP/core_fx.v" "id" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/core_fx.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592141267182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_pointer ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|stack_pointer:sp " "Elaborating entity \"stack_pointer\" for hierarchy \"ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|stack_pointer:sp\"" {  } { { "../Proc_IP/core_fx.v" "sp" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/core_fx.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592141267213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_fx ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|ula_fx:ula " "Elaborating entity \"ula_fx\" for hierarchy \"ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|ula_fx:ula\"" {  } { { "../Proc_IP/core_fx.v" "ula" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/core_fx.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592141267229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positivo_fx ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|positivo_fx:positivo_fx " "Elaborating entity \"positivo_fx\" for hierarchy \"ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|positivo_fx:positivo_fx\"" {  } { { "../Proc_IP/core_fx.v" "positivo_fx" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/core_fx.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592141267244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_instr ssf:ssf0\|proc_fx:p_ssf\|mem_instr:minstr " "Elaborating entity \"mem_instr\" for hierarchy \"ssf:ssf0\|proc_fx:p_ssf\|mem_instr:minstr\"" {  } { { "../Proc_IP/proc_fx.v" "minstr" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/proc_fx.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592141267260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data ssf:ssf0\|proc_fx:p_ssf\|mem_data:mdata " "Elaborating entity \"mem_data\" for hierarchy \"ssf:ssf0\|proc_fx:p_ssf\|mem_data:mdata\"" {  } { { "../Proc_IP/proc_fx.v" "mdata" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/proc_fx.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592141267447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_dec ssf:ssf0\|addr_dec:dec_in " "Elaborating entity \"addr_dec\" for hierarchy \"ssf:ssf0\|addr_dec:dec_in\"" {  } { { "../ssf_H/ssf.v" "dec_in" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/ssf_H/ssf.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592141267479 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 407 C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.ram0_mem_data_a8ceb4f2.hdl.mif " "Memory depth (512) in the design file differs from memory depth (407) in the Memory Initialization File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.ram0_mem_data_a8ceb4f2.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1592141270572 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141270587 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 4477 C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.ram0_mem_instr_4bc399f1.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (4477) in the Memory Initialization File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.ram0_mem_instr_4bc399f1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1592141270603 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141270650 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141270681 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141270728 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141270759 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141270806 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141270853 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141270884 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141270931 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141270978 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271009 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271056 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271087 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271134 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271181 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271212 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271259 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271290 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271337 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271368 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271415 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "63 " "Found 63 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf0\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf0\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf0\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf0\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf0\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf1\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf1\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf1\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf1\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf1\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf1\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf2\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf2\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf2\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf2\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf2\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf2\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf3\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf3\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf3\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf3\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf3\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf3\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf4\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf4\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf4\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf4\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf4\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf4\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf5\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf5\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf5\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf5\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf5\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf5\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf6\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf6\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf6\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf6\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf6\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf6\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf7\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf7\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf7\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf7\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf7\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf7\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf8\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf8\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf8\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf8\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf8\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf8\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf9\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf9\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf9\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf9\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf9\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf9\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf10\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf10\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf10\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf10\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf10\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf10\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf11\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf11\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf11\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf11\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf11\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf11\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf12\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf12\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf12\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf12\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf12\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf12\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf13\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf13\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf13\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf13\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf13\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf13\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf14\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf14\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf14\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf14\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf14\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf14\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf15\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf15\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf15\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf15\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf15\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf15\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf16\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf16\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf16\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf16\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf16\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf16\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf17\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf17\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf17\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf17\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf17\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf17\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf18\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf18\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf18\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf18\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf18\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf18\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf19\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf19\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf19\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf19\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf19\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf19\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf20\|proc_fx:p_ssf\|mem_data:mdata\|mem " "RAM logic \"ssf:ssf20\|proc_fx:p_ssf\|mem_data:mdata\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_data.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_data.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf20\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"ssf:ssf20\|proc_fx:p_ssf\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ssf:ssf20\|proc_fx:p_ssf\|mem_instr:minstr\|mem " "RAM logic \"ssf:ssf20\|proc_fx:p_ssf\|mem_instr:minstr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../Proc_IP/mem_instr.v" "mem" { Text "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Proc_IP/mem_instr.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1592141271525 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1592141271525 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271540 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271571 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271618 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271665 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271712 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271759 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271806 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271853 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271899 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271946 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141271993 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141272040 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141272087 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141272134 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141272181 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141272227 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141272274 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141272321 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141272368 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141272415 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/db/ssf.rom0_instr_dec_fx_214c937a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592141272462 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1592141289598 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/output_files/ssf.map.smsg " "Generated suppressed messages file C:/Users/melis/Desktop/GitDesk/ssf/ssf/Hardware/Quartus_Files/output_files/ssf.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141289770 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5086 " "Peak virtual memory: 5086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592141289926 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 14 10:28:09 2020 " "Processing ended: Sun Jun 14 10:28:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592141289926 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592141289926 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592141289926 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592141289926 ""}
