m255
K3
13
cModel Technology
Z0 dD:\Xilinx\14.6\ISE_DS\ISE
vAFIFO36_INTERNAL
IdHRg5h^YfU?Qizj>7Al843
VaIPVFaRXA2;;?455TERdo2
Z1 dD:\Xilinx\14.6\ISE_DS\ISE
Z2 w1370717304
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
L0 36
Z3 OL;L;10.1;51
r1
31
Z4 !s108 1434630674.933000
Z5 !s107 D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XADC.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\VCC.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TEMAC.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SYSMON.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16E.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64M.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32M.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PULLUP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PS7.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PPC440.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PMCD.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDES.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ORCY.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODDR2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODDR.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MCB.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LD_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDP_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDPE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDE_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDC_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCPE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDC.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LD.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\KEEPER.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODRP2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAY.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\INV.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAY.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GND.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FMAP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO16.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FD_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDS_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDSE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDR_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRSE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDR.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDP_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDPE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDE_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDC_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCPE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDC.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FD.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\EMAC.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48E.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48A.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CRC64.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CRC32.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CONFIG.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CARRY4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFT.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFR.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFMR.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFH.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGP.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFG.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFCF.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUF.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B1.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2.v|D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v|
Z6 !s90 -source|-novopt|-work|unisims_ver|-f|D:\Xilinx\14.6\ISE_DS\ISE\verilog\mti_se\10.1\nt64/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.cmf|
Z7 o-source -work unisims_ver -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@a@f@i@f@o36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 35;8d]k;3ZnDF>[AW;bX`3
!s85 0
vAND2
IUeG8AV]iBYb;Ma]GfJPlV2
VdNIBm@86;ogUD]Y34EeT80
R1
Z8 w1370717305
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2
!i10b 1
!s100 =^GNnDmkafJ7Fn=5c_N]A0
!s85 0
vAND2B1
I[5P?zMPWd8cYHgmiVMMjQ3
VHLnaHM?]fi<VW8emL<8`=0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1
!i10b 1
!s100 mk^X5YEMG:a_`ViQnQ_lf3
!s85 0
vAND2B1L
I8SWW7@ML5DHdV0VSYMYi=1
VP[:eVN^1NjQ_cBGkYYl6:1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1@l
!i10b 1
!s100 J:G:C?z>?e4X>XfRg]?f31
!s85 0
vAND2B2
I9>d2MZ_efZmP7QzakoKX^3
V5LPa_W8bE=fCG>7J3Eh260
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b2
!i10b 1
!s100 LJZW?K<fE`3UjSLd=OU]T3
!s85 0
vAND3
I18kHWe77UP9jb8_H8AW]K0
Ve`_=oU:Z;:^C0o6GXb82O2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d3
!i10b 1
!s100 RaMEKa8YUnnX5o0AOVT0W2
!s85 0
vAND3B1
ImQ^HaLARJ<F:FaGa=angV2
V_nYblFz8fdlT]Y;IV6m1^1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b1
!i10b 1
!s100 ^:Dh34[D^Wafec7JLbV?Z3
!s85 0
vAND3B2
I;dK1aDbF8ibn]LkmY_2N;0
V3S?V[>Nd?]a[Fdjfl<17[2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b2
!i10b 1
!s100 _IbbkBO16V8foZ6k@z[Df0
!s85 0
vAND3B3
I<bGk@kSh<WFDQ4L==:69`0
VCQ@J53Kc_PKJ@a7OBo9Ek1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b3
!i10b 1
!s100 baCSQLjVPMlD3AFl]AZhG2
!s85 0
vAND4
Ie_:d3FONR79CR^c14Ab7a0
VI`>kK<VbZ@C=D<MZCLXV;0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d4
!i10b 1
!s100 iJBLCn?d`J`h>X0F8Phf10
!s85 0
vAND4B1
I1iRF_19mmRnF3SafCUUD@2
V;cO[EXK4_6L;?N`WX56aE3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b1
!i10b 1
!s100 1kE9^XJjJ3FK;KEUO>9fi1
!s85 0
vAND4B2
IVElcO1TeS8K_4on2m>=ec0
V?O]nQFBCPV3ei]dmMVZ>L2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b2
!i10b 1
!s100 5^IldSWbDcnbJ5f:XWXZI1
!s85 0
vAND4B3
I:Sl@Y82eFkl=kK[V]8R7c2
V]mU099CkEncF1;RaXQUCR3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b3
!i10b 1
!s100 d]aGYNP^?S^8IMcdP_W@B2
!s85 0
vAND4B4
I_d_XERoDOgk37GHZdzHG^3
V`=S0Zm5zS>G8YC9VN8l4S2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b4
!i10b 1
!s100 CF[mMlhZTIceeol2Ke?[f0
!s85 0
vAND5
IB?:5U>]T6k;NY>j2N?RD_0
V]Y[c5B1Q07n>ObTJ]Ijj82
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d5
!i10b 1
!s100 ZzWXgdIb1<oSFVPX?UQNG0
!s85 0
vAND5B1
I[@c?f5Z0D2h`mM<`in4WH3
V8G<@`h>dDX@QH:05oXzKE1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b1
!i10b 1
!s100 :6bJBOIX9jFbDOfY;1L^U2
!s85 0
vAND5B2
IVo]`eeHVT5ngU9ZcCNAlE1
V^QgHMg6>hS;E?akI4mWBV0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b2
!i10b 1
!s100 Ue4WEYJHTfOEdaEWkOPWF3
!s85 0
vAND5B3
I8P3hDPHBGWZ6=@zRzYGh`3
VkiXE@gDBFDmJ3@7AF91AW2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b3
!i10b 1
!s100 ^TB=3=3WGE`b4]WajmPDQ0
!s85 0
vAND5B4
I6^LNgF=O?N=D15b_lRHfC1
V7WG36YT0hhJA3`R@zOAe_2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b4
!i10b 1
!s100 8N_HA?NgZ=JCNTN9ANG>73
!s85 0
vAND5B5
I<2@?O0E@?3^=STJiaI5`i3
V022ofD^mWk?[_X_1RU7[_0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b5
!i10b 1
!s100 APl88;M=3gHO:EARX7e>T0
!s85 0
vARAMB36_INTERNAL
IIz7Y`koP3`W4JQdC<G`S_2
VN7ZV5J5K@66]??G6R8RDI2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
L0 56
R3
r1
31
R4
R5
R6
R7
n@a@r@a@m@b36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 :mdKL]A:ZPR36dQP2TRB`2
!s85 0
vAUTOBUF
IoTXSYZ^BOSi3iUgU_SV[M2
V;Oll@fHQgVS=3h`9ALiI@2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@u@t@o@b@u@f
!i10b 1
!s100 c;_FBmnCI8=26SCVnfOAV3
!s85 0
vBSCAN_FPGACORE
IcUQ4dClGj[iFlMDYVBN1C3
VfeUzUQMTkbWo2?]fn]Z2g1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@f@p@g@a@c@o@r@e
!i10b 1
!s100 EebZ9UmaDaBTVfWQbH7m03
!s85 0
vBSCAN_SPARTAN3
IgmOCjFfBG:Vo>a>ZJA8S72
VA4DOSU;F14DZe1dgNz;c<0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3
!i10b 1
!s100 <NPUSVU@ghaL75X69d:>:1
!s85 0
vBSCAN_SPARTAN3A
IKRW:lcN`d66Ce=]7B:i[O2
V:gV2]HkB0ji>0;LXIORbM1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 RVCN[2g]GiX[SEMG2P>3h1
!s85 0
vBSCAN_SPARTAN6
ImYMM`Zi[9WRB9HJFX0j8o2
VD0g^=5[KzNNP]Ro@K^b_h1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n6
!i10b 1
!s100 WV77zn1OEmJHeE32bT?712
!s85 0
vBSCAN_VIRTEX4
I1jSfEHH^f36h?;CFj;ImF3
V=7MZd:k:H^9ninQ0cGMeG0
R1
Z9 w1370717314
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x4
!i10b 1
!s100 ^7S_cU_dT73bQ6KWZ_NNg2
!s85 0
vBSCAN_VIRTEX5
Ic9g3MaPQ6=Ml;nUD^FmGg2
Vlcj84o`DN[n8noo0]m7k_2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x5
!i10b 1
!s100 4kX<EXhFc1;A;B0UcS7k=1
!s85 0
vBSCAN_VIRTEX6
IIfWCB9_1gXU40MF8[m?e`1
VRhO9[e4kNCE6FKTYlJ8?^2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x6
!i10b 1
!s100 d>iiXbfWdDYKUTRKS39?L2
!s85 0
vBSCANE2
I7]b0JRaQEf?<??dkJcCzd0
Ve6S5MNiQAWG4FdgRhNe_L0
R1
Z10 w1370717303
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n@e2
!i10b 1
!s100 _IXJ=Rf^b@bREa=iEkFj82
!s85 0
vbscntrl_iserdese1_vlog
I<dY4BD`k2_jUnikHBI^UE1
VTS_GZ^jZ2?gB^g;6a6cAJ3
R1
R2
Z11 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
Z12 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
L0 1154
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ;b9DQMg[1l;:zY2^VlK[J3
!s85 0
vBUF
IYF[;bEnhj`hkf]_RCCbH]0
VlK=S_Nj[56;<]]:m@<Lbl2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUF.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f
!i10b 1
!s100 N@YR>0AbR4?gZLEa36bM:1
!s85 0
vBUFCF
I0K9VXJXdGj9H<UcJReREf2
VS_PQYgH1bO@b<DWF1D:P92
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@c@f
!i10b 1
!s100 i6`S25^0CXCO<UUmoeoz92
!s85 0
vBUFE
IjCDz>B5E>iemY8VDRESBz1
V[=T78^5McGl18z6_KZT_<1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@e
!i10b 1
!s100 >KN<8<TM=BnLhXm14m8AV1
!s85 0
vBUFG
I9A]9=baZQcVcfY@J4G9Pc3
VYX]=iOU`23=cI?2lfR6YY2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFG.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g
!i10b 1
!s100 gDi4cngoUR@zOYDFz>68h3
!s85 0
vBUFG_LB
I7eOJzd8V`S1TLe]@Q9R[43
VQNDLA=NhBTK@QHjhd3`:>3
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g_@l@b
!i10b 1
!s100 5`^XZLb>gNUZ`PQdV:>nL1
!s85 0
vBUFGCE
IL@b2nH7=5i50DPAWVfA6b3
VV>4^N:AZVnAfELRmSHgAe0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e
!i10b 1
!s100 XWokcIa5:VUGai?m4TgSO1
!s85 0
vBUFGCE_1
IeWVkb][SZP>KG8I;XP0`[3
VIB>FeYEZ?^U4WXbNE;Lh]0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e_1
!i10b 1
!s100 [EK`7R^NPi=aBmY5=;^on1
!s85 0
vBUFGCTRL
IDKhI[Wg>?I1eR?aDITaYb2
V7fR>JnOFn8hOlR^3D;Me:3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@t@r@l
!i10b 1
!s100 EkFaNzRSFQ??F[>X]d4:K1
!s85 0
vBUFGDLL
IATnXofO>S?46kMHeF[k<G1
VfDHNCf`?A2M>Nk>YU]9bG2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@d@l@l
!i10b 1
!s100 [UB;eiooBDj<HVMWf6WLf2
!s85 0
vBUFGMUX
IkzhzBXjOP@069AHU<b;_T3
VPoHOZ1O;96VIjYgJPzFoJ3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x
!i10b 1
!s100 3W]Y;BgainjnzEAMKh1BI3
!s85 0
vBUFGMUX_1
IDK`g5^4KeGKjR4dAnQS]_1
Vg:e34En@I^L@lz5<e0On41
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_1
!i10b 1
!s100 n^KcR;lG5eHi7k:fCn[<i1
!s85 0
vBUFGMUX_CTRL
IcjKIl:49RT[o322_=3W3=0
VFn]A?Nf>Pl=E_XQYOi3P<2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@c@t@r@l
!i10b 1
!s100 e;AV^]BG^ELhnV1ePR[`[0
!s85 0
vBUFGMUX_VIRTEX4
IHWQF^VnQVCnD5dGnMlloR0
Ve=nm?K6oZNlP6f@`6zPj23
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@v@i@r@t@e@x4
!i10b 1
!s100 8@VFAMRD9YjfG8k^Sg4>51
!s85 0
vBUFGP
IkM4@gLR983?Uaf4`0kbOF1
V>7e8n8RVWm4;bC869_[?T3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@p
!i10b 1
!s100 cGVIITkR^Hacf7<V2Aejl0
!s85 0
vBUFH
Ib5eo2n>Y<8cD@:mRFTI5m1
Va47e@Gdz<_2=cCi2HRj4G1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFH.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFH.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h
!i10b 1
!s100 V7ohCIO9h3Lc6PcYg8;R>3
!s85 0
vBUFHCE
INZ_W9UEBkK^a?WWX7=8eE2
Vl<P5U9I_l^8FZgfG878Ck1
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h@c@e
!i10b 1
!s100 8gd]iEf33`jh_HO9fB42;3
!s85 0
vBUFIO
Ig=ngL4iO<;D@j3@``WdG40
VCH>Kg0cMAa0I?=]KfkCF^1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o
!i10b 1
!s100 `ZX`mN_=4JaPOW6IWC^472
!s85 0
vBUFIO2
IG9@NIb=Nl9h>Z0cMVTZE?0
V9>5a9`fZe3<DEH9M0NIVz2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2
!i10b 1
!s100 ;27jR^CIc?M7[YMk68EDe2
!s85 0
vBUFIO2_2CLK
IPTHUWz_kG@WFg4X5RYbGz3
V]kXkSGbXA1MJ8O4PW7:fn2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2_2@c@l@k
!i10b 1
!s100 TOfY`O=hZe0H9Fhz<NS2X1
!s85 0
vBUFIO2FB
Ia?fZOXel6>O4IiN2^UTBJ3
Vzk[@STcJNa7Zo:m]f;T=M3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2@f@b
!i10b 1
!s100 F[b[ATGBW48:[0RDhg1kg3
!s85 0
vBUFIODQS
IKJN^H2B5^Lgden]@iBDMg0
VO?PdDWEE7A4e0OALebIm^1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o@d@q@s
!i10b 1
!s100 Gi:^BE:e:FGE`M:2ljf9T2
!s85 0
vBUFMR
IdREM]aOO0iLAhc8fC3zA[2
V?<1z84kRzG9H6h@1oD0d:1
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r
!i10b 1
!s100 8eL>0dPRn@CJz:08TVKJ72
!s85 0
vBUFMRCE
IfgYDlonkaRI>o85:mjAKO0
V2V:9gmGe5[z[_4JRe]8of2
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r@c@e
!i10b 1
!s100 <@X?emdgcnj;Nf^kYF0611
!s85 0
vBUFPLL
I@<OKf1FSgB3b4PO2d0zOg3
Vi_NE>0H[SUd>HWLN>=Z052
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l
!i10b 1
!s100 b3HmY`Z:c:YX<QeRD9>RO0
!s85 0
vBUFPLL_MCB
I965j?[Cj^<oOdDDFD?d=R3
Vgn0Tjj5>Abb>OUS=;iEB51
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l_@m@c@b
!i10b 1
!s100 =ZFU[W?_ZTH5[a?98ja900
!s85 0
vBUFR
I1h_^6_<?o:HCc0zNZAiGZ2
V4O5D8ekG=c:aC46F:;`PJ0
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFR.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFR.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@b@u@f@r
!i10b 1
!s100 J=:L03PDAko<Hi`D_23ed1
!s85 0
vBUFT
I;>=ACN^demJgfK:>WU[F_1
VM71K;LgMZa<ASb4T57X_G0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@t
!i10b 1
!s100 A?i]f0EXH:Dd8n_o`[@E]2
!s85 0
vCAPTURE_FPGACORE
IP]3BD?:X8@a]bUSI6A3M12
V9EVISb?<`7KkRe>B95GmB1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@f@p@g@a@c@o@r@e
!i10b 1
!s100 @@QT_Xb]OW?C[S7ULA7aK2
!s85 0
vCAPTURE_SPARTAN3
I_SU2nL2G8Zm@AIeWVUBJ13
VmefV@4mL_jo@2lkIFmz1M1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3
!i10b 1
!s100 `EX[?155Q;e0k7G7V48Cl1
!s85 0
vCAPTURE_SPARTAN3A
IlKEe>`UNgH3eO5EQCSSBP0
VaCima7cDR8:H11U]<C5kB2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 NZgBM]j5W56MGBU4FaZ`:1
!s85 0
vCAPTURE_VIRTEX4
IW3^j`IIVnigEbK8a;<::]1
Vff<U=n>zoD_O6O^RATIC_0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x4
!i10b 1
!s100 f]M`hS1Y702k;LX1UlQ=W0
!s85 0
vCAPTURE_VIRTEX5
IJbQ_zz=]@OZKIfiH7?elM0
V2Sd[e5D<JH[GWFo61FJ<[3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x5
!i10b 1
!s100 Sh3@NSHL?jYjSg74eDND10
!s85 0
vCAPTURE_VIRTEX6
IAA`EZfeLUoXN8;2KNUz4d0
V9EQ@e4Z[m2dg9`cAAHa973
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x6
!i10b 1
!s100 z^3=_5SI:6h3TCl9=keVJ2
!s85 0
vCAPTUREE2
I9[OlONz1i^hFU<J6_jf>Y2
VIbV_koVzzPJioZfF;ne^F3
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e@e2
!i10b 1
!s100 Y5_XKgb_QfkBb>3I]Z]R`2
!s85 0
vCARRY4
Il7CK[YfKCl`P<WgcJ=cjd3
V?LdczKYOgVL6aQc[Hf<5b1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@a@r@r@y4
!i10b 1
!s100 OEeAQW1No2_lh>A^R4nFo1
!s85 0
vCFGLUT5
IL6dW60Maz7HkX2JklRYgH0
Vd3WZ57>Ki1i3fDUXGlo`N1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@f@g@l@u@t5
!i10b 1
!s100 S]?6QTH`>_YR6XPF=jgE73
!s85 0
vCLKDLL
Ib[E[XKc>Mm_=Jk95D[2XG2
VJ61@OJK?:R=DmAj];JVzU2
R1
R8
Z13 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
Z14 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l
!i10b 1
!s100 f58LPB9^83mD?gLaiT^5B2
!s85 0
vclkdll_maximum_period_check
Ihn?ahA`TDLKU5FjK9cGTZ3
VELgzKg=^3Hz`7Ejmnf29Q0
R1
R8
R13
R14
L0 450
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 mA5zBNTRf0L458]eh7U3<1
!s85 0
vCLKDLLE
IDIX;>nUSSk<O8NiY6RzI02
V15f_imW6E_Y[;ARZ9]OBM2
R1
R8
Z15 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
Z16 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@e
!i10b 1
!s100 2CjDl34z;TGBAE77OnK_51
!s85 0
vclkdlle_maximum_period_check
I<nfGeQi6ZOneB_TYGi23z1
VTjeC?OZTjnO_dg^]noOz72
R1
R8
R15
R16
L0 477
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 K>`56YD]Alz1W?zeV[?zn3
!s85 0
vCLKDLLHF
I<]NgT8gmH`@:IFT80gBOC0
V3TJWMiJ[7>HdZY4]?^Kf22
R1
R8
Z17 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
Z18 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@h@f
!i10b 1
!s100 zU3bX]I;E=ZHWGO^3o13P0
!s85 0
vclkdllhf_maximum_period_check
If@f:WCnUnP3`ZUBBma@561
ViG;^Q`R93hE>ojW`T36@G0
R1
R8
R17
R18
L0 425
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 e=B`6KEfOPlkB:d[4TmRK2
!s85 0
vCONFIG
IbNc6c9MP_dbmR?1m]6z3Z0
VG9fRSN7nb^P:WD_Ykz2Vg2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@o@n@f@i@g
!i10b 1
!s100 zo?D]o]UaNW:ig`CL@0HR1
!s85 0
vCRC32
IO@emVclHCTTH]5]z4dcmI0
VH]7KegD1dfjWYohBkX?Vh3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CRC32.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CRC32.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@c@r@c32
!i10b 1
!s100 R0_3ka2K9fC[fmzQM223f3
!s85 0
vCRC64
IFD]4LD98SMhl<7XoCA1jm0
V`h2L6FcjMlonXU<9OWA5C1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CRC64.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CRC64.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@c@r@c64
!i10b 1
!s100 WoWGj4CWKPBe?ReQe<_:k1
!s85 0
vDCIRESET
IP41IPTB73z@<Dm4jjOhnI1
V51XAl;j1AL>nN`meBdX:a2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@d@c@i@r@e@s@e@t
!i10b 1
!s100 >C4ZIQkz@>XW]Lc;WOQj>2
!s85 0
vDCM
I6Uo]g0LD5mzjcB=`En7J=3
VYRm]k?<ZoIF^:z<Rmd2:f1
R1
R8
Z19 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM.v
Z20 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@d@c@m
!i10b 1
!s100 =F40[3=_<Rh_IZ_AW6HG41
!s85 0
vDCM_ADV
IzV]>Ka`Kl5>PCM]Tm9^[f3
VekT=kP7Mk[R]hgAY1`kK83
R1
R9
Z21 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
Z22 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
L0 72
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@a@d@v
!i10b 1
!s100 UdW]_]ZE4InjTPF^?i4K[3
!s85 0
vdcm_adv_clock_divide_by_2
IBBR:^lIheQa054GM[hFMG0
V;HC<7z;UY>CDLS>eJ6a=J3
R1
R9
R21
R22
L0 1564
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ^YihT0=BN3EZoNcWAU:O12
!s85 0
vdcm_adv_clock_lost
IGGQCndWHPI:6G2]4_<^zL0
VAR`8lfA;@46R3<Gh7Wo>l0
R1
R9
R21
R22
L0 1628
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 aA`dX]SG<WC7h5DgHEoG=3
!s85 0
vdcm_adv_maximum_period_check
I]5FND<^GDHmJCKkbeiP`20
VbT7c2U@Xkfo@WO7FK3Oda0
R1
R9
R21
R22
L0 1604
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 J331Feb3k?;RgmF46j`523
!s85 0
vDCM_BASE
IX[:SNmJZ^a1Bl2S5PGF:A1
VNXVem7R2GnfC0m04OU^Fz2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@b@a@s@e
!i10b 1
!s100 GK?N7a^2oOi[Nk9EW23Jn0
!s85 0
vDCM_CLKGEN
IY7Ug[eUHQL3@jOTc@_n=U2
V_1Z[h7VC^@AMVc3LY8kS:3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@c@l@k@g@e@n
!i10b 1
!s100 ?GEISDAl[<cO2eG^J[ccz1
!s85 0
vdcm_clock_divide_by_2
IKlEcJBZ6R4<AG:Fb>gW]61
VJgTmQ7aUZXjAFmED;SD[23
R1
R8
R19
R20
L0 1339
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ]2FV_i?gJ6dCX7C7@Ub_M1
!s85 0
vdcm_clock_lost
II6m2XbTY63nU:dT9@H]n72
VXgof>MDQX`a1jZCg^XIGB3
R1
R8
R19
R20
L0 1402
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 N9MU8jMTS^YcTm=i;h4d:1
!s85 0
vdcm_maximum_period_check
I?gNHg6HA[[GgZf>_Mh[L03
VoIHmbnECMBLC`Aj`4cWj43
R1
R8
R19
R20
L0 1380
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 HFzkJMC@Ll4?8TYiSdie52
!s85 0
vDCM_PS
I>25]oc<OPzSCNnJGG`bM73
V<QV0?kkn04nB[>UjLUhOD2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@p@s
!i10b 1
!s100 f<b[^LHhSe>j879ffl5[R3
!s85 0
vDCM_SP
I<;mCXSeI3RROH2T8I]GDn3
V=O?0n2;5oGabzQN;P4WHQ0
R1
R8
Z23 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
Z24 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
L0 45
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@s@p
!i10b 1
!s100 _fk4m=[CK9D2cd^KEYb4X0
!s85 0
vdcm_sp_clock_divide_by_2
I7@Q_FML3^AB4706oYU:W82
V1fo^SUQn]?IPj1WDInozZ3
R1
R8
R23
R24
L0 1127
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ekM2:<B820[L_N44[d6aO0
!s85 0
vdcm_sp_clock_lost
IHPSlE:H<=9d]bo0GOG^K=0
VGfWYcazaKDO6c>M]cUcV30
R1
R8
R23
R24
L0 1192
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 XQ88LO?mN^5Q9M=Li7A?E3
!s85 0
vdcm_sp_maximum_period_check
I<g`o0OZ;V_;AS>2Eol`=O0
VGi;Lk7UB[cJH66Hk=d2me2
R1
R8
R23
R24
L0 1167
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 Wl1I_PDSMoiNFWTL6FVRZ2
!s85 0
vDNA_PORT
I[=PNzla[G<<7H9C3>>HbQ3
VAMO>>4IL=ZLYXQjOkcXXG2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@d@n@a_@p@o@r@t
!i10b 1
!s100 dZ3d7LfcQFY[7zJ]YlKSi2
!s85 0
vdout_oserdese1_vlog
IC]kNK0_SjW?`c1I;8a5M;0
VzHjRb;B^B68iaF5GFD8KN1
R1
R2
Z25 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
Z26 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
L0 2572
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 lGkM<B:HC9oPnBMHC`4o72
!s85 0
vDSP48
IBRLD@`V?Y`L@1M;G2>K1S2
VGaHY@0BB;m_W_kB=5Z:i>2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@d@s@p48
!i10b 1
!s100 6E7G[J>>;c3`1O^g=j81k0
!s85 0
vDSP48A
Izb5j8]`lEfUZeK[T:@cA52
VCck?=A0Xi@bVml98_X38R1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a
!i10b 1
!s100 jbKnG<JI]k:In8VR:M2n@0
!s85 0
vDSP48A1
Ie3Tc]7Y`l`]=30geDIV]D2
V;9mB8NV4Q;>l>_WkGaznU3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a1
!i10b 1
!s100 lhJ<V`G:MjF`ClVbG^n^f0
!s85 0
vDSP48E
ImTaj>hnBRIodSFdOlSEG^0
VePAKNd2::cG>9g2@PV??Y1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e
!i10b 1
!s100 ?ST1hP_AaU93n]0BiQI@h3
!s85 0
vDSP48E1
I6jO?N3nE=N;g<8M`Mo[kI3
VfHRQQ160X=[MKe6[:c6PT2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e1
!i10b 1
!s100 I2NOZVJbdoO[V6nJ`IbWN1
!s85 0
vEFUSE_USR
Ih12KQRZ=HF7KZGlQ4IMQB1
V0DH@lzO>N[zzImX1LI<in0
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@e@f@u@s@e_@u@s@r
!i10b 1
!s100 <0z6GLjaazWf<e5XFKhI;2
!s85 0
vEMAC
IUhLSM3NW:`0hCJ<;]:1ZH3
Vz`XWW7Q<cT43CSJHLSgPb3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\EMAC.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\EMAC.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@e@m@a@c
!i10b 1
!s100 dbZJk7XBUeVZOha<bcFnQ1
!s85 0
vFD
IoCfCPzb8fH1i^Y:;dZA<P2
VXhf7l^:0CGoE9RLD<]i`?1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FD.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FD.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d
!i10b 1
!s100 P36M[[Yn6o<^@1>UjM8e`1
!s85 0
vFD_1
Ib9>;Z7@CzJaa:Fjo9K`0Y3
V8Vm@5G0]Y;:F[WJd?>d6O3
R1
Z27 w1370717306
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FD_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FD_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d_1
!i10b 1
!s100 MR^2ig1`]WCCkHMkEmlca3
!s85 0
vFDC
IKdR6_dYH83D4f[gz3[oMZ1
V@KB=^o9gYAdh8fZJ]FI9z0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDC.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDC.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c
!i10b 1
!s100 Yoa7aD=Il;jdlg;^QLejR1
!s85 0
vFDC_1
Ic>e42_ZLOU4Nj=;>Sd57k3
V9990NRl@<Sz[`ezZDmK;X3
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c_1
!i10b 1
!s100 cHn6fD<=YEB8mWS;?T9Qm1
!s85 0
vFDCE
IB;_Tz2aAiego<56IHE;`E0
Vh8nL=a3ccf`9cWDjLhUNn1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e
!i10b 1
!s100 Z8k9Sd4YKnQ5OcGj?LSdA0
!s85 0
vFDCE_1
I8IaaP:2jz]1l<i<dOOWcU1
VY:TG4ZCa6j=@ege]XXa9H2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e_1
!i10b 1
!s100 U?[0dgY]EFBK[20Pno_PS0
!s85 0
vFDCP
I_5LB_1cL5068:9K?Socz31
VS^J24k3zdgVbS4dUiM5=l1
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCP.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p
!i10b 1
!s100 mPWIC72Fgo:=e3F5Qj:nL0
!s85 0
vFDCP_1
IQ[_D]jOV@QAMU]1PC4JM53
V74CG[PfC9QhVC3?GbW=DR3
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p_1
!i10b 1
!s100 LNf4HN:RNKX09U>ezUXgI3
!s85 0
vFDCPE
I1CDT=NLWna^7FWI5YF9I]1
VKGZ4Mb[j2ZKlSFAn14JY=3
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e
!i10b 1
!s100 ;C2nB>[3j=^QGNGVjnEIo1
!s85 0
vFDCPE_1
IT<YlghJnEUjLb2gh?`o<T3
Vz]^DlQ[mF?]ZU@cgh7HcM2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e_1
!i10b 1
!s100 K:7YKQBZ^gD4n^_>>B=R01
!s85 0
vFDDRCPE
IDXL5`H0d3GZCPPLU:hQfJ0
VP9WKYiH9hzmX3^5e@6m]70
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@c@p@e
!i10b 1
!s100 P9n;IODdhD5HOL2h7gMkj0
!s85 0
vFDDRRSE
ISna46]zZ6fo>Di>TNI[m_0
VhCcDKleheM6hFAhHgOXkF2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@r@s@e
!i10b 1
!s100 34nH;U^on@P9^J9k4HFnh2
!s85 0
vFDE
ITW@3oGj4eYh>UmK5kGgBe1
VF0[eh2;TkgCeFLfgRYiSg3
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e
!i10b 1
!s100 <@DG`YIH?;5E_[IW^J9IA0
!s85 0
vFDE_1
I`3XB3?KiH2CHSDRoVM_P02
VUo:B7LzMSBZCM3_hL3I233
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e_1
!i10b 1
!s100 ?Yz33;HBhE8B1DNz?0OhG1
!s85 0
vFDP
IP0Fj]Z`kB53W9^LO>EoB03
VmV^HX[@AKb]nMZ^F1YfL42
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDP.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p
!i10b 1
!s100 A7AVlOB;WF?`i;C51iX1=2
!s85 0
vFDP_1
ITe0VOd_eJF:PMnUPG:48L1
VQA_>OoYAdGoWzYV6?eMgH2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@p_1
!i10b 1
!s100 `a``e=i=J`[bUmFP=dW[;3
!s85 0
vFDPE
ISISJ]WCbCl;S_;7F>Qj>Y1
V^]Z^e_PCMk=H_WJ8Xg4iA2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDPE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDPE.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e
!i10b 1
!s100 `=oI=g5i]P@@ROa:6a:@a3
!s85 0
vFDPE_1
Ie4F`KT?HAa5B^X=E9XHoH0
VJE@_6fS9PUJ485nn:EPhB1
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e_1
!i10b 1
!s100 53]4=Am<Rd:W:WV10UB0I1
!s85 0
vFDR
I4L>`I6P2K4:[`8LFd1XlO1
V<>GW1mjz]zY2lY0l`BlS11
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDR.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r
!i10b 1
!s100 743W^F>El202_fEbQX5;e0
!s85 0
vFDR_1
Ij_9IKh9LDW[J8:TL^`Nke3
Vbczd[ik>PeZX]n>LiMdGR2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r_1
!i10b 1
!s100 RE53;33cW07BgYnPDhMem1
!s85 0
vFDRE
I]OE6GijN@;Tl;hoGSN?^<0
VfXCJX3RMN?UF0DH:3Afo`0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e
!i10b 1
!s100 ezlJ^j]MVPZ:3IRo`^1=f2
!s85 0
vFDRE_1
Iz@mLc@I=I[b9hR4J8z^D`0
VKHJE;SeojNCgWTBb^SJ9C2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e_1
!i10b 1
!s100 =ah4ZS_baK[=AX1BUnP?m3
!s85 0
vFDRS
InoJGN?N:h=<VH?7AzPR[E2
VfnZ1<l:A?6U;PfOcbDLoZ0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s
!i10b 1
!s100 nJA4_DK8Oic=U<DWgliJ_0
!s85 0
vFDRS_1
I5Y8>20Y4J5[?hGY=:1f_93
VREHmMl5k5?JB=zZzEPAEj0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s_1
!i10b 1
!s100 `^RLBB[_kg3ZOP;T4cJig1
!s85 0
vFDRSE
I@21JKjcMe0MQGDkdU53[22
V;c;PjD6FN6J8c?YgN29^l0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e
!i10b 1
!s100 Sc[fG1KF:n=<28k`i[SIG2
!s85 0
vFDRSE_1
IZMX2Y8gH1SP^<[847RTCB0
VG[zC1X84U;fNZQUa=]Hlm1
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e_1
!i10b 1
!s100 igneJ[CWNE4DHdIEWO`6S0
!s85 0
vFDS
IGEPm3m:oizJCaEzKjh`zJ1
VXbGmTfQTTF3df@G4:`H`?2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s
!i10b 1
!s100 URR`]289cCX`7C8o<H8:@3
!s85 0
vFDS_1
IFhW@=OFK?_^CSU@UZHLXG2
Vd=a>Aa=d6]F7cR>o:GTi_2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s_1
!i10b 1
!s100 @b<JbAOPY]X0gd^^@:E<T3
!s85 0
vFDSE
Ie:[@7HBGk<bF>RXcoZT3g2
V>=O;PkM:b=bkDG7XQ3c>A0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDSE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e
!i10b 1
!s100 T9FHaiVnS]^P?AoBbMHhA2
!s85 0
vFDSE_1
IbQ?[a[G:3f=1[WYL9C<4Z0
VO[Z1?@Y;bzEJfGK`<DKV^0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e_1
!i10b 1
!s100 a_VCgcHobdHc3SAaSGOYo1
!s85 0
vFF18_INTERNAL_VLOG
Il]Tj;DDHlA4oA]T0JVTAf1
VFM[k>E1Om^2XS<IZ6F_ZJ0
R1
R2
Z28 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
Z29 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
L0 201
R3
r1
31
R4
R5
R6
R7
n@f@f18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 3_SUdJ5F8bK^zG`S6mi<j0
!s85 0
vFF36_INTERNAL_VLOG
IkPaECAa`VM>hnYBXMLM>B1
V:75U1E`V?iRMmkLl7ZNRm3
R1
R2
Z30 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
Z31 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
L0 215
R3
r1
31
R4
R5
R6
R7
n@f@f36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 fajYS=nVnBZlNae=gDaK<1
!s85 0
vFIFO16
IWHIT[FWOP6AT<jz:hBcfL0
VJjKYzmdal6=JjIV<T?6zJ1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o16
!i10b 1
!s100 <1S8`jbZ<T_zRoH]VlD`U0
!s85 0
vFIFO18
Ib1ed<DM`oOT>:HRbS2gQ;1
V=B>HY]YdI7fDn3?2;^SAW0
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18
!i10b 1
!s100 E1]2?ni2Q_eO[ciDm9Z`f1
!s85 0
vFIFO18_36
I7?3C9POe@Af`?8;6[IfK`2
V^7^D3UK]NGiHizBY@1flN0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18_36
!i10b 1
!s100 n8@RV9lc;;c>bc975:YKF2
!s85 0
vFIFO18E1
IY[?4<P`]BdaMMkQIEkdW80
VS6Tn6JJfiaMj[b@93<bcc0
R1
R2
R28
R29
L0 48
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18@e1
!i10b 1
!s100 db47;OhfBmWTTS<zFF]QW0
!s85 0
vFIFO36
I]9T8RD0OJzNV^HFJm`4Wi0
V<?WS4lOAfBI<0_Bj5eI6b2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36
!i10b 1
!s100 9eJofl3RFiTXBWaYEa^<31
!s85 0
vFIFO36_72
IYkhPjm8cE_f`0A4TMVb7M1
VCUGS9]4ZN3BL4:kaC<zI01
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72
!i10b 1
!s100 o:`cCn_=T7L9IT0l=8`ZH0
!s85 0
vFIFO36_72_EXP
I:XD40RoPcL?MhF1:DC_Nk0
VAeZkXl;^3T71Pazn`zbBI0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72_@e@x@p
!i10b 1
!s100 NUYg7G?M[0ELh3eaSTnH:0
!s85 0
vFIFO36_EXP
Io?2kCiGf0D<o8hlCN6H7J3
VUT]jMz`Gh^eb^_YgCKh=I1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_@e@x@p
!i10b 1
!s100 7D48gL;AZUNG[K6M_U[[<0
!s85 0
vFIFO36E1
IJYFF98O9U1>Jh;9o2l`8o0
VH?Sc[LK9:<280>m^:VPCT0
R1
R2
R30
R31
L0 55
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36@e1
!i10b 1
!s100 JBJKYO<9]:hHn344mbIo33
!s85 0
vfifo_addr_oserdese1_vlog
I_GPjGT74_bR?11G5hHgPT1
V3VD`:5fgno;UaA^izFL5:2
R1
R2
R25
R26
L0 1997
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ZmVM<omS@Z9=d5<CKH]DR1
!s85 0
vfifo_reset_oserdese1_vlog
IhAUa48P[[@zJ;o_i:X1SW2
V`a73e?^i;91:BG;TX]:0d1
R1
R2
R25
R26
L0 1792
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 zoAO1IjV>YKYO_gkDi>J82
!s85 0
vfifo_tdpipe_oserdese1_vlog
Ie41dMdkCZYRjKf2n6l>J]1
VXPNYTLecLQn]]jU?Paj3_0
R1
R2
R25
R26
L0 1591
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 9X?OSC2_<j;;F7@EY[0JZ3
!s85 0
vFMAP
I9bdIYoPQBD53aVaL:[IZ21
VfGNDC;R9AMbGo10a^]2Eg3
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FMAP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FMAP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@m@a@p
!i10b 1
!s100 N9Sk^Ch50=GQh;0[<HdzD2
!s85 0
vFPGA_startup_VIRTEX4
IAE?9`z2kJVd[W@QBTYl4[2
VmdTY9@o@1iZ[^JPjM>NC21
R1
Z32 w1370717315
Z33 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
Z34 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
L0 1329
R3
r1
31
R4
R5
R6
R7
n@f@p@g@a_startup_@v@i@r@t@e@x4
!i10b 1
!s100 S>An0cTkl6ofEZWWn5zFj2
!s85 0
vFRAME_ECC_VIRTEX4
I`f8=TcSPfkon6c=0kInN32
VSzN3P2aWEiiW42K0K3MfA0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x4
!i10b 1
!s100 h[XZ?;RiJoW051>cckdk30
!s85 0
vFRAME_ECC_VIRTEX5
ISn6=cga@gZGRIR<Nm@A@00
V;SfLj_gKVEiWH]JP^4G6]2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x5
!i10b 1
!s100 z=F^k8V@9]eIn=[2mUgW_1
!s85 0
vFRAME_ECC_VIRTEX6
I;`DHnZg_<=9jKz`CY6iYZ0
VP6?gb3mRHm8aTM9YG6dS=2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x6
!i10b 1
!s100 K[2;l`n78=Aj6ehKSOY8U1
!s85 0
vFRAME_ECCE2
I1gY5g:PR4<o<LLokkA3_K3
VUQ8[S>1[f>ZNn9>>BJ5Vb3
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c@e2
!i10b 1
!s100 F3T;T><_oBcK[9CYd^jR63
!s85 0
vGND
IM<JSKGM^[AYHVSbboe_VE0
VkoFjKGfGfKzb7oBE1aG?:1
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GND.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@g@n@d
!i10b 1
!s100 zaKHO6oVKYSP<Z74cO36i2
!s85 0
vGT11
I6JSR=_VSnVVh@aWO<^GR?2
VLFXzN]CJG=^1g1eGJX5nf3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11
!i10b 1
!s100 iTUkYgAoG]ha?PzeC[c>90
!s85 0
vGT11_CUSTOM
InBE=g<<l5B:a:BJG4B6f93
V[NLc@DXEVjBoP0ITNA:2N3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@c@u@s@t@o@m
!i10b 1
!s100 1IW<^6da9Y5:g[Q`TA__51
!s85 0
vGT11_DUAL
IDGYZCka>2DE>SBI<FAVW<1
VJ3G:7lDe^d^BBfKi8jDZO1
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@d@u@a@l
!i10b 1
!s100 l^dBIFPcNH_Qk@2E2];D50
!s85 0
vGT11CLK
Iikfj_Rh:WlJPkPUdRmkio0
VM_A6BOOVEmanVn;OGRJ>20
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k
!i10b 1
!s100 <8EZkalU3S4I?h=Vzm?Xn2
!s85 0
vGT11CLK_MGT
I<1Yj=c3oQ:[oYGMOkV^RN2
Vc:WlII]=o;Zazhl7Tm]=G2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
L0 20
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k_@m@g@t
!i10b 1
!s100 1bONTYEcHBQnTh=_dHnFW3
!s85 0
vGTHE1_QUAD
IHkEnWd67iziRY3MmR[FaW3
V8nP_inFgUlBMA3>OkO<n]1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e1_@q@u@a@d
!i10b 1
!s100 @o`B=a1j0_S6PNOjemOGB1
!s85 0
vGTHE2_CHANNEL
IO2XJ^SSGdjd<7bf8WH]2L1
VfczP18l64_@kDJQo1eN4R1
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 M^Kz6SB>;eH[9aQd[V2Fj1
!s85 0
vGTHE2_COMMON
IOoia]6mI;SEa4]O8Djd<Z1
VBPc=oWBRVfG5[GGE=kB<Y0
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@o@m@m@o@n
!i10b 1
!s100 G17BBD2iW[P4[Md?Qa0J:3
!s85 0
vGTP_DUAL
IYEU?4V]lY@azBHl_fbDi]3
V]9[48>I2N37zC3W^V_R:o1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@g@t@p_@d@u@a@l
!i10b 1
!s100 kk1]3zHL1>MA0^;NPim^`1
!s85 0
vGTPA1_DUAL
IOldAWN?>^[]g^R7GRGQDJ1
VT0WXVNO54T1LS[kNN4T0]0
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@g@t@p@a1_@d@u@a@l
!i10b 1
!s100 bbSjjhHf_=PlE^NmI]GgX2
!s85 0
vGTPE2_CHANNEL
I`;Vb;;h8GNnVV@OReabe]2
VY;>IPEKkaED_UN]YgHG^I2
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 27@^3ECJQNDJ3X>T7:Bg00
!s85 0
vGTPE2_COMMON
InfT1_<7^]=d1IHOS_4PVJ2
VOkM_?bo1OA1_4cZm8g[482
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@o@m@m@o@n
!i10b 1
!s100 GPoLRI]UC?>3nNk[ea:g23
!s85 0
vGTX_DUAL
Igg?EhlhKciEo`Fhl6S>5N1
V[ozf[m6TRLn`_3cRb=Bm81
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@g@t@x_@d@u@a@l
!i10b 1
!s100 R;z2PTdWPVm^7Z4F6zTc[1
!s85 0
vGTXE1
IG`@29ikmMVTzJ:VRe8;RL1
VLnNYBR80F>6hDgCU?_2ET1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e1
!i10b 1
!s100 Q:]OA8S4Fbi[YZ278l@?z3
!s85 0
vGTXE2_CHANNEL
IN>G566BMDB?T9W7@J2eo[1
VLG0lQZ1a6:US[]7oZn2XT1
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 2VR=n0fV<7JPO`[>Dbn<[3
!s85 0
vGTXE2_COMMON
IAO^f7Ga0G_iI1RY[BR6DY3
VdabN1eN19DA5NmFD=GaG@0
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@o@m@m@o@n
!i10b 1
!s100 in[@EchbVMSR`6Yjh1K==3
!s85 0
vIBUF
IEX5MYcJ3>EXWF=_NmC;M<2
VFa[m`8924?LF__:;lCfeZ1
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f
!i10b 1
!s100 fNYDk180amVCmhYK6M;Mf0
!s85 0
vIBUF_AGP
IhM_PWXmKh[M<OU2;YznkH0
VF8LY^g;]JQoWd@]`PdjJK0
R1
Z35 w1370717307
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@a@g@p
!i10b 1
!s100 1lW3VVZTzTEDG`@Wne8z@3
!s85 0
vIBUF_CTT
ILTi8AJ0;];9`c;QU=[RnL1
V:`AZjkPKl_XoLHPfA:EK^1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@c@t@t
!i10b 1
!s100 8L5<kYN]`7I`<hXGDzono3
!s85 0
vIBUF_DLY_ADJ
I2WQUI8aP3@H@<nEdIV5n30
VXz[OjkD:G@c1j;6HzQLcg1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@d@l@y_@a@d@j
!i10b 1
!s100 4RPE05>J9_AgZAc;;KCQ80
!s85 0
vIBUF_GTL
I2kGdSO[eRXD_zG;=SdDzK0
VTFa07KJEMJP<dGWZL9SAM1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l
!i10b 1
!s100 Bz;G7@JcC:<J:kFa@6lRc3
!s85 0
vIBUF_GTL_DCI
IRfJ6K=F6UYookA7Vc4MJU0
VYWKnW5HaNBkLbI>k^;EKg3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 lR0mi`3?FO98fE>JXMAn32
!s85 0
vIBUF_GTLP
In1>F<HF9W7ah=F:`1<cYB1
V:M[?ik=>VG2j7^h;71gfd2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p
!i10b 1
!s100 >ob`N?[aLOo>lN[oYXmH91
!s85 0
vIBUF_GTLP_DCI
I848jGzYciJ5C6Y2E2zKkR0
VPCz8T;R9PHJ=l<zJMk6do3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 A5^6ePV:kXPc_gmFVDFOZ0
!s85 0
vIBUF_HSTL_I
I[lJ>znRRG;B@kbfO]RbKO1
VBNDUL?:QJ6WJi3Y6]zHjD2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 AIXoA@]oGjV?5m4[FOQn32
!s85 0
vIBUF_HSTL_I_18
IS_L;8oG];ACO7hKRJeLlo1
VW0XHA^@^SOmQcV9bZDYAJ0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 dM5i9@ca6b>77hefc]dij0
!s85 0
vIBUF_HSTL_I_DCI
IzH<Yi@O3AeH4TZA_]g>IY0
VNgaANY;MhPA<jDLmLaTd10
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 W^[Yj>7bcLH>d]cPHz4;c1
!s85 0
vIBUF_HSTL_I_DCI_18
IzTG<ZOjaVzhd3;a><?^2`3
VgzEzBUI5:BPVhYcJB:zfE2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 C1m:EX<h930C2bZh>B?ib0
!s85 0
vIBUF_HSTL_II
Ic`MNP18XJHC6bmhJG2F^72
VnQ4M<6WLGb`d;3Ub9AgAX2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 HF;[m^N@F0`YQd5F4D3nn0
!s85 0
vIBUF_HSTL_II_18
I7_W>id7Hjb_9FK>TGGTR13
V]]8J;dMN`n>M`N?jBK;lK1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 eO@^8;ajc=Gl>9MlPHY3`2
!s85 0
vIBUF_HSTL_II_DCI
IJgd^lS4[f^?3z;PInO<<_0
Vj1D81a8zAgAG36;h=B;kR0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 ;z?mbMR<m2@gPY>mkl8g[0
!s85 0
vIBUF_HSTL_II_DCI_18
I][=<EE6P6NU_h7?TfH>Cg3
V_R8Wl1<oKeV7PYgmSWz:10
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 dmWcdjeLjjJJ[bmS1a6J`0
!s85 0
vIBUF_HSTL_III
I:A2^<bL`6>`1^Scz[MTE13
VmXHTYl4_C[=[m?T_2Mi9:2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 ^LmQj;bm5[zgSL1g4@YQS2
!s85 0
vIBUF_HSTL_III_18
ISADhS5mo=h9P`Ya:Q3jz42
VL:1_b5N[CdjGPj?@LDJgV0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 ?B4_SN2b<i9OLbl>O?:>53
!s85 0
vIBUF_HSTL_III_DCI
IPQK[EBFo>inFdMm`29NbN1
Vc0=RTO;jcil]2H4B]UL5b2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 ]>T[dh_d=Yenk[`Y11F3a3
!s85 0
vIBUF_HSTL_III_DCI_18
I1UGiV`[m?ldF1O^j5EBDI3
Ve^H8e4EBSdJ7_WOA9KXh83
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 Z1CUZMeDEPbCRG0]`PLA11
!s85 0
vIBUF_HSTL_IV
IWE5TlRTmn1TBZ8QMGB9]F0
VnWcBk<6c8^E>`B]NIW]E`3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 Pl:AYM3BN>0fV=UQAgeS?0
!s85 0
vIBUF_HSTL_IV_18
I`?JlPD;Gg9gce16J4HN_m2
VQmj50Kc_PhbSCdEZmOiLl2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 ^JzYfHS>?8[[FVjQRU1<K0
!s85 0
vIBUF_HSTL_IV_DCI
IGg0<Zml?`RZUThnj8I=HB1
Ve44GWCF_DYigAV;nL6mDX1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 Ti<;R5;6bl?Pe_eg=E5hI2
!s85 0
vIBUF_HSTL_IV_DCI_18
ITVWDYG=cT[>WA;I@X9k7?3
VV7iEd7@;90S[f4keU>QYB3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 M:zl^[Bz93g2c6KeFgO<11
!s85 0
vIBUF_IBUFDISABLE
I4MF[kF4HG7PShmlMgGYnl3
V`[Qdj]3[bN>z9<0cdeBUV1
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 35YbUbbB:Ae8oWbFNd?j`1
!s85 0
vIBUF_INTERMDISABLE
Ie9ZZN[:mIM7X7FZV@zA3F3
V6HFbO7jA1lSXAY=EQmgND0
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 SBZb1g12LcobZHEY5b7g41
!s85 0
vIBUF_LVCMOS12
ImCMVQM:73g[j<m3^^^XjA1
VWmGgY_^l6>@C58]@?FW^F2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 m[l5j?G9LcVXof0b5Boe?0
!s85 0
vIBUF_LVCMOS15
I9f?W[Fj<j;AQh>_PTfDD23
V92ilOU4eN2k6RO9<UaP0O0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 aH_3XAJIHBNfl32=O`iJm2
!s85 0
vIBUF_LVCMOS18
I:^?7<6?@[<^[Qn7QBQ_PJ1
V@d`?6@I<Cz3R6F<GRZF>I2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 FNTN<MK;Slc[F^0ema]hf1
!s85 0
vIBUF_LVCMOS2
I]TM0>mi@1dcPnSgcTZTjh3
VjDH2j^SUEJUb^TJ^`lXE?0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 A2?l:KVUkj=A9[@F86Xkb0
!s85 0
vIBUF_LVCMOS25
IP_bQajK8X98C14ogjen3O0
VSz`ZYVKEi5;j;?Q4d>h7i2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 lEP6@iS3mVQ:_E0OWYH:01
!s85 0
vIBUF_LVCMOS33
IJSN5_?Lln576f7d6_b5413
VeC[S:SOZJoUIQzCXRlXla3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 z>dlO;U3cVY`YQI7UG1VY3
!s85 0
vIBUF_LVDCI_15
IP:kVIlR^zL<?dNfAgmLb[2
V5jd;;Pi@Xm1MahOblfW8o1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 R8cciKi2m2UGFOGa>E6SA0
!s85 0
vIBUF_LVDCI_18
IKBc3C:iJO75cMBh827KbC0
VO6R84TkNQfT>BF<1F[XY01
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 Q9aGj1I<i_W1lIKXch_1E0
!s85 0
vIBUF_LVDCI_25
IC2P9]k<7:cT^<9Un7BnAW2
V8Shh2eEA_>e;3N`Ei32oK2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 GVV[23:Ra7M`X2aiRJC1Y1
!s85 0
vIBUF_LVDCI_33
I7=9_eXGEdC_cQ8zhEB>V`1
VX:SL0A8b[joYHfe4QA7na2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 ^[EU40:JkF]Qfl1`?:YD73
!s85 0
vIBUF_LVDCI_DV2_15
I6^I7D;AC3SKoHfQP3S33P0
V2PDdQCo1[1d0@]k?eCVjZ0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 kf=bNmo_nD>SE5WKb>HBU0
!s85 0
vIBUF_LVDCI_DV2_18
ID0VAGE2[K1Chh:mhn0eMD1
VizEH>Y;z5G[UI2;FK7LB62
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 9Xk7jHQLaP>aNml`d3Lmk2
!s85 0
vIBUF_LVDCI_DV2_25
In]@V28>Z9cM;kLFOD=aZe1
V?7KS;`LLW7AUBYBYgYH4j3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 G[EA9FhQ35Pc_PUDNj_h=0
!s85 0
vIBUF_LVDCI_DV2_33
I7P`OY48BZ5gj9?Hg`]I=C2
V?ZVgbClio_@YT7@E9k]fz1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 :O:lcR60adc6oTGLP4fSJ1
!s85 0
vIBUF_LVDS
Igm?Ue3hLz]8QJ>jg>aQDO3
VX[nl_`K70kHZK[R4<7R>80
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@s
!i10b 1
!s100 fD8d8JD_bdcLFD]z0e>ZG1
!s85 0
vIBUF_LVPECL
IkX@1aWnK_YP9^36?]K=I`2
VLh@o:4R=:Uj3O[0ClnFd<2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 mf]f5gCjCbo1N<BVQoh`Z3
!s85 0
vIBUF_LVTTL
I88^R[G7z7nc7HhmNR<6zN1
Vb7GQ2c[^flZZNaI8Ig0`12
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@t@t@l
!i10b 1
!s100 SHDWGCFMCBA`UIEi7DM]h2
!s85 0
vIBUF_PCI33_3
I52gUAR02FA`KH[9;0]ol82
VMK4<1WJ3f8Y6cNDO7Rf@k3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_3
!i10b 1
!s100 OZdE6ioNN@Me>>A=`f6;S2
!s85 0
vIBUF_PCI33_5
IR<QQJz6TFBhP;Mo`PH^]U1
V;QeX89FL<oWo9NR8;Y3So0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_5
!i10b 1
!s100 2CoNM6FVZQ2g?5jKh9aH12
!s85 0
vIBUF_PCI66_3
IHMF3XFg;eAPoE?4I>kARJ2
VC@N_6Y<AGi[O?z<o[X;nj3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i66_3
!i10b 1
!s100 _gXm[3THERNWcb>cjQ[0L2
!s85 0
vIBUF_PCIX
IS?4:1JkZ;3n8>_S_oh:iE0
VKXNNFilDk>la[C4;^B9i91
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x
!i10b 1
!s100 n1iKPl6SC1>cR`NmC=:O81
!s85 0
vIBUF_PCIX66_3
II@<TkjiWj^Tm^5dT^>V1A3
V2C7odL_B6Llk^S;6ZeGEm0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 PHKof_QDSkUL`cQRRLGeN0
!s85 0
vIBUF_SSTL18_I
If22ckflkH14g[EOFhAPLf1
VAIjI?<mQ<k=KJcP@GJVLZ0
R1
Z36 w1370717308
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 bCC]23hNAazi]c9nD;2]e1
!s85 0
vIBUF_SSTL18_I_DCI
I2A5?`k`50BkT_h?bS9^@]3
Vz@abPe@Zomfh30l`IU[DO2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 C]MDDgAKHldzCj`U35O:`1
!s85 0
vIBUF_SSTL18_II
IkoHQVXKgz1:kgnNJK1OU92
VdHlW@J=_Z9o2;O08mZaC^3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 OV6LI>R;V]Q]DgmA5Bg@70
!s85 0
vIBUF_SSTL18_II_DCI
IfQdI9IVFZk9?D?QfCkTMV0
V1oe^U29lX_OXFL6OR7mPH2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 aZ;hi:A=Ja`[S=SB[D6K:1
!s85 0
vIBUF_SSTL2_I
I5LBSzLY<:fe]K;HNfPESP1
V:?P;DkG0J=[RTkg2RMaGm0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 D?OheTUQWTLQbVU^<;c;]1
!s85 0
vIBUF_SSTL2_I_DCI
I559;mcSbn_N706e9gG`IE2
VRI91XHIQ_hFRBGP=`84=D2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 ]fUEXgV1T8c:Iof_E30SA2
!s85 0
vIBUF_SSTL2_II
IzES1lfFFSC[iD`V=aBgTT1
Vj[W:W^OnlbXfz;`P5?LH]3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 jH^PS07JXQ[^PQ4G<Q6dO3
!s85 0
vIBUF_SSTL2_II_DCI
IaBId>N@SWmk;kFdS3iDz20
VRSXHzE?OCD3fB_lHkSX@Y1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 V0eQbhUlYKJ>Z3_GCYWU@2
!s85 0
vIBUF_SSTL3_I
IfcXYn1YAEG2?G_9eV1OdD3
VgN5fzl4?0z]=Ll_1NfZ021
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 R5gX<0E2d98IYzXMMJ5ei1
!s85 0
vIBUF_SSTL3_I_DCI
IK7JVei`oPi@RPnM8i>nB21
V=DNST@84[^[Bb>zMP=egm0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 HNZNGK`]=V<WJF[Um[4SO3
!s85 0
vIBUF_SSTL3_II
I_bGGRA9UiWIGzfaI]3]kX1
V:N9A?24mLLZkahgFo1;Mo0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 z:]iHV4NZneCIQ1oWCRnP0
!s85 0
vIBUF_SSTL3_II_DCI
IDGm0Icni^f8d:UG@VXS9m0
VQ=;bOglPGZKe=jNQVQkib1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 6IL4SY0iPY8R3ePA[i`eS2
!s85 0
vIBUFDS
IPK_Z2[Xf8JWZ_9:5GTf[f2
VA;NIoa@S@I1Al;d2U4hH20
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s
!i10b 1
!s100 hFOb`1f8WSh=RSI>>>0;^2
!s85 0
vIBUFDS_BLVDS_25
IKn]e^?^<N_gDPAWf]hS`z0
Vf=C6V1oC9ZYLD3@9[@N182
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 K0eNn`o^jo^mkLJAjSFQg0
!s85 0
vIBUFDS_DIFF_OUT
IAS;IJIm:nLknSJ4m3WG5L0
VA9W7@QfjWgkQ^ZBGJh2lk2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 Q8l`53XUc8l1S2RUJK>>j3
!s85 0
vIBUFDS_DIFF_OUT_IBUFDISABLE
ILS8Rk=nZ3l0i4FO?mX?AI3
V]a_YIlXoLVkC^?4V8>G`N0
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 HejnALi9NF=NlQFjcn07X0
!s85 0
vIBUFDS_DIFF_OUT_INTERMDISABLE
Im6O4FPj8YTbX4bm__n`Id0
VKzUiPMKdLdPUJlCMWI7Mz0
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 ;LR?lz`:MUIQ5GQkzhDVm2
!s85 0
vIBUFDS_DLY_ADJ
IOLIl:<4iZZR=^Th]k1je[2
V2aE_J8^g?NMRmmYGSJNP_0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@l@y_@a@d@j
!i10b 1
!s100 GZ8kEL^O;QmFj58ba=2P20
!s85 0
vIBUFDS_GTE2
I<ZiFJbCDLYo3L4gVEhT_U2
V_lKo1_S67ZjmzHU9njk7I3
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@e2
!i10b 1
!s100 iZzoV191Q^jk=1_Ih5@`g3
!s85 0
vIBUFDS_GTHE1
I72_l;e<@KY:3PB5A2eXi]1
VHC8<fL6GiWKdzoOjOlhec3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@h@e1
!i10b 1
!s100 7hj3;:>2HQiZFhEUMz9@C2
!s85 0
vIBUFDS_GTXE1
IeA@6U6V>EA;^zXf@m@l8S2
VN4f;;Q]oUgVh1n`nj?_jn2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@x@e1
!i10b 1
!s100 b6jj2kK3@`ChT;boC[@jS3
!s85 0
vIBUFDS_IBUFDISABLE
Il@W@52^a;>n5Mg:c1Th_f0
V]zL9>Bj4>JnfeBif<91nS3
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 ziL:M<o6X`V^V5ad:`[?^3
!s85 0
vIBUFDS_INTERMDISABLE
IJe;kIA8PjmUjBNK;al5>e2
V6>YNC7[=EUI[N_bn:5l<=1
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 m5b0k[JlA@59EEk1K`UOD2
!s85 0
vIBUFDS_LDT_25
IH40?kzIZ[Ceclgj3VU8Lo0
Vj1g3]KBD?Qn[ai=4A=6YD1
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@d@t_25
!i10b 1
!s100 dGYJ`SX223MFJh12i1j251
!s85 0
vIBUFDS_LVDS_25
I;LH1hYBRKzKL;9ImmRj[f1
VWN0HE1:H7K8>mR@SDY@R>2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25
!i10b 1
!s100 X^W<>oE=cjaR`G^BG:_4P0
!s85 0
vIBUFDS_LVDS_25_DCI
IeQ9_9;h6^QgN8j`miKN=30
V[i`EVbk`nim]iSPoz=XTa1
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25_@d@c@i
!i10b 1
!s100 g?4NZQ4iKXigdh5Y0cQ8h1
!s85 0
vIBUFDS_LVDS_33
I?S6S;XW:_BKRV3_bI5nia3
V?]mcThcb:4nz_R0>R9[cW0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33
!i10b 1
!s100 7J@=m1JOL>]BV6AEXmao:3
!s85 0
vIBUFDS_LVDS_33_DCI
Icm;h1<og5^dh@K]09Ie5i3
V`HZEF5E88RO>`;06MK@bH0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33_@d@c@i
!i10b 1
!s100 >=Jo_64_WKiozY?9eiRZ42
!s85 0
vIBUFDS_LVDSEXT_25
I]L9?;R1f:dDgAcg7:BmY;1
VSm9AbYzfbBnnhXHKOg;JN0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 kD2EWY0l^5U;?hGHE0lh93
!s85 0
vIBUFDS_LVDSEXT_25_DCI
I>3mNYH<KdGSnzegz`TCW;1
VR4=9X^15OYnc3K>`SjKNZ3
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!i10b 1
!s100 Ch_ijgblbgXA>@jQ[=O6U1
!s85 0
vIBUFDS_LVDSEXT_33
IL10JbAKnfMB62eR3V2XJ63
VEcB84JTF6:17ce6cU5NZ93
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 a>4T^1W>]61Q:VdXY[UEN1
!s85 0
vIBUFDS_LVDSEXT_33_DCI
I0n:nz``>lFno_KSC`V1`12
V@jiaiIAO[CZV8:3J?Lgj]3
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!i10b 1
!s100 nMQcjkj9PJ^_U`H1QbmJQ1
!s85 0
vIBUFDS_LVPECL_25
I=JO1`b8CX>P]nlCVmkKbn1
V[PQ:oF_Z>IHVPP:lzhF9N0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 D:ZI8<cm3bRdb`W]R_QO[0
!s85 0
vIBUFDS_LVPECL_33
IVJ=`;^NMgS0IY`^aF7Vj:2
V_K5?M1nOP2YAjUAk62c@^0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 :gNk@I=Gb91gPej6A9n?N0
!s85 0
vIBUFDS_ULVDS_25
IgI`mGCQVSz?6f:eSW8oL:1
V:gYWHPW]SK?H0Jm:<dKPU1
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@u@l@v@d@s_25
!i10b 1
!s100 jBHeOBdAP9KSn1MOiolWH3
!s85 0
vIBUFG
I=nNhbe_dd2S=6M8??J2iM2
V90iE[UYCG2h4kDZFnS_>M1
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g
!i10b 1
!s100 T??RNlX9dJ1K3V>n4mW<71
!s85 0
vIBUFG_AGP
Iz=269LKBUdfhCUH72PZN@0
V@:^V08ThC117RamAdeINI2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@a@g@p
!i10b 1
!s100 5Cn``ZAN[o:ne1B2MB<H60
!s85 0
vIBUFG_CTT
IU[`6aK3HgojjLC;9ZWSM43
VJLd8SDo?<hVWFGI=K9]L:3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@c@t@t
!i10b 1
!s100 Pg3H9M_EDO3;ffmd5YRY02
!s85 0
vIBUFG_GTL
I4kCVo9<LnWM3;ROAiFZoZ0
VBPD7:;<3Mj3;ib=Y;91Qb1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l
!i10b 1
!s100 LW@H=iE?>gP4g<8T=_FOk2
!s85 0
vIBUFG_GTL_DCI
I`C]33kOmCfl6ao8XNHj_d0
Vl`X`6g0boh`6N=UCG7N;R0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l_@d@c@i
!i10b 1
!s100 ;JLdS9h9Mc1ESPm3eBEV;1
!s85 0
vIBUFG_GTLP
IRz[LJeD8P4m]oTnbkTfHI2
V8?LNbKlTFU9dAGQBYhWFS2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p
!i10b 1
!s100 67gl3Hk@B;G9S9>LT8WId3
!s85 0
vIBUFG_GTLP_DCI
I<doLRYNM>O[6Q`8T=9RbH2
Vl]hFaiWE<iOoK3dVBfOA@2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p_@d@c@i
!i10b 1
!s100 WTam4YPf?8;@ZJNoLO;U70
!s85 0
vIBUFG_HSTL_I
I>6`:jQID?^kO<g[aj:^IB0
V9VofgJ5c0WkeKQzJOP01c0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i
!i10b 1
!s100 =eW?G0`_e4IN7g>J]gAAL1
!s85 0
vIBUFG_HSTL_I_18
I4ZGSC]PfRDGc9;RMYG^8j1
VH>B_`YAKVCz_mi:[zgboJ1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_18
!i10b 1
!s100 9;o1I40Z]DZZYD24HD]E21
!s85 0
vIBUFG_HSTL_I_DCI
Ik5goHHlDfZaBn0SGW^`]o2
VjZz^gS890TS5a>eLDn2_k1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 hf>4[56SzL<1W?=:L1=<d1
!s85 0
vIBUFG_HSTL_I_DCI_18
IXK6L;=o1Ag7fiBIo:mUZ;0
VUKMTO;<NfNBB>gAiiO0mC0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 J]P0eW?2@XSQS@2I63;zS2
!s85 0
vIBUFG_HSTL_II
I8dDla1NIoiMEe9@?QfPcB3
Vz>ZD0KcN>Hz`WFgieMMnS0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i
!i10b 1
!s100 ;bZ^gPGRVZH7]L4=^D<gO1
!s85 0
vIBUFG_HSTL_II_18
I:F<o7GnaQ^T_0?KVV6P<S2
V2:V?MZ4A5@H_RC^_P646?1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_18
!i10b 1
!s100 ook_3[;;BcBlPGK2>S6`k0
!s85 0
vIBUFG_HSTL_II_DCI
IZQ22[m17<7INYH<X2d_EW2
Vo43_l_Phf?3`z9mB<iW7b0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 jmkccZTRenh>Kz7hC0kcn3
!s85 0
vIBUFG_HSTL_II_DCI_18
If]zHAS8<Zz2MeS_LLab^22
VKFi=FF6OB4Vnb^KK27MAg1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 PFW@BQX_^UBcdRn^@FefP2
!s85 0
vIBUFG_HSTL_III
IjHSnWFz?E`gVn87D:^cKV2
V`R3HHIazFZFYA^9L6oNRc2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i
!i10b 1
!s100 4:JVbNoNWYO;9ELCHC95c3
!s85 0
vIBUFG_HSTL_III_18
InaBl0Y5;H60O7KUj9JfX33
VS;_DT91]:RfMk`jNg=OFH1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 RN@I`ZYnNWP9JHm>1naeT2
!s85 0
vIBUFG_HSTL_III_DCI
Io]8GjZY5JlUK0:N<DE6^03
VU]dBh>QY]P^?3o19YRWAT3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 [eL;MhO:DZ]]SAF3l2:md2
!s85 0
vIBUFG_HSTL_III_DCI_18
I[aX:dn6bdPoGz[Nl@GhQ<3
V?VG^hnH]OX9cd5DXF6NH61
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 1E9nzTI]Nn?hE4MQR]88W1
!s85 0
vIBUFG_HSTL_IV
ImeIWIiZFJc0SL7:@d`I3R2
V@<M2ENi_KNA^n:5:lX^^=1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v
!i10b 1
!s100 kZiFe:7zRUi8JIFRFoMBl0
!s85 0
vIBUFG_HSTL_IV_18
IR45hN^8XG5CENL10e>hW;0
VQBdHKP8gUWnf8I[?e<Rf:0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_18
!i10b 1
!s100 KJ^I_]jmBfXS7bHNYP?f^0
!s85 0
vIBUFG_HSTL_IV_DCI
IOG;i_QWCXdQ;a[@iWe:BC1
VQZPgzl8]fW]D4nLj]=0]i1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 ?l0:AzW7hzZ:88b[On:@W2
!s85 0
vIBUFG_HSTL_IV_DCI_18
I`<28Ehe?::X=aE6L09Ha63
VjKRi]^CeiY9T`]zQ<5U3J2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 XLIU>R<9SJfTO]>;cRSCF0
!s85 0
vIBUFG_LVCMOS12
I19zDHP4n66><?N1BU:LV:3
V:8L1JD6PZFGFW3XKe1<1M0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s12
!i10b 1
!s100 jI1L<lz6gI@h=>GQR91IU0
!s85 0
vIBUFG_LVCMOS15
In=<9f^jJooN:oc]dZaKbd2
Vc^PGAF7POXM<zFI<97AIZ0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s15
!i10b 1
!s100 XM1XfDSHm4^eG[IWgWME00
!s85 0
vIBUFG_LVCMOS18
I:9zL@fmT:86V<f0Um9QfA1
VJh[=HEXS<=ckQ5;7aClG=0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s18
!i10b 1
!s100 d6H]?nLmcPOc8mfP[J]Z`0
!s85 0
vIBUFG_LVCMOS2
IXAH7[^l<CSHM@ElmXB_^d0
V3M=13fTd0mUh:RHE;EkG^0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s2
!i10b 1
!s100 UG[[[FKC8MjJBDIC79X=n1
!s85 0
vIBUFG_LVCMOS25
Izn5hmjWTCdfnfQ`z0OB3l0
VlhI9z5dZHE>Udm1>__hFQ1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s25
!i10b 1
!s100 R7mV>>dPEX;>]fJ]6k8JU1
!s85 0
vIBUFG_LVCMOS33
IUX`fUh[]n40B<laLzzaWQ3
VYYU;_TL=Y^@bIMAG3bBaL2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s33
!i10b 1
!s100 z]bCYPlJkF@;?IXQfF8Ml1
!s85 0
vIBUFG_LVDCI_15
IN@jQ0XA[:@7b1bEZam7G90
V<Y]_efDXT76_7QFY86Qn@2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_15
!i10b 1
!s100 2`^1QWc:=0BOWmf]6mfBX3
!s85 0
vIBUFG_LVDCI_18
I?k@Vo30k>WJl^5=glD1DF3
V7ncAROVATI<PNW>mcKW>W2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_18
!i10b 1
!s100 lzJBRLAWA?J_FGX=1m>0U3
!s85 0
vIBUFG_LVDCI_25
INDD4FT:Yoc]@X1i:o@9?G2
VzmGaWBjZ=[f]FS8Dkco?I1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_25
!i10b 1
!s100 cQ90kF>TN:CLl:FYe0@c00
!s85 0
vIBUFG_LVDCI_33
I0OmegeMS6Rl0SkC?D<mlO1
V4SkoAh:i<:^I3>5`>HIe:0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_33
!i10b 1
!s100 UgG83YN2l9T2JC1kUJfj62
!s85 0
vIBUFG_LVDCI_DV2_15
IJc@Nz>Eadn<]d6nHRLnFD0
Vc6_KCl;dE3WzNPXfNR@5`1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 XBMEY^OIjNHoYALWiic`;2
!s85 0
vIBUFG_LVDCI_DV2_18
Ik=eF?n=ZcA_^8ZGkY:VFM3
Vec7B0ZQSEVM7he@_k@3Y;3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 ?kml43FBWjJCPBD3gF;T?1
!s85 0
vIBUFG_LVDCI_DV2_25
I[9GOWea:22kBUI3YFWB3h2
Vn```aRYed[0jU5hnF12oF3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 5A@7>BNA:_cNZPA<_dNR10
!s85 0
vIBUFG_LVDCI_DV2_33
I46?J4g__F]iY]PgCCB]O81
VCK1eO9091AE5fV;:ePYjE3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 jh?^d?=8NP1foA6GCO;4l2
!s85 0
vIBUFG_LVDS
IgUV<`HRB2=e1T>S[8UJA>1
V]1>i4:VA07H3;U;9APMfd1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@s
!i10b 1
!s100 0BQNg2`CTGGEG]1I2MiJG3
!s85 0
vIBUFG_LVPECL
IGZLDaBHIEBKLD1;^Cai3I0
V]IM_dI>B@]V[0S1^Iie5b2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@p@e@c@l
!i10b 1
!s100 76c^N]K>VIC7Lb0X4>PI42
!s85 0
vIBUFG_LVTTL
Ib:a=GU;=k9iY<mDhgRF=61
V??Enm:l4:7LVn5Sh@M[Kn3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@t@t@l
!i10b 1
!s100 Yfc4^hfl_?[b96]E32Uom2
!s85 0
vIBUFG_PCI33_3
Ig]Q^@589`fbzfdi_f2<]S2
Vi`f5>2mZFoz^Uf=PW`PO81
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_3
!i10b 1
!s100 MQ:=USVIJJS^V1IgIUh[F3
!s85 0
vIBUFG_PCI33_5
In<9D<dlf^EZ6Uhofd358k1
VYSDcEV_>o3b9dH3g1ACmC0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_5
!i10b 1
!s100 @::4kJn;RES;V7SgLT9o^0
!s85 0
vIBUFG_PCI66_3
IXD@lSO5Lh70=C9ED<E<PG2
VTdheelbNnd`LE7R57W3@O0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i66_3
!i10b 1
!s100 V<GBWIDk=<]YF`DYOlQl81
!s85 0
vIBUFG_PCIX
I8NmC7@ok]f>Mg3d:Q_`F42
V0VYo[oXAW^M4:VoG@Hho62
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x
!i10b 1
!s100 >>kdE2?zQaN9F68O0eoHQ3
!s85 0
vIBUFG_PCIX66_3
IT?R^1dYe7Zza66<P6;[h30
Vd?PD;E3?QGb82IF=Tm7n>3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x66_3
!i10b 1
!s100 JVLSeMPlTLEfhIog6d2@j1
!s85 0
vIBUFG_SSTL18_I
I?<l`bUhH^n]bS:5P=3b3I2
VD<MgK`=RIhJQ^R;fk[?XF3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i
!i10b 1
!s100 OQ??P4`39[<O0JT]^clMz1
!s85 0
vIBUFG_SSTL18_I_DCI
IilFEX>]1zeBYZk<N;]11z0
VkBeG98amNPKQ^k;L5]U4I0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 cIm^ZLWUQfO1LEIl3cXOh0
!s85 0
vIBUFG_SSTL18_II
IF_ZgQEUjFPRn[FTNf14P^0
V?X1IQSag6PO8Fj3CDQ8OI3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i
!i10b 1
!s100 TX@Zi9Q_4lUBC8n4bAbII2
!s85 0
vIBUFG_SSTL18_II_DCI
I:7]9F`kMiF6]M;62<4kg70
V^CWj06C6jQ^9NX`1P^`@A0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 @31n^DdOKLcLX?onkVF^Y0
!s85 0
vIBUFG_SSTL2_I
I1GfDW4D[[CML=DobF`[4W1
Vaf24el2]a>FT1<E>V9fKT0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i
!i10b 1
!s100 <FX3n5oUUN36gPe<JiGNl0
!s85 0
vIBUFG_SSTL2_I_DCI
I6bo3;3?9lS4cNh_4g<8Ne2
Vz0T_4VCAZnZ>H>Yc4G2@d3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 E4GP7o^DjiaLi>6P:=Ri41
!s85 0
vIBUFG_SSTL2_II
I<EGikTM>EQO2nhm[dKm4>0
VkbIQBAldO9Yki0kTzY<G@0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i
!i10b 1
!s100 HoVfWZeT?_jcfke6N<K5j3
!s85 0
vIBUFG_SSTL2_II_DCI
I`e]0TSIfLIWg`7B8OF@?z1
VCFW=@W5mH2W0L_jeISV?L3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 A1cA4z:ImF`UWF?>APj:T2
!s85 0
vIBUFG_SSTL3_I
ISBUT`ocUSY24>5jdCa@]U2
VbEd9:hQ@AM8`Wf<IDGKb@1
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i
!i10b 1
!s100 7[H2makWzH4Q8Nf7H^ijG2
!s85 0
vIBUFG_SSTL3_I_DCI
I3c865B00a_m<Uh`e0>?Jb2
VeJk2MRV81:BoennQ=Wz9L0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 8H@0nQE`62@bmEZf@S9E@2
!s85 0
vIBUFG_SSTL3_II
IL4O=gZi3=LkY1SPeTNDEz2
V4^2[`4GL:_Ti0@<DU^Lg]0
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i
!i10b 1
!s100 BQF24LG[lhAgdP@z[gBJ^1
!s85 0
vIBUFG_SSTL3_II_DCI
I7;SV>MDhUJ=6]6n?WHjdX0
Vb6RU6l`fI<8fINO@2JCZZ3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 L=>iXnE0m;1XGXFdH^g573
!s85 0
vIBUFGDS
IZT0h=UNLg9EzFMn_`42OV2
Vn@fGL@E4^eA230V<O6LQk0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s
!i10b 1
!s100 U`F9274dWb=z@ZQPFZoGV3
!s85 0
vIBUFGDS_BLVDS_25
IzV?hW?=@;dZ[MZA[^BVM_3
V=3?oRc3[FGGcUhanQggM22
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@b@l@v@d@s_25
!i10b 1
!s100 X0Glo7Sg6KQE6CaQ?hMUe1
!s85 0
vIBUFGDS_DIFF_OUT
IE9a0;k8^=`T1k`8hPfIOa3
VkME91c362ZlPbGGN950nh2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 n22VYKhi5HAdCR3[_9eCF1
!s85 0
vIBUFGDS_LDT_25
ITfX01MA?e=CU7NEgn@d;R1
VgfeSW848o`n>hKedTCd0=1
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@d@t_25
!i10b 1
!s100 9BMQZnYl`1MT7F<WzRkDL1
!s85 0
vIBUFGDS_LVDS_25
IZJIDZYYSzk_nzmKX5TYA^1
VbiA<iV`fYcm?TY;nMfYge2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25
!i10b 1
!s100 0bMOJ?HD^Pm3H:?Tl>Nhd0
!s85 0
vIBUFGDS_LVDS_25_DCI
IMn6B9oUCgEjU@Em_dRlV[1
VXAdmFZgMm[dh>fe>PS@[I2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25_@d@c@i
!i10b 1
!s100 MKGd2SJZBz>;PD89SNO2C0
!s85 0
vIBUFGDS_LVDS_33
I]EWRT;ak3Qe@EHC<mX;Sh2
V8K_W6L<ONZ[VYdUENFFiZ3
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33
!i10b 1
!s100 b=[Y=eMlMDWE1>MfGd3=:2
!s85 0
vIBUFGDS_LVDS_33_DCI
Ig<`?YcgbB8`eZacV;bi083
VZRO??YfWFd^8Qg<zUhMnM2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33_@d@c@i
!i10b 1
!s100 KOgTLzACRF5YZh3aN6MIn0
!s85 0
vIBUFGDS_LVDSEXT_25
IIMfRPO?n9YKcFOCP[6A6K0
VEcN]V>d@6MaNbQ]eogU:e1
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 H5BJ:J_[XzE417V@ZD@9S3
!s85 0
vIBUFGDS_LVDSEXT_25_DCI
I0X?CJTi`@LfdVVi<O>jfe1
V5A[iA8[Fm@ZZ?jI[^:T6:0
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!i10b 1
!s100 2?>mcGGL2ARCIf[MSdDN@1
!s85 0
vIBUFGDS_LVDSEXT_33
Ilb_AdZcda6?IagjV`lIbC3
VMTh5O:oHRCbU5LlZU2fY10
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 ]lcd4N4[U7RW0a_UfU6><0
!s85 0
vIBUFGDS_LVDSEXT_33_DCI
Iz0Sk3Ifh9?PZh5E40[00E0
Vo[b::Y@9nh7>WUDRzYUM]2
R1
R27
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!i10b 1
!s100 cU2F]>SIgJiJ1gSH6NGDk0
!s85 0
vIBUFGDS_LVPECL_25
I4[Bb<S>dJG@?22Ygd?eF81
V:<H6>3SI=8zg03[74BWcc3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 Una^AgWEMcbZZT9dd`[HG3
!s85 0
vIBUFGDS_LVPECL_33
IagfgnR[zf6?^z;gP4:?Y_2
VH0Qod^BXF[FG4DES@?hHo3
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 f8]hhT?mV0Of>;fPTI`=f1
!s85 0
vIBUFGDS_ULVDS_25
I4SME?dNB;Un7[kOhGUU<63
VYDF4:Z9_ozD<Hm`G0YM7N2
R1
R35
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@u@l@v@d@s_25
!i10b 1
!s100 WbJ;SKK>_T5NgZ_P8V9gZ2
!s85 0
vICAP_SPARTAN3A
Ina;JX_kagU?_kgWmdDSci2
V2>R]eNbW;CFc1DRgbG6Y52
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 <iZ;jzEo<:XAaY5K1EKbE0
!s85 0
vICAP_SPARTAN6
IJzAF@>7=RGLPjN8=IEzFc1
VXa>?`:?aG:i2YMR9h0;Iz3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 ;Yo2Oz[W=]DhMcEWzW0301
!s85 0
vICAP_VIRTEX4
IGINPRER8?CO;@HjUK3B8G1
V8b:>7[[W?X@^^hIKJc8hL2
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x4
!i10b 1
!s100 >M]UDBiA3KoJ<[^dATcPE1
!s85 0
vICAP_VIRTEX5
IV[T5J>Rb9]Y29YbniQ=G@1
V[Zzz>0FOi]OBh2F^oKGUW3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x5
!i10b 1
!s100 BbgfS2=JIP6@cd9_PcjL[1
!s85 0
vICAP_VIRTEX6
IC;z<<bERE0IZKoJg_Uj`m2
V`Oi>jo`W;C7e:6k>PFic40
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x6
!i10b 1
!s100 J`zdZnf1[jdS>m`h;VaRJ0
!s85 0
vICAPE2
I6QD[]Xg:fCoAob^7_U4OV2
V2>WI6AmazIL1khdVW^2hG2
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p@e2
!i10b 1
!s100 n@9hgLBjnTN5X6Qgg@2Y10
!s85 0
vice_iserdese1_vlog
I2XXPzW]joGM:3<WfEjKI`2
VaeF9Z92PkNZcNa1h<8f4m1
R1
R2
R11
R12
L0 1525
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 5E`Rh:Em=9@A2=7K`cWG_2
!s85 0
vIDDR
I7G;OMnkKVEmXDQC_0fe@=3
VocZN2YNGAii]oH]]>@dkY3
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r
!i10b 1
!s100 2[eA4JiF5DDTzzh_d0JfM3
!s85 0
vIDDR2
I8DnB>CA:W:bF[nl8CkB911
Vdl]JLB<C6A^ROJ>?_D;nU2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r2
!i10b 1
!s100 DGF0e9UJGHENnc[3iS[RD2
!s85 0
vIDDR_2CLK
Ii63UI3KTP4PAKWdEhAMMa2
VmDSNJ3`Xfa6n]NhY:0EFd1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r_2@c@l@k
!i10b 1
!s100 UIWAMJYU0e<[=6gX>J[F50
!s85 0
vIDELAY
IJWY9O>4:EHh[DA00lfc202
V3TM3lAbhQ7jCGdJd1bg180
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y
!i10b 1
!s100 g6_ccUNGhGJIeUazXefL@0
!s85 0
vIDELAYCTRL
I?eD:lPWV?CS<Nj<4XAZej1
VKA>j2U52UicYPnoIlLZ9T2
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@c@t@r@l
!i10b 1
!s100 <NNmo7CMd98oUTX0XVRfZ3
!s85 0
vIDELAYE2
I0RHMSBo@n^:4Vgm1fVh5Q2
V@A[F??0UZLSmcZ6jag^Xl0
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2
!i10b 1
!s100 EaknFz1QD<z45n<3:hnPF2
!s85 0
vIDELAYE2_FINEDELAY
I=jlCUjPj5Mj?aD1Hg>;Oc3
VmI?IZTam?0ldCC:nFAjf]1
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 H:_SOSKE>C6OoA5d8HJ_`2
!s85 0
vIFDDRCPE
Ie3[UN8fKBUcae6S?dM8DF1
VTgnMf0bFFUzRLgcL]D>D80
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@c@p@e
!i10b 1
!s100 TgTLg<8gAe5eXY7>ZeLa;1
!s85 0
vIFDDRRSE
I4J>idCH`:M?``foX:A[aF1
VB3dj850iGOYG1M@b5aHzh2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@r@s@e
!i10b 1
!s100 abOe218UN?@MYQ_GHRkmS0
!s85 0
vIN_FIFO
I@>J56H=P^kXj1HZ9ScBVg1
ViYY_KIT98abMP69n7fbZ_0
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@n_@f@i@f@o
!i10b 1
!s100 m?2HOX[<B^^AlXo:2`^V10
!s85 0
vINV
I^;G=[=4A03@0z<kJ8F@J61
VWY0kHb=SdI;LjkVmE@oEW2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\INV.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\INV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@n@v
!i10b 1
!s100 =J>6=X_HdEOEE1584CT?l3
!s85 0
vIOBUF
IOLdj6B5gF48RL4D:MBe>j3
VDL7nK;Hz;gbe5jV<A<fTl2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f
!i10b 1
!s100 hQH@7U7DDRAoX5bDBzC`V0
!s85 0
vIOBUF_AGP
IAm?A`_ol2hPZOLUXOSf[I0
Vi]]dg=<5H<]`5zWzdCY=Q2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@a@g@p
!i10b 1
!s100 2cNnb:J3K77J1fZJ[L4Sm2
!s85 0
vIOBUF_CTT
IYYGdVmXdeKEjfaHJF6=gc0
VCENU>o[8fbWY?LagSN<cR2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@c@t@t
!i10b 1
!s100 cl_AoHcoSm8`RGVM`6;I01
!s85 0
vIOBUF_DCIEN
IkV74><`TTmLTkj`M]`Flz3
V87S_0nOe37:S5W9aNJ`>o1
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@d@c@i@e@n
!i10b 1
!s100 UR:DQH6<<f]3;[`TdRmQ=0
!s85 0
vIOBUF_F_12
I60NNSS4lGhV>5YXB:6V6e0
VibkAFFfzJ;HLB=HZ4DPX93
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_12
!i10b 1
!s100 5b9]bgTTfWJXSe5UTc;:70
!s85 0
vIOBUF_F_16
IXQ[Zj92dbMcNe``k1VM4Z2
Vk`FUKJ2IRM?jSW@0z1Z7I1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_16
!i10b 1
!s100 ^I@?4S9_E2:FjEgiVKh[g1
!s85 0
vIOBUF_F_2
Ifj^HR@l>h3SH:?kU<M;S[2
V@QZcMDimLie^0LL]:V1Ri0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_2
!i10b 1
!s100 h<RIkVO>HoWjAhB7aEXVf2
!s85 0
vIOBUF_F_24
I_8@nBOO;z<SAX<jHJf;4k2
VE=H^d`5QOQH[m6f[0?Vi<1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_24
!i10b 1
!s100 Eo_z]<kMFdX0z<VPY;?L:0
!s85 0
vIOBUF_F_4
IiEBL?EPGANTQ?g3h;:c?L1
V[3STFN]c3nPPaY<4Fz0b[0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_4
!i10b 1
!s100 zkiCEfI]DH2JWloIPX85n2
!s85 0
vIOBUF_F_6
IR^>?>[oHK@AP65ik7eICd1
V6f[oF@bPd3281<i4TVUmR1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_6
!i10b 1
!s100 J6NS_;43];X^;T7Vo0MPZ2
!s85 0
vIOBUF_F_8
I=CmW1eMm^aBQHDIMZcLWV1
VTlY1Sm?1_m^3465078m;71
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_8
!i10b 1
!s100 ]`>KkWOG0gbT2nWb?bkfl3
!s85 0
vIOBUF_GTL
Iz5Xa`b:cX1^:l1mMKhT?]3
V4_c?oZL]Vd@Qljg78Lj`o0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l
!i10b 1
!s100 K1_9iY:ScWeGlS]AT@`Pf0
!s85 0
vIOBUF_GTL_DCI
IHFOJmhCi9RLc0[:Qj^dTi1
VHmb@EWc`0?_J0hSiQ2b>a3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 KNLUn^EjQZZCJ<7=mCgXW1
!s85 0
vIOBUF_GTLP
IFcQ?PNIzB[B_Lc92DHacH2
VGonLQjSDJ]L3U3Ufn`]C@1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p
!i10b 1
!s100 3XB6_C5FIV<kPTDe=C5:B0
!s85 0
vIOBUF_GTLP_DCI
I8Qlloe`B`oWUJn6Y`LN9k0
V<>O0e6mTTI5:2kGR^R0Wf1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 `kH^55jC5bklXHV93o`^C1
!s85 0
vIOBUF_HSTL_I
IKQ4nMW_9JiJANM]`9GZb;2
V<ZPSdj2Q?hK2cKOkHGDk50
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 c4ec?eM[OB<bLe63XG5_U3
!s85 0
vIOBUF_HSTL_I_18
IIREe_J;APCLWhgN0YE]=V0
V>[WzQhnkoSKj=Z>zaM^QE1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 CY[m<9A;<?VJ3Gi]Z]dXH2
!s85 0
vIOBUF_HSTL_II
I[bDcF?m2CVdn;zLiSD:7K2
VJHEobgFYTZg[RE>nPlG?V3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 CHEl0WDeoee<L0=oNVmg00
!s85 0
vIOBUF_HSTL_II_18
Id5E>=:9:K3DWAd=_0:edg0
VU^`8:>>@X;Q2L3K447XUg1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 _m[_8j?_Am8ggJzC7WLXT0
!s85 0
vIOBUF_HSTL_II_DCI
I[<879CgQ4R7CmjfU:mNMN0
V9N6T6B?5MljSc2cJ1[DH^0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 jIFGN2L6mmQYNH;7JMQ4b0
!s85 0
vIOBUF_HSTL_II_DCI_18
IgdIoWO=`8a;FBC<VH6XN31
VI5[Eh5>6ADZl8[bc_63Oi1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 FQaZC9K?G[gE9KfoTf6PO1
!s85 0
vIOBUF_HSTL_III
IVQA=:fPKhKQAEi471d00H3
Vc]M0gF[[>zdWH4O;I6fG40
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 NIoj81g^kW1V8XS@g5_7l2
!s85 0
vIOBUF_HSTL_III_18
Ih2:G:7@8hSNoYYRS2LGmk2
VD3V;`Z8i1:4l5M64Qji>a1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 9k@g70mh0njE8UfD27i3A1
!s85 0
vIOBUF_HSTL_IV
IVP6=;WRlRJi^cHiEK8Oml2
V5_eYYB[`47cf2d_8]C`bV3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 SYUPRJUZRXSNK`8X9YWz32
!s85 0
vIOBUF_HSTL_IV_18
IZi:n8]8]MQPaHzX<9zhA<2
V;P]=47^OdhS7gNFhbzAMZ2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 ]=ezd_]:9Mkl;fl2=SzP<2
!s85 0
vIOBUF_HSTL_IV_DCI
ISo[;jPLh0=^]8l@31TD9k0
V>g1UA6I^FGDjJGSNgDodo3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 4OOWf8@Zz>FVbFQj@TNn43
!s85 0
vIOBUF_HSTL_IV_DCI_18
IjQJnieEjdnjlnUnX=SBgn2
VX_35UO7hE]B0Qd:LJAA731
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 cK`42^M1RWDf3]0WT?W433
!s85 0
vIOBUF_INTERMDISABLE
ID?_M7flMbCa@2K@ihKl5U3
VOSW]WPQL=ikC?1[@SLnS<3
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 f`km8coXg>:UR7kR:EfoH1
!s85 0
vIOBUF_LVCMOS12
IQn2DAinfHhZC:DB1@aPLL2
VA`V[VFN@8eN^dJo@k1>hO0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 Q`0odX>ShiVRmM2eHU@PO0
!s85 0
vIOBUF_LVCMOS12_F_2
I4a_KC_aGX0:elg[9:UklA2
Vj4i_@Aa^8KCI1]b3a]R<;0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 T66_E8YU:eTY;c?NKJnUR1
!s85 0
vIOBUF_LVCMOS12_F_4
IAFhhTX`OZAkaRlPoh01^G1
V]8G^@@UUd9:YPI405EWbQ0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 QoFRZRB`miZOQL]5Ca@8n2
!s85 0
vIOBUF_LVCMOS12_F_6
Ia<[FSeABcOL7QHAh?HRg31
VA;5<5FoEK:9V1M2>hARSf0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 mk;KK<j8ChK2W1jUYeF660
!s85 0
vIOBUF_LVCMOS12_F_8
IS:]mIdMXZ8?PX1RZWh0RY0
VUlBJN8UKFROhW17?B4Hk01
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 B5mc5VJQOXc`P=A3B@;K?1
!s85 0
vIOBUF_LVCMOS12_S_2
I7QAZBDBnZA42OnH[0HdHj0
VURZFFA^U<aQ]Q`Q[bBJ4i2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 kdea^j26VUPWU?Ell9eX?2
!s85 0
vIOBUF_LVCMOS12_S_4
I[[dM]=7Ei8gR_<bEj:dA`0
VJSn_DhFZD^Oaj<38cz<<k3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 EQf2IezkGjf1O]nQYe9[31
!s85 0
vIOBUF_LVCMOS12_S_6
Im2`0G`UMc1f14;TO9ibPB3
VnZ7[R4[;LdH`:aTA^VYBI1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 <8XcUKihQ@:PQV5UQ@Po60
!s85 0
vIOBUF_LVCMOS12_S_8
ICNfS?OgWnZjGB@H2D>N>72
VoS`X:?d5dk5n5cD6HN51c3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 >L<o1TfK`PDVH>iSNlOZk3
!s85 0
vIOBUF_LVCMOS15
IDdLPS3dZ^GFo7UAIT0JXT2
VGzfCRnIz8W7mScjGn1mPR2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 S[?Hmz`3BnKz=Eo^Q1Hf63
!s85 0
vIOBUF_LVCMOS15_F_12
I0lHALUE]<Z^SZ?d=18;lm2
Vb@aoSM@PAa2]4bE?6@:W43
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 5k4MjcUW9i390M0iQE?I42
!s85 0
vIOBUF_LVCMOS15_F_16
IUmC:FH]n]e<;3SghJL2KY1
Vm>zk=iPE_1ga68:OZA0Q81
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 cH<K?K3[@Q8=oXz=e[1Af1
!s85 0
vIOBUF_LVCMOS15_F_2
IlTM<[XS5N_WJd;RDK8BBD3
V13i?mCXNnY[Pm:23]he1g3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 YmggE2U_L7N6j;<f?<m3K1
!s85 0
vIOBUF_LVCMOS15_F_4
I:Y@2?=_7kfRldGVRjgQQM3
V];APUgNm^I4OZDEocBk^o0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 dnBogaSE6c6H5RzI6jW_53
!s85 0
vIOBUF_LVCMOS15_F_6
I>Uf7?cccGYW00Ga]Zf5kn0
V>mjaJdNK2=Q[UDaQT0f`F0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 cez^SKWiE;GVeT2j8`iSV1
!s85 0
vIOBUF_LVCMOS15_F_8
ILkn_iFUTQ8?BAJQYBN6500
V9o`2e=j:?[VCHo;8C>[do3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 gcA6:98ZDDo6@9=g<]M<Y3
!s85 0
vIOBUF_LVCMOS15_S_12
I^Q_bIE:=eQIka@oS3Q@CT3
V5d8H;<`?6N[;1;[hmH>C>2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 KD[dB0Rz@>3zR6[BH:lUR2
!s85 0
vIOBUF_LVCMOS15_S_16
IO@Uk7mbMAW0Pc]MiOMF910
VO@ThUbTdGHN@@[7bg@fjU1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 TzA95h:iFV]WPO2XcBC6S0
!s85 0
vIOBUF_LVCMOS15_S_2
I3[oD@Tfz3E=hcP81eQo]j0
VS5=`NJ4>gfKzTB3<6@`NP2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 c21JYoE@32=b2O322j];M1
!s85 0
vIOBUF_LVCMOS15_S_4
Io9ER>Ua42CZ<g[ooD<8=Z0
V7d7Xag4O<VE@8Rz>YD=?31
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 gVE<G=lLVT531g9hUZ<=m1
!s85 0
vIOBUF_LVCMOS15_S_6
I8Dl0Hn2S6N^_E;34Rm2Tk1
VOGknKD1]b2fCD^0jLRLi32
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 AS94[DR;cX`o=H`ZG[7AP0
!s85 0
vIOBUF_LVCMOS15_S_8
IQSnl]?Yk4[IKZAMd9Wzh_1
Vn;1GnMP5iG41`_K5E=Fez2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 mO9ci5>g93nNIb@zTdEF73
!s85 0
vIOBUF_LVCMOS18
IC8929JDhl8RRz8fNKj5CH2
VG[`Zk:<CS?f]TUa73SSET3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 jOIQ_I2mzBL6FCPViSYkU2
!s85 0
vIOBUF_LVCMOS18_F_12
Ie@cVD9Z76?Ed`OTiR0@KR0
VOAhPa@[nUQ`59^Oh@Ji8O2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 MT@K<T<]I0;BgV<dd:XCM0
!s85 0
vIOBUF_LVCMOS18_F_16
I3V<MNS2GGGILjG1Z_3i]K3
V9ad5T2ONT1>RiJA:WCE;J3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 60j<iLQF13;VY7R>>ggSe1
!s85 0
vIOBUF_LVCMOS18_F_2
I0NPm:<fRUBARz:0MQ@WQY0
V5RYE<QU^D6dAS<<SQanNk1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 Ih^[n6XRJA5ZK5NTPnPgf2
!s85 0
vIOBUF_LVCMOS18_F_4
IA]W6_PDYA]KlGV129;BT53
VD__PE7fA[]7`D>1Bj76LT1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 jkk_JR:i@gAP_lc8Bjj4c1
!s85 0
vIOBUF_LVCMOS18_F_6
Ie[FDEY?:jI]?2<2JK>HTQ0
Vzeak5UfDja0go=2d9;j7Y1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 d0C:2jUR]of;KNZd9QN<c2
!s85 0
vIOBUF_LVCMOS18_F_8
IhBRG>n;A>La03MlIO8fFI3
V0ITIVHz[e_]4E^jM9gm;[0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 jOK3H<hLbT?c<^d>T:@]a3
!s85 0
vIOBUF_LVCMOS18_S_12
IQ`fI:196ME;2gg8=H=L:;3
Vdf;V_^SdES8i^FTcWDXQC3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 IEf<d9I@5^8O]_zO1A_fB1
!s85 0
vIOBUF_LVCMOS18_S_16
IGCzQ9PW^@9jFjNOdIchRj0
VXOHf0[U6Z^1;@[?9>al4:0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 P3?NY<cX24DRk]9LBLk782
!s85 0
vIOBUF_LVCMOS18_S_2
I>I8hdgne^>O`73NFH@Y1l3
V9ez1cCIAAcL^2CiOieZJR3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 8dWQ^h=1h81NeC^e_oJTJ1
!s85 0
vIOBUF_LVCMOS18_S_4
INP3Lcjh^LNU[H9dEEZ[_Q0
V9YWSjFGA5aAh_QchCE=<`1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 ecj<:Y@fY2VJT_5lF33Y91
!s85 0
vIOBUF_LVCMOS18_S_6
IZ>7IMUOOMkzAMReIYbz=o3
V@@<TiV1LS^MQ2QCeBnAU90
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 o8@laT;PmjDN`DL1T?5ik0
!s85 0
vIOBUF_LVCMOS18_S_8
IA6;=HH?;<:3DgXJfM8BC70
V82m29j06eXI`@^0mXO:mc3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 ;oMGV8bha9jD`>RA=^3241
!s85 0
vIOBUF_LVCMOS2
IRD5jBO4dnSZ2YZA_d_X`A0
VzT=F<NHAGg2`R:<oc3XV`0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 SCZY5[j1?Y=5an4hDN6mz0
!s85 0
vIOBUF_LVCMOS25
Izg7e8k86LV7zF??IQCASV3
V[Y2k3[b1AO[ncHIJK6IJi3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 bhkE4XXPYMX=9SZlI]g683
!s85 0
vIOBUF_LVCMOS25_F_12
ITg91Bo8hg1XP:gDbXN6WD2
VbAX2D>c4A7Tm2@z^GWbBj2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 76zc:EV=[87TZXm@UFH]f2
!s85 0
vIOBUF_LVCMOS25_F_16
IF61O_oZQKgmfoXX3Qh6gd3
V9A2m?8N4WFSm4IHC3egE43
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 ^Um`h<LO17?dj<95g38Wg0
!s85 0
vIOBUF_LVCMOS25_F_2
I2d]`n;aoKg:U;:6zj[29k3
VjT1XakBh1GaA2z;fWCX;_3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 WWh;VYzCf>OR:`TH8k?n;2
!s85 0
vIOBUF_LVCMOS25_F_24
IoJQ9d4P:0dYR0^CV9GOm[0
V7;kQk=?gf^nZeIQ>6PIdP0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 HzFU=@Z>1ShaQAEIhbABc3
!s85 0
vIOBUF_LVCMOS25_F_4
I6]i=Yb`0JDL:0;VeSF3Gl1
VH`g:=RkRGl`J8@Dn9Z>W<3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 6K_P93RHX_HQ2XmPei?h60
!s85 0
vIOBUF_LVCMOS25_F_6
IWeBQHh2zAkR2U2B5GORb53
V]AoToF267RPP0n`>2?z4U1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 OfJ7=Ymd?mE`D:KPPIH?@0
!s85 0
vIOBUF_LVCMOS25_F_8
IHQ_iAI@[Mz]5MAkA4hgM01
VBieEB4T7hncNd1]oz?XNo1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 8mbf@Ce>2BNYb:SQPFok03
!s85 0
vIOBUF_LVCMOS25_S_12
ILk0h]V[5SFf2<[Nm@<cT71
VCTBkcmRT4b3UT<dWAc>aV2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 OObFjcTnFNeX?IP3^3CLh2
!s85 0
vIOBUF_LVCMOS25_S_16
IIzI>AjnmR0_WeK^@R`Pil3
Vika]2`J6DU=VlGzoMd;iB2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 7The<YX?I=hCLVIMb]oaD2
!s85 0
vIOBUF_LVCMOS25_S_2
IW`J]dCBFYD>YM]Bo]kD[f1
Vo42U;9IW49M;6okjP_aCf2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 M8i_`n;0?8?:L<2eE>`zb3
!s85 0
vIOBUF_LVCMOS25_S_24
ICf;W8V^YB4UZz5L0@@CM^2
VVZ99R8I>j<QGG=k>3lzQ61
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 B>JYYPf5?Sz?UIR>`5JnX1
!s85 0
vIOBUF_LVCMOS25_S_4
I8ZC=^B>TB4HG:hGQiIhI>3
VIWGijoAOUZ<MnOcHZ_3]S3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 F_Y2z5E[aVWLd7b4MHDI^1
!s85 0
vIOBUF_LVCMOS25_S_6
Ijj6FPXPB4SE96hkS5AE4K0
VV7CJDI_UYzXTKTeY1c[:62
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 cc_]FMYzG_oZlkgPG1XJ?0
!s85 0
vIOBUF_LVCMOS25_S_8
I<lc1F<5RZGVDn2Qo0][472
VcMXA5cKbACLV`gKiEbM;@0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 YQ9[:[aH87AMMJJJFKb1N2
!s85 0
vIOBUF_LVCMOS33
I4mLPmP4S79O`?SG>9;DLI2
VFekle9SJ68<SP3Mc3MhNz0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 G3H^CWPK;TVj:A1N4Ei;<0
!s85 0
vIOBUF_LVCMOS33_F_12
I^S_QnW@WK`>KQX[W7TUME0
VCY^HG5C8PIM]1PKLe[Ai32
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 nTUhXQnej4XdDNoQH038_2
!s85 0
vIOBUF_LVCMOS33_F_16
IQ@M[9:Y4ihfBjmje=]DXC3
VT:8Xf@<TMW@T3o`FkII;A3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 QP8=SK`8^?H2gRG3EkPfA2
!s85 0
vIOBUF_LVCMOS33_F_2
I_ihJl60fNP3`80H:P:Ti@2
V=Qi2KghUjmc:8h8CJ;j<^3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 ]cmWPNg?;<XTT;@fl?:BO3
!s85 0
vIOBUF_LVCMOS33_F_24
IC6Dl=mc5H;5_1Y:nlB0dh0
V4[Jg@;n@b[BR3iM==R4om2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 DMHm5]D_z^WHfl98c48a40
!s85 0
vIOBUF_LVCMOS33_F_4
I23O95G78FRV45eTm2LhSZ2
V=T?@Ym2nam3IQi5OX73[72
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 00SVYX1AVhoUd0dSSQAKH0
!s85 0
vIOBUF_LVCMOS33_F_6
Ie184z[ja5lLUgO?XR9jaO3
VfH8BL]am7Dlb26z08?Ubb1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 c_37MbKj0[8:];`@CJE><2
!s85 0
vIOBUF_LVCMOS33_F_8
IAbYoFaFMU922Ecg4Ub8Gm1
VO^NSGPf1F83mA2e<L=gTY2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 8ZUoiZd]K5<zlIcEeCfTH3
!s85 0
vIOBUF_LVCMOS33_S_12
IYH;oIBUiS>Sm:?FaCN^8N3
V<=hK8<3eHn<j78eGHNAe:1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 SXFmEU^a2jaA@UJHQOma^2
!s85 0
vIOBUF_LVCMOS33_S_16
ITcefcSNcCP8bzmcnkRSEE1
VNg<TH1LBdRGj9TAL2VA663
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 z5n?POmJRo4G8n^SaQWP@2
!s85 0
vIOBUF_LVCMOS33_S_2
IB2Ffc_3S_95cDJeY>4L[V3
VMoGVmSzN?b7@F]NbTBSDM3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 WOlRKn497LM?]b6:lejj?3
!s85 0
vIOBUF_LVCMOS33_S_24
IY@^g3aP>47kf:UA1g1Fn62
VIZR18zToV>8175F4@iXX@1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 n?=kJmb8APKXI[@:7RBNi2
!s85 0
vIOBUF_LVCMOS33_S_4
IXb^e3eoI_Z[4m:bf6>^HZ1
Veo@o=cmDTF74<C=`1?]gO3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 4`_6oXiMOPOLI^]1_zV8^2
!s85 0
vIOBUF_LVCMOS33_S_6
IIaMomNFE8:P:T]0;0h5gc2
VfE>8n?6<^hXOK<3ocCSYW3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 O@X]kmFn;Ao7PARH^gNo?3
!s85 0
vIOBUF_LVCMOS33_S_8
IfV5N8SOCGIZ8`chE`>nVb3
V7QdAdQhCPJEf=mG<Hb7E40
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 @QKR6Z8Gzo3JWlN2K;>NZ1
!s85 0
vIOBUF_LVDCI_15
I[@g_eBCEbSQEoYBa0zMg01
VGE`;hb[P<oUm]cZVH5DAA1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 MhXHJ<hgQjGlBHLB^C[GJ3
!s85 0
vIOBUF_LVDCI_18
I2R<P;K_?eElKnbCdjNBO[0
VATeGXUNbRHV^[7liPV7>S0
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 P=fOA3>`gdzll<lU0O4bX3
!s85 0
vIOBUF_LVDCI_25
IZ4S;5W9P:Og7WIYEJa`Qi3
VYkM9Xz2h;<?AZo<FhmziZ3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 X829nNn=YN@NeT1PE71m60
!s85 0
vIOBUF_LVDCI_33
IFCT7]^g=6INkO>DRUI73b3
V;9^bX3^9k?75<;B5E30H]2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 nBLM6I:>6Ie61:cbIA[7F1
!s85 0
vIOBUF_LVDCI_DV2_15
IEUo@JZAU4F=5jfMBTl`E62
Vz6AS@4Y>9dR^?j_1OENLY1
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 1mZHK5k:XY71ca]5^ojj_3
!s85 0
vIOBUF_LVDCI_DV2_18
I1`aczzR@CPg`PJgDl<jJ93
VQ``mjIkh6]c=U:If;HmH93
R1
Z37 w1370717309
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 IXB:IldaE5hV96HD7J80z3
!s85 0
vIOBUF_LVDCI_DV2_25
I;Xmm9<`7bT4fEFLC]CaeV3
V;@]MF`z=M`lkdgzijgojd3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 80SnCiXHKDQF>NFWB1`5[3
!s85 0
vIOBUF_LVDCI_DV2_33
Im>gc4O<lXP<4553Rkkgb?3
V]_>KnBVibNYF;?7k5LW5K0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 aAJ>ENaV`?PXA>_]Ozo7P3
!s85 0
vIOBUF_LVDS
I;_K9E3:UoDhjN`8K3<HoF1
VE4Q;1ZzWAoX`a0HkXV1j73
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@s
!i10b 1
!s100 OPhVP_NI?JKH[nFhaXEYI3
!s85 0
vIOBUF_LVPECL
ITd7>VY25=>3;5dR_U47LW1
Vc?3`QA:ggRYQm:aT4LU_e3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 EeVfVJT1c[g0ODYLCm_CL1
!s85 0
vIOBUF_LVTTL
I;VPVVHM<`Z:Pfc6bCIGFU1
V1]QoH[ikRPC?jX8E^RY2K0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l
!i10b 1
!s100 R95VUO[NQ@WeD`99:N@4^1
!s85 0
vIOBUF_LVTTL_F_12
IGn?XaC1DVW;m84bjbzWEk2
VPQkhLaOa<Rd8[d:;97T3h3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_12
!i10b 1
!s100 <R5Qie5jJFZ5lcWiQU8M?2
!s85 0
vIOBUF_LVTTL_F_16
Ia:]6JhA^E?kV26j6`Uie82
V@N01fK0]be_<@<ib@9OfB3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_16
!i10b 1
!s100 Y5c^3;@P_DhPE`9<ANP`F2
!s85 0
vIOBUF_LVTTL_F_2
IHkbY9]8ZY_FK:D7F9XAT:1
VS4:LW[Q1RSbRdLYBz?O7[1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_2
!i10b 1
!s100 UoK]ShJR:Fj@Mh0LYS3]12
!s85 0
vIOBUF_LVTTL_F_24
I9dbKM;46`USP^U:M8Bd?b3
VM2j15CN921]O@28[FYV`A2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_24
!i10b 1
!s100 8Mf=SE5Dn75;]UPH7MbBS1
!s85 0
vIOBUF_LVTTL_F_4
I7cXE>Y1O??znKFkm6SlPZ3
VHFlocnmeiSEY<LoYCAYn@0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_4
!i10b 1
!s100 CgoN7QI;EXL9i[F7mRK@c0
!s85 0
vIOBUF_LVTTL_F_6
I:AWKHdd?9B7RgIa^MgoF53
V@F2;;WEmHX]4HROC44J6<3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_6
!i10b 1
!s100 Ro@hEdZWGMinIa_19j^?T2
!s85 0
vIOBUF_LVTTL_F_8
IG88@5fR4j5Edz3mX4P8^O1
VW:Ez7iU;F^z=1M^ON2O>K1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_8
!i10b 1
!s100 :m<oUW4L]UdX29[V74ziC2
!s85 0
vIOBUF_LVTTL_S_12
IC<c`adg3<L5BS;8e6QA=a3
Vnb]deic52<ok66T[Y0=I10
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_12
!i10b 1
!s100 2>Y3Q@844E[Jl<9]CibFY3
!s85 0
vIOBUF_LVTTL_S_16
IYN4>i[nB0C;JkcKER7bY?0
VYoPIjdU^o<ZS1GzH:X4402
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_16
!i10b 1
!s100 :bbK:hGOGXCDg4?ALOP]Y1
!s85 0
vIOBUF_LVTTL_S_2
I9U0WeI<EkghCZPXR1G<dA0
Vj[PnR6@cb20VQ9o?_o=T_1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_2
!i10b 1
!s100 ?V9bOmEG]4QnAc`GWYkIX1
!s85 0
vIOBUF_LVTTL_S_24
Il3hhY2e=KAm5d<K03CTZD2
V1KnGU;HH>^1`6T@1J76h<1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_24
!i10b 1
!s100 6W01S<1icM8F7^VJI1P<o0
!s85 0
vIOBUF_LVTTL_S_4
I4VHLfQIfO7mT8GEXQN9L@0
VA^GhIL_MQW8`KUjNJF^gF0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_4
!i10b 1
!s100 Lz`A5TIPi9daKQOnAQ>K]0
!s85 0
vIOBUF_LVTTL_S_6
I?z^OeMV0>kmF0nXFf3o]_0
V<>G36a^9o615[DjXe0Xc_0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_6
!i10b 1
!s100 H?6K7YZWz`9F=AGno4Q_13
!s85 0
vIOBUF_LVTTL_S_8
IRRWX;bz0Vig?kHA_jj@9V2
Vo=0S[PMfhRL;naZoLBEH=2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_8
!i10b 1
!s100 aP1f3>8Y]MWn^B??[0]311
!s85 0
vIOBUF_PCI33_3
I]3QzBY29=m2X7N2454fe10
VN^m@[BzGPoQ29SoMKi?H[3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_3
!i10b 1
!s100 L5Z8gh`8WHQBYB[9cgX<]1
!s85 0
vIOBUF_PCI33_5
Iiglj[E>57lnN6Yaz6PGnR3
Vi]?NcCHNTm>hc<bKBB];=0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_5
!i10b 1
!s100 ziF8L9`ATY=O=P]nJiKV72
!s85 0
vIOBUF_PCI66_3
Il05`EKh<3fc=lh=DLO:0W1
VaeH9^>f>C31N>=oZL2iiG2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i66_3
!i10b 1
!s100 lO6dnz<8V2?JMdNK;e=fT1
!s85 0
vIOBUF_PCIX
I@=SAE`Xf_Z<SdS[?fT[CW2
VS>C@CnI3Gn^h1R6hXLOZV0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x
!i10b 1
!s100 o3XXJ;FfagQ7C3_PV@Q8d1
!s85 0
vIOBUF_PCIX66_3
I<bMdcInT1cU>K1zfoX`V61
Vd96K:lB^]X^SFaM7Am]a<3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 XKA1<o1f1:ZLazj;_T]3V1
!s85 0
vIOBUF_S_12
I7aHb<Lj>DgB_d2eDd]I_D0
VH`;cH^6a4HmbMgm^7zVEO1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_12
!i10b 1
!s100 Q[I=:eVOJFV6^:89kMH<?3
!s85 0
vIOBUF_S_16
ImB5jdIBl`7RQ2oWMDKilh2
V6B=NLI`<eJO9J2:bi>=kC0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_16
!i10b 1
!s100 XcGEcEa@idRSBZ3:62]Y;0
!s85 0
vIOBUF_S_2
IglQCoB`26HkFWcQ?4WeOc2
VNE;e3OoeK6]_JJLG;7GO12
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_2
!i10b 1
!s100 YLdS]LhFo]429gLiCDMM42
!s85 0
vIOBUF_S_24
IBnRBV7KmolfAIdHXX6OY03
VMISQVEEES?;IUV>nz6`d`3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_24
!i10b 1
!s100 _Gg9S_b]o@:k?a8>XhoDh0
!s85 0
vIOBUF_S_4
II`dIVRhBV_4KK3G>KIS941
V5]HzbiDZaYB;5BZazAekm2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_4
!i10b 1
!s100 2RkmC>PoB@9=Q[HHlJ3ke1
!s85 0
vIOBUF_S_6
Ii]J@m5>3<?mjH;KeIkTLL1
VjC6i4R]=ZX5hVMz72Tbg?0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_6
!i10b 1
!s100 RCzX<QbZL95mUAVa<CASg0
!s85 0
vIOBUF_S_8
IMizUa3IV^K<01ZTj<X9:R1
V_K7T4zYZ@4G4m@YFHT;<Z1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_8
!i10b 1
!s100 OSNgkFIf2>US1]CFCN;4:3
!s85 0
vIOBUF_SSTL18_I
I3d;zzCGk9<Y==S;@MnTKF1
Vj5M4S[1[34bREcb5l>^`90
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 DCOo@J7LeGCfUY[nb>F:F1
!s85 0
vIOBUF_SSTL18_II
I5z12bBIk4AdF3LUPT3fCH3
ViCnJQ?i2ZbLWlo<k7[A992
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 f5T<foi92LIRhGobWOYQB0
!s85 0
vIOBUF_SSTL18_II_DCI
I@JT=kHTz0NL]RohSe[RmB2
V][D427_RLM;1?AM;PRj7E3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 9Qkgn7UA56NFW4DHM]HHm0
!s85 0
vIOBUF_SSTL2_I
I5mn]C]G=]3HGEJ1FSZ?o01
VWLJTAnkbX4>6=b>f]okCT0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 ?S4>UY7kz?j2H^j76HfcF0
!s85 0
vIOBUF_SSTL2_II
I6LQQfzea5neRP9:I_HAWo3
V^9bUFHbKiNockPcmo_=[z1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 JSk9QzjU5MLES26BlJ7eW3
!s85 0
vIOBUF_SSTL2_II_DCI
IYe`Z`@6a;IzkJiBkekn_=3
VKFEe[0=icH0:dBJR1_PMC3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 @AJz>Kn81of]4c?ho?mLi1
!s85 0
vIOBUF_SSTL3_I
If7QZjcA<gT12TQfTd`MA02
V`D0bNVal7bOjoVX=0]5D_0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 K5lbQb6XW_1eHcQ:DC8_>0
!s85 0
vIOBUF_SSTL3_II
I4ObT0<]fMUfS3Be^U6@6<2
Vml2<Zln0eL=JFVg09KfgE3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 =hS:GC3Q^iM<7e_DLL;UW3
!s85 0
vIOBUF_SSTL3_II_DCI
Ia5`^EWMfS@XR;L?Z?b_Q[1
V7Y?OCgVzIg;`JJke7KYN]3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 A0YHFKDMMY<gkgGT0i3aP0
!s85 0
vIOBUFDS
I<YMI12?m6[dlb2g>o3API0
VS6md4XCfYe7ZRO9m:4W2G2
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s
!i10b 1
!s100 a>^;TeZ8:TUI5PK7ha2^j0
!s85 0
vIOBUFDS_BLVDS_25
IeRF]YL2dB8]R<CzkR1U3S1
V=1j@:d:Ln?@Na;R12e7aT3
R1
R36
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 ZG011[Wi`WJOle3PKboDM3
!s85 0
vIOBUFDS_DCIEN
IGFA;EmO>`K5JQ96>LY5T?3
Vf>ckO8QZJMF?7bFlC5jAk0
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@c@i@e@n
!i10b 1
!s100 ;15nH;GM9keo71dcX>k0]2
!s85 0
vIOBUFDS_DIFF_OUT
I[B=C9_`K[R`l<]9gKeN<E2
VHicUMIecGG;ikk3dH:@fN1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 HOVDA@>0?9kdORFhl6?041
!s85 0
vIOBUFDS_DIFF_OUT_DCIEN
Iho]L36]MoUmUomkQ@FYgU2
VK6H>^:n?A71g7HIVQ?LjH0
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@d@c@i@e@n
!i10b 1
!s100 UkAMzDMd6ZeMBeI:K314F2
!s85 0
vIOBUFDS_DIFF_OUT_INTERMDISABLE
I3WcUl31H<O8cdg@`^;7mG2
V^aHMmUz1G0_Q7163mUAMR3
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 ?NNaLFa04fGcAHXme?G7l3
!s85 0
vIOBUFDS_INTERMDISABLE
IgOkVPeZ^9O8WCgO`26bDl0
V>O2[mU3DAQA?dmQ]PRaA^1
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 0JgYi>2koPl1U?>G:c=?N3
!s85 0
vIODELAY
I7OQcmEkE[V0cA]AY[35SN2
VYQS2QW9QlFRCXJ9koCJV63
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y
!i10b 1
!s100 <h`@[o_[E5^hbWC;>a_7?2
!s85 0
vIODELAY2
IdD2HK9?6[_4eAgf41;JZM3
V4OWenGgPjmT3M4a2aoRT?1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
L0 58
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y2
!i10b 1
!s100 iD9m5G=o[hTKWQReo:Jc:1
!s85 0
vIODELAYE1
IY^LWkaB`7875VfBFMQTNO0
V3a?gYCN8Q>]:dR1KCoJcC3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y@e1
!i10b 1
!s100 <D^LWjJnA6BFWfg<]JR:O3
!s85 0
viodlyctrl_npre_oserdese1_vlog
IFV9:1cZYF17_:E=kLKJUQ2
V2aj<oHmezfAT`JSHzfKDb1
R1
R2
R25
R26
L0 2270
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 >=eJ_WA;Y[l7IKP@8YjNQ1
!s85 0
vIODRP2
IP6MGC_`Um:cmLHL?l[PNH0
V4a7hQ8o:D=bGg]d67P@bF1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
L0 56
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2
!i10b 1
!s100 Mo[WQ@]ULMSZ]IP_>E0Fn0
!s85 0
vIODRP2_MCB
IgA[02[CE75WU=A5BNEzN_2
VY^=2Ce5UhWlN9FMWb6D2F1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
L0 52
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2_@m@c@b
!i10b 1
!s100 <H2hOVJnORVjma^JZ7OFc2
!s85 0
vISERDES
I6YXXfBggI2:gbXT:Z<VWZ2
VBmWnPBEbl01[NYGM2KJ@:2
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s
!i10b 1
!s100 UMOnKD?j^da=RPNMOWf163
!s85 0
vISERDES2
IM_IfPM0KQIdR?PB?H@z8H2
Vh9h9z3zPY5`[lT4?NzAif2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
L0 51
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s2
!i10b 1
!s100 k7AfYWF[7DD>1OR>0VZgb1
!s85 0
vISERDES_NODELAY
IP;YEJZ1<nAnVN;9zDnfmO0
Vkj;N;J]8[N`3Q1iC]6K@12
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s_@n@o@d@e@l@a@y
!i10b 1
!s100 9aCanbN3S2Az>Uf0n3AEz3
!s85 0
vISERDESE1
IVgDF_gPXODfQ4Tegn9SzK1
V4BcoGQ^RRjiA2moz:jgGk3
R1
R2
R11
R12
L0 31
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e1
!i10b 1
!s100 EmkB[Cll`l7n7gH<Dln3b2
!s85 0
vISERDESE2
Id2f9K8M2YeR;;R8YiT;gl0
VmY80YJG0=<BzYF47=WO^O2
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e2
!i10b 1
!s100 E_<0]I_QaX=30R?H4mbEX1
!s85 0
vJTAG_SIM_SPARTAN3A
IA]^dWIgU^6K3^`Q7INZK21
Vm;><DU7=Y=k`7zDH6K:Om2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 GMSB9`[?f^[0_1VnVIMlo0
!s85 0
vJTAG_SIM_SPARTAN6
Iz^MnEN;]gme@mPBm?aF1L1
V5<AC9g0<=WRQ3JVf3afYU1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n6
!i10b 1
!s100 :K>15^YzM2SJdRhCJTa3a2
!s85 0
vJTAG_SIM_VIRTEX4
IRG`5mU<gkNd`4H_LZbIeP1
VVBffa[?GNfcfdm]gCV=Ii2
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x4
!i10b 1
!s100 7Q_CL^Z<LhZkQ[z>K2Q;>1
!s85 0
vJTAG_SIM_VIRTEX5
IdJACMN_9IeIZ=AkY2FIgb0
V>Ahj^:];ld2h3gRTfd3kM0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x5
!i10b 1
!s100 lI5X<=>_H:eUWMlPSd@Kk2
!s85 0
vJTAG_SIM_VIRTEX6
I9nUW_S4CG3_Qj]l]6OTF13
Vh3>U7oEb0NPKUiGgXMcBl0
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x6
!i10b 1
!s100 `BIePhB2nKF00aMWfghIG3
!s85 0
vJTAG_SIME2
I^SQbR8[]6e4T099YS:QgA2
V<b@ScII2NUW7XlRcN6DMK1
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m@e2
!i10b 1
!s100 5akef4DlhFXeSzQMK<M421
!s85 0
vJTAGPPC
I84bVk;81RzkoK^nN=?`f81
VNV`BZ6fL<S3DiQ_B;>AZ^3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c
!i10b 1
!s100 <?51T>MJk]GX8zWIbP1gW3
!s85 0
vJTAGPPC440
I;lbi4jYV_bB8iz]8O^C]m0
V1L6LohY=;0a>TIN04=0_Y2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c440
!i10b 1
!s100 K;aFl0A6AK:c:<0<NI0j61
!s85 0
vKEEPER
IENzFGNm1Y66]cXA1[7[<K0
VNmZB69jT[:e433<zW_98A1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@e@p@e@r
!i10b 1
!s100 R`TV>M4`EOF?TFW;RiH]Y2
!s85 0
vKEY_CLEAR
I^2oe[hB1Le[m3J]O9IX8D0
VbTegX9MeIISbln_nbH69;0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@y_@c@l@e@a@r
!i10b 1
!s100 `L<]VYCl7E<Q9M5oXiHK30
!s85 0
vLD
I=5BV87L_YB2bbF<49b4Of0
V9AgL^5daLcOokznP7Lkid3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LD.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d
!i10b 1
!s100 0_J]b?3nUz;z^kJ9T8QWh3
!s85 0
vLD_1
IJQ?AJT;ELndNZ@dBRlgTh0
VIM9;HG7gA8o@U69GCTjMP1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LD_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LD_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d_1
!i10b 1
!s100 UeHnjONEb3;]YJIbk^Y7g2
!s85 0
vLDC
I<<`A1zhJ_Ra5?7m;^[UA]1
VBSae78j3UTj5RLPClff^Q1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDC.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c
!i10b 1
!s100 2UgVC74hKX1@8GIzc2^Z52
!s85 0
vLDC_1
IF?XnT17]@J7>l46U5=RcI2
VBXM78iclnNI5i@7<]55^]1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c_1
!i10b 1
!s100 kWWCbm@JD=J<TLObONKKD1
!s85 0
vLDCE
IJgU7MeT@[=RkB2CdjLZl03
VjY[j;1JDJM0C6nk3`lEll1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e
!i10b 1
!s100 Mh9HVA]RBiHQh1RzC_nBg1
!s85 0
vLDCE_1
IP12z4Gj]KKCX>o`=mEj5l0
VRCa1FPfAR:_^6S4Jm55Ln2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e_1
!i10b 1
!s100 LDlg]N4HNiJ9fNAS6BkYo0
!s85 0
vLDCP
Iz0]L24_W?R[eP@Q_0l]_a1
VfSD5SE2am]Gj9K3B96GK^0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p
!i10b 1
!s100 dMROLiCNL[PIVBXb0kZC?0
!s85 0
vLDCP_1
IM9jCLNE81z7JcGEGPN?V@1
V@oFAKSKiICk74DoQJbS:C1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p_1
!i10b 1
!s100 Eim8AaP8cRgLNeca]6noO2
!s85 0
vLDCPE
Ijd0VzfCoGhBi7m?d1:APL3
V4R<0AH3<PCgcL@171;2iF3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e
!i10b 1
!s100 V3FWV:1?n5>?U5zZW`ezY1
!s85 0
vLDCPE_1
I:X@Ea7k`=AoAgg0?W?nzF0
VkKeZZ_bljLU5YXSDWEf8H0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e_1
!i10b 1
!s100 m[faESza1B<ljC:2oJUgd1
!s85 0
vLDE
Idd[`<<<=1EDk>WNJkV^Nk2
Vz^zb?S6JSAZ0oeL8^T2N23
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e
!i10b 1
!s100 <hnP4E^UMV>YnCjghETIX0
!s85 0
vLDE_1
I2h`<0YCI:G9c23FNIgeNK2
VN:97z^zMN5LI^SB5fjoZX1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e_1
!i10b 1
!s100 25^ca8k]^:Io8]7<:^Y^I0
!s85 0
vLDP
I?0o^mP?ZZ[[T7a9KHLd?<1
VWB_jFdkV]JaI@7Q?XhnO23
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@p
!i10b 1
!s100 BE2hn8Xhd]Elk9[X@ZO9P1
!s85 0
vLDP_1
I0JMBAo1POZHC>XOGd=HX70
V@Vhe=0WBO_hLo>KN>AfKW2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p_1
!i10b 1
!s100 :KG8N3QAZ3T2E`h^oN7i=1
!s85 0
vLDPE
I4;Q2hB:zn];d[5QF@4MOf3
V`^hkg_PIbM196@k;`zjB]2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDPE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDPE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e
!i10b 1
!s100 d]<EeDLIC[67=_^ighWcW3
!s85 0
vLDPE_1
IcNibT06=O]JXLHR]Y3Ld31
VdAoF4cHMC[X`cFFEGF^[W2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e_1
!i10b 1
!s100 ;5RbojO]1PCgbUQ@8>dbc3
!s85 0
vLUT1
IC_PYR=EVTL2zAQM@aBojA1
VBWXCcOM[Z[zV9HFgckNHP3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1
!i10b 1
!s100 @L9DV3iC:^I2?SJ8FL]LC1
!s85 0
vLUT1_D
IYEnn4YM:MQFPJbN8<VdHk1
VHhdRL0YZbV8EUz37@L8ck1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@d
!i10b 1
!s100 oAACflX3jm]3YK`0]C?E:1
!s85 0
vLUT1_L
IR?=Ok4L@00fC3jC1Nz<N]3
V3o4E8i52O6[k0;bYTf6?33
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@l
!i10b 1
!s100 P__oJdEIXXUi8@4A[F8ck3
!s85 0
vLUT2
IgOFZ7b8ZogGlkjT;[b8BV3
VWW902<Knd@M1NJX6D5HA72
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2
!i10b 1
!s100 BbW:k=L3?0CRdQb4XY[lS3
!s85 0
vLUT2_D
I2g6Kke[EQ8W7zRGAIWBhZ1
Vhe5:PTk0]R_;i]1=oOlLR3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@d
!i10b 1
!s100 R8E5Rhz@[W[UB:PzW[k]]0
!s85 0
vLUT2_L
IHUJ[mJ5nM@NmF?]YOXb<k2
V7HZ2hm1;5M;h_@JTz5>QB0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@l
!i10b 1
!s100 3og<H;`QZEIij=1]A0ni]2
!s85 0
vLUT3
IMJ357l=eo]8AUR0z>Y1i^3
Vj^>31=FfaUG:90mDl3>7d3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3
!i10b 1
!s100 V[Gb>PQYY50A7Y0z@YEO>2
!s85 0
vLUT3_D
ISB<SkgNX4]5TefglYZK9b3
VeU4H[f@J_Je[Pg:m:=Ikh3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@d
!i10b 1
!s100 XFBDJL95<<^`?K_H_VkU?2
!s85 0
vLUT3_L
IH9PL=9cjB_1`VzJo0Ka`U3
VB;8LmlKz@g;L1zUhBinlD1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@l
!i10b 1
!s100 13]:hJOgH`G`WLNah9efY3
!s85 0
vLUT4
I[QZP@P<KRj:Q`GCOLRCfS3
V2BMf>7:4mfiiUkBc[Eg_B0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4
!i10b 1
!s100 a^Vb:aBj:D0k5olihgfYU2
!s85 0
vLUT4_D
I72FZN>X=<BG:Gc3@GCgjD1
VbjIBeg<0AK6=gFI<3C1P^1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@d
!i10b 1
!s100 c6^7lJ?9R>4S60c9AI>1R1
!s85 0
vLUT4_L
Iibdn`icFBGM9XPHkDlobJ1
VJO1IbI``ZI<igC>I04Xlk1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@l
!i10b 1
!s100 ?<eNaQVimLiEfXoG[jCf42
!s85 0
vLUT5
IjC^AY3D=^34]NTA`F<YEF3
VCT4G6GH900B;Moz:mM=;J1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5
!i10b 1
!s100 gY:TTB:ZLa@b]DANT:Z_b2
!s85 0
vLUT5_D
I;7P[PeI44NH:n]Hibbzc41
VC=34U@^jEYLcg84M:;;HP3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@d
!i10b 1
!s100 0>^dP;ob4ABd_9?D>6Dj@0
!s85 0
vLUT5_L
I:b<9ao3nZMMKjkUMId0G<0
VZFLH`bR=elkiCe5dU^2YD3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@l
!i10b 1
!s100 idf8^DJAW>E@4BOd5hPTa3
!s85 0
vLUT6
I9[_=Y:EPOmeQ7iCb7aXeN0
ViH54fSDYli8^iVMR71_mB0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6
!i10b 1
!s100 =6eg9OCjdJ7L=fQdTT`Hj2
!s85 0
vLUT6_2
I8G4X:N9>h<V^]F>Hbe`@o2
VZFYhC83XzfiQo0W_hS=`a0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_2
!i10b 1
!s100 7WL4`h1IC5`dTnnJ9JZMW3
!s85 0
vLUT6_D
I?<dgNWLP^oYKiaaN4Z`473
VRm6a=ACaAIjUL6T>L8dH?0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@d
!i10b 1
!s100 FjV8Gha;AFjPdz>Y2A^l;2
!s85 0
vLUT6_L
I4EC`>;EHkM3JTF66YjXVY3
V;@n`1JNOF8JPDViO<oTEl0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@l
!i10b 1
!s100 9NZ[dlghhN2]OgEbDDN3b0
!s85 0
vMCB
I3Z6Q[z4TN:2c4aBEJ@Bjb2
VXn9jQ0_ZKUZc2TH2NZTVO0
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MCB.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MCB.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@m@c@b
!i10b 1
!s100 MXo]eJVQJcGnWX_;HaRhc1
!s85 0
vMMCM_ADV
IRAJI;57ZmZ[4DKAb`Oh=C3
V7g@G^TgM4T1Bc?cRgOPSP1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
L0 101
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@a@d@v
!i10b 1
!s100 AWzE[SMRzD79c@FcWEi:G1
!s85 0
vMMCM_BASE
Im?X_f_ZXBQIUGzT73JF1L0
Vbk8^1H3M9NnEHFljNfGa@1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@b@a@s@e
!i10b 1
!s100 QN1M>jbNaoD2lOHkm]gP32
!s85 0
vMMCME2_ADV
I8RCgH5c8J3Yh@PfiYTMLZ2
VeQZh2M^VWSZdH4k>`HKIl1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
L0 118
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@a@d@v
!i10b 1
!s100 0^N3YgV01j05@B=C@COF`2
!s85 0
vMMCME2_BASE
IOY1A`A8USfIVnS@YgYR1e0
VU^AY]G>W`DI]C=^X0@3IF1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@b@a@s@e
!i10b 1
!s100 =TY][bE6BS^PzHa`I<b=C1
!s85 0
vMULT18X18
IGX:P5]hfJ7Io=^0^0eEg30
VQXJMaBF3TJ:A5V4cHzFKV0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18
!i10b 1
!s100 Hm5eZN_`b2B;RFioWJ;4Z1
!s85 0
vMULT18X18S
IRhGPCOAN7m[5g`3eJO6BE3
V`[N=3HAni9h^oKMFN<ZIJ2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s
!i10b 1
!s100 2FPeOX0@B9=MTa7lYCO8>1
!s85 0
vMULT18X18SIO
I?9P>3K`eJYnA3[@@8Z[0U3
VJCKn`_N<P_XA^C1?XR01?3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s@i@o
!i10b 1
!s100 :PS^=:eLn0`bCd31PSe7n2
!s85 0
vMULT_AND
I2]5Xb@b]GLR=VN1dA08H>0
VaHlJhF9@LnddnfJTEzB_W2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t_@a@n@d
!i10b 1
!s100 <XA_hdCCc_?bB<ZRJ39293
!s85 0
vMUXCY
IN[XY2K?LN`zF^;5<BZ]O22
V:>CRA@0^ie;bFWVZDFRj@0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y
!i10b 1
!s100 a[j>JDeC3Zj8a8eElT9Zf2
!s85 0
vMUXCY_D
IV@3e0BUm`0;GC1HEoRXbz0
V=bi>2;Z@jAdg9R6T`C9_C2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@d
!i10b 1
!s100 JjT4zP79UeDe^[X:Zo@J`1
!s85 0
vMUXCY_L
IcZhKI=j0QkGa_U`ETEf^L3
VoTB29Y;Z]XG4=TQTT6FbC2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@l
!i10b 1
!s100 1VM`ZQHfXP@VFVz20Q56z1
!s85 0
vMUXF5
ITKFDKndhPlk7U=;69n^9m3
VbLQ=G:jdh]:mLFe;IazlK2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5
!i10b 1
!s100 TMW_iKNf==;PnmF6hOEgc1
!s85 0
vMUXF5_D
IV_bGFm3?225:2hUal9NGh2
Vcn<`Z6L_kQ`k76>PcY2g70
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@d
!i10b 1
!s100 B>fiUdZobz_AdJM0=l:f@3
!s85 0
vMUXF5_L
I3YinSAgcgNPH2kHmWFI:22
VYzf4@oFk4mMfA5<jNzl7j0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@l
!i10b 1
!s100 LRL1c>YB1gnKR5C0mX?dR1
!s85 0
vMUXF6
Ib`ga5NC5ZS>4Q<OZCof]31
VETB3Xf1e:2aCL97f_XLkK3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6
!i10b 1
!s100 TmUYe0_PZJEN;1dW^:o:N3
!s85 0
vMUXF6_D
IjK91KU^K<eM]CkS]:2@dB0
VOTMo:Bjj4HM^@KmA@IOgh3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@d
!i10b 1
!s100 ]05TY_M;fAJZ8?]l4gG_Z0
!s85 0
vMUXF6_L
IE`fOP0Y@hee4F[i6b337K0
VSO:lXdg^5hoc:3P5zK]8C3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@l
!i10b 1
!s100 ]@QfJA:1Bc>0ndB?;HJOG1
!s85 0
vMUXF7
I<nU[J>J;RKg7Whe1C^9BI0
VY`d@9nLeE?W<HgfEAb`aj1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7
!i10b 1
!s100 9VS:hDO^BITHMOK1L=Jh93
!s85 0
vMUXF7_D
I7mmXkE312;zCO4kji@CXT2
VVeZ=9Fko^kDV;Q:Nb>W1H2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@d
!i10b 1
!s100 dP7JjGFjG5K1A@RYdgJTB2
!s85 0
vMUXF7_L
I7MjSjLkP`_hOfgbW;>FAz2
V8G9c<Zel65W_G]RmAO4h:0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@l
!i10b 1
!s100 lfULVX0PlNNLjNYKInQdN0
!s85 0
vMUXF8
IW4[<dB2K9EomeW5OYin4b1
VMzmSZ_DBNP;L7HKFUao^E3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8
!i10b 1
!s100 2ShN?fQSIXolfO2NPHVbA2
!s85 0
vMUXF8_D
IGcAH7SfH<K]nKoj8MfFJ?2
VTAX86]_T2;GLCP[=_c1`?3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@d
!i10b 1
!s100 PVmd?f5g]gOmn;2iY_4aS2
!s85 0
vMUXF8_L
Ich>6Kb_c8n`UA7^AbN2>l0
VI^S;Qge5f2hNV1EifTSnj1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@l
!i10b 1
!s100 j206Odl`TM45z9M_RUn4O2
!s85 0
vNAND2
Ie:LzXXEePF?5J0GoUbb`?2
VQ74Pc7AMbLkz^SXW4H0Bo0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2
!i10b 1
!s100 27J6_S@G6n84bIRC[cC7M0
!s85 0
vNAND2B1
IhGLLaQj=V4hUkcAMQ40h<1
VP@fP0JO2MH_XdAYXoo`Z?3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b1
!i10b 1
!s100 MVnW`9bgGYNQO[dQ<^VRC0
!s85 0
vNAND2B2
IIOc:SbeXVXDScUhXL3j`o1
VX`<H6jW;>>7G1JdcInn4U3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b2
!i10b 1
!s100 e99S9eIUoHlLM4]9j1TSY0
!s85 0
vNAND3
I@SCfa0d[H;MGGSL`JO`CU0
VXnLc^LHDM:6aeVI`ZPP]d1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3
!i10b 1
!s100 Q0M>4RTckZLf1`YU19f2;3
!s85 0
vNAND3B1
IZcR:915BZ^HZg5zBQ9Aie3
VmPNB4S2=P4SlK]I`YcKZ=2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b1
!i10b 1
!s100 ^oNeI^jk[Lb88E90ScK?01
!s85 0
vNAND3B2
IaY<GFE0J<OE[B@Tlk6UCX3
V_Zz`TJImzH_P02]D[9fUM0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b2
!i10b 1
!s100 ]>jYz3N;lGCn38@00jaX]1
!s85 0
vNAND3B3
I14>?>_n17U:H9P6A?AjOV2
V:0<S[K62X<7Z>95MH5I0@1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b3
!i10b 1
!s100 agm<j2QfR@3?8QEjJ`_FM0
!s85 0
vNAND4
I>dil:8XSWIlMkhKbEKRQb3
V[f3X=AAl3G_9<ho7k^n_K0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4
!i10b 1
!s100 dfE_UB[Mj:`6Bz@HDaYSl2
!s85 0
vNAND4B1
I4?Ba8bN4YlXR^7blN^3;o2
VYmX3Z3DK3jOXJf[_DRQP60
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b1
!i10b 1
!s100 KCAc4h;[V?NnW<Kj7jKQ23
!s85 0
vNAND4B2
IiFK3^?`gj<4F07ZcN?m_22
V;126hz_Q4Wb^8enLOf6b?1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b2
!i10b 1
!s100 R>6Q;oDbek>ho6R@b3e=f3
!s85 0
vNAND4B3
IXIG0AWOX5bzAJ_L4_VQ8U2
VzQZfDkYAi^Ja29EDa=nQf1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b3
!i10b 1
!s100 ER4k9V1f0P;SD`m8074N^2
!s85 0
vNAND4B4
IKTXQfPO0o8J`Zh_KG;DB91
V7XiWB_I;EDYMKlFL8lIG=3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b4
!i10b 1
!s100 ;_8Wal0L[VCOE=JA@`O@Z2
!s85 0
vNAND5
I@M?lBVWUaY]XRe[;N3:Ol3
V8NXZb8D[OkGi[mmL400>Q0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5
!i10b 1
!s100 SMV5h2U_ohE5f10nCkVDO2
!s85 0
vNAND5B1
I^VicgYVb@cbZ8zoTRn]oY2
VQ>EFQ3JR=lEXCP[@[[5S13
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b1
!i10b 1
!s100 ZW3;k6M1H?M5aQlPmZNHN1
!s85 0
vNAND5B2
I8loM9aTVkgRM1f;f96mRO1
VUSafmL0>7NFQGEY`X:RkC0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b2
!i10b 1
!s100 5]L]jL=UdLkM1?b6Zm8gW2
!s85 0
vNAND5B3
I>BLMH[G4EZ:D3c2?Vnej;3
V1f7PTT74P8RN]k6Q9CPze1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b3
!i10b 1
!s100 XBFQ?m5?akTOAQ6QMPF5o1
!s85 0
vNAND5B4
IE?c:8jRYY3n_mA8PbkDfg2
V3n0@l5]eU7kQ2Z:mOH<Nb1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b4
!i10b 1
!s100 cb7oJTR;H4j9`LZ:gVWD90
!s85 0
vNAND5B5
Iz@5?=ELjzB5ahJZ]k10bG1
VbZblUScZJ0Wzf478QM9@82
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b5
!i10b 1
!s100 R6jBc009gSGc;QVA^UV3D1
!s85 0
vNOR2
I6KnKZGV>Z34o1<<522OFM2
V7DSfZ>;>b:J?Fk_FjzM=m1
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r2
!i10b 1
!s100 jkHRF6fZ;k>NlLUYi<NL51
!s85 0
vNOR2B1
I6_X;nHCbP62<7Hz<?PlPQ2
Vgia3>Fj]7<fk562Vl?C=j0
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b1
!i10b 1
!s100 4MRFlU[HGjC1>X^;J6eN02
!s85 0
vNOR2B2
I3DI<UjhR3bmQ3zgObgIER0
VCd8i1j3KZIjf^EG1T=YH51
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b2
!i10b 1
!s100 6`F2ICk:7CC@e>fjdOL1^3
!s85 0
vNOR3
IOVR;zgm?PB<3@7nenPN_l1
VS5JD1PC7C95=;ncSWV?@62
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r3
!i10b 1
!s100 @kWBXUo:AnUZlBXK;ooc_3
!s85 0
vNOR3B1
I69LZn_GKLUmhl`=ZP?khh2
VzhBWif3[fg2ZAJ1QXlBZ21
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b1
!i10b 1
!s100 5:LDSzOKSeZb9YM6>Z;Wi3
!s85 0
vNOR3B2
I;CM0JZl>g;;O7AlWK^`7k3
Vc[PG_C7Fc@l8<5`9MSK_40
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b2
!i10b 1
!s100 gzV2RViW]jE<eM0UcGR8k2
!s85 0
vNOR3B3
IaP>UXXGilgij=Y73>gi3F1
V5P9V0l?SinAA[6DEg<>T[3
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b3
!i10b 1
!s100 @Y>:T7i:OOK<o<:dAhKKH3
!s85 0
vNOR4
ITZefWBBL>@lDX_VWOWTzC0
VT3g;RV_[kYEndoeRi9D>d2
R1
R37
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r4
!i10b 1
!s100 P4f[aH82BcU9bA2@choZH3
!s85 0
vNOR4B1
If5>5F;XKmcl@Z_MO5^Y@23
VSnZD[g^>[Mc=8[ClMFW[m2
R1
Z38 w1370717310
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b1
!i10b 1
!s100 c5Obi@8d5H<_7?IH:Gd923
!s85 0
vNOR4B2
IE4PV4h`=VlG9zfeHO^>M]0
VCU>W;KTQS2i6WbYV:hO4d0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b2
!i10b 1
!s100 5V3d8Ac9`e@oonKzHmmJk1
!s85 0
vNOR4B3
I8f8kmheQ2Ia^oO8:DWXT=3
VNeFK?ooFOgP?f?P71lU@U1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b3
!i10b 1
!s100 I<5mZ3NgXH^3c:@O5WG1l3
!s85 0
vNOR4B4
IzfEI2AHAPngga]_o79VZ61
V3`28RUL0zVJ0MUcZ^:Bc[2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b4
!i10b 1
!s100 <fj<RaI<c7Yjc=8lPQVE>3
!s85 0
vNOR5
I;E4MTThS`jb^i[^GTJo0X2
V>>RKbRAYbGDAhF^dTToFM1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r5
!i10b 1
!s100 hhje9miThF5CP9dY`V81g2
!s85 0
vNOR5B1
I_[fi=01@4S64AcmVj:Q_g2
V=1oZ9G423KeT6Qm^jMLO53
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b1
!i10b 1
!s100 T?kE4iz7]JIkJaU[^;LGg3
!s85 0
vNOR5B2
IX7>9O4Q1D0@Td9<PXG@7=3
VFJh809XcN1:f@o2Yj5Q4?2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b2
!i10b 1
!s100 4:b92YT<^XlXL;MdBdOfa1
!s85 0
vNOR5B3
Il?BP`N@gz;K`IVDnPS<>E3
VCzzY>E3C<iY43O<HN`Y6`3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b3
!i10b 1
!s100 =lgod281JH`4@`QaSQO<<0
!s85 0
vNOR5B4
IAIV=jkl51HXi17C46l11I2
Vo=C1?E<P]@9ZgAK0en`@Y3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b4
!i10b 1
!s100 G]QN[78HeafbNR0TQImON0
!s85 0
vNOR5B5
IFdZBTG?^Ja_56?ZOzcR=g2
VDPLA8ocViPHoLhANORzeB3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b5
!i10b 1
!s100 mGCMg;2]HkF<_lW:jIbYi0
!s85 0
vOBUF
If^6K:VRG=XcJK?]PNdYVC1
VjI`E<U2Om;iRg>n9LRa>X0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f
!i10b 1
!s100 `T=[=TY@A4C>Ii4XZWVX<0
!s85 0
vOBUF_AGP
IdKiO:6`G1m5YbXPa;eMBA2
VPkNGOTP]ML`Q^83TCNjjk1
R1
Z39 w1370717312
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@a@g@p
!i10b 1
!s100 XO1gafWlVXHXPADUk1o;V1
!s85 0
vOBUF_CTT
ISdV9ck0Q[[ccUAd0eTHK^3
VPAGKIHzdBEE[PSQc^;=^a2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@c@t@t
!i10b 1
!s100 MQ:=JfEa9ad2fGaHf]NUh2
!s85 0
vOBUF_F_12
I1ZKiX6Q01o3TjkbDQ:5=63
VzLPA=U?]Oh4R2c<0oPGJS1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_12
!i10b 1
!s100 3cFdzkoEMZZ2SXPkT1R;B0
!s85 0
vOBUF_F_16
I0n_>IdGP^D?NS>mhL@RNf3
VgLlYRGYh1CT>n3]_0benD2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_16
!i10b 1
!s100 C:Nzd?e8@Gz<??2Xk0S9F0
!s85 0
vOBUF_F_2
IGhAEDBgUUSTjR5AI?`Eo:1
V0jZRGHQng4Z=;lV2XoLD=3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_2
!i10b 1
!s100 11>QT9jbbCgSk8nkD>FLW1
!s85 0
vOBUF_F_24
ISm>I<MWY=?YCHb6SKQKZ:0
VTMUX2LM;?DQl5ezag9Z`c1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_24
!i10b 1
!s100 9`4BnhcMZYTM<`WZm]jZD1
!s85 0
vOBUF_F_4
I[X@A=bRbBEC2:<l:6BkKl2
Vld^Rb`O3igcQUm9?]`7nA1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_4
!i10b 1
!s100 jMYo]2??>FQmiZkjzDnJ31
!s85 0
vOBUF_F_6
Ikk^0BJe^3J>^<Gf:e8h^X3
V5Z1fM6lG6;J4<>b0za5DQ3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_6
!i10b 1
!s100 AoK[JTQC49zBJK0Ghc2h;2
!s85 0
vOBUF_F_8
I:LF:]fkW4V;X310HoE6ZR3
VKG@T1D@jfi8<@9>Y0ooLF1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_8
!i10b 1
!s100 V1mfC]<JOT2m_Hez^_9Ad1
!s85 0
vOBUF_GTL
I6K;eAon@>b=oT6m7D55Nd0
VIm9Q?BSNJ=HPGc7;OKmnb3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l
!i10b 1
!s100 QMn6:PoXQmk<2g=8m>]l=0
!s85 0
vOBUF_GTL_DCI
IGUBT@_I5@`<`^4c8TQ4gc1
VXg8Vm`RXJflEQn>V_ELII0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 `WLmZ]5Nf9Q?DkFUBU`Tm1
!s85 0
vOBUF_GTLP
IQDlPX2bXmao@^m88KBWUM2
VlZPDTmEJCgSf?3F<JR5<j1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p
!i10b 1
!s100 ^fVKHY?6m6_nHS8k9^imh2
!s85 0
vOBUF_GTLP_DCI
ILJcYJJz3A>>QddZ@Sj1[82
V1fhdm?GH05Ao4ECV=l^;<0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 YF`P0LK]ohPMfbPElXU0E3
!s85 0
vOBUF_HSTL_I
IUBgg[4OAlcWzCe1h0@5OG0
V]ldg>D@C0e07P;WLaA@9P0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 68hUco877=E5JAfEg4OFo1
!s85 0
vOBUF_HSTL_I_18
I0^V8Q2Z;[WY48;7He4z1S0
VL8H5k1ohV4UCgS0PcRD<L1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 67]m[XAbHMc:mPF4OcG:23
!s85 0
vOBUF_HSTL_I_DCI
IiVobH?W1ZeTE[=09iXOlf2
V;T`Vif9I[B_h`1RN^OB1W3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 D69]78`?ENo0l1B>;o2T20
!s85 0
vOBUF_HSTL_I_DCI_18
IY3aWEGoc_]:QHYZ@K7X4j2
VFhnL;:Nf8`]cHnc6^2>1L2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 XK?:n=NCQaV]gJ=k>SQNV3
!s85 0
vOBUF_HSTL_II
Iehh<AHEnBWQO:n8GZ:>U:0
Vc8f?d5GmAjmemo]kc3[ee2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 2g]?[3Gf1h8V;kV[Yc>5Q3
!s85 0
vOBUF_HSTL_II_18
IbA^i5LoH?<:95FQAdDG>H3
Vk;4250PYh;[HoI2G<5lE[0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 9HGDh?;eP^XElKm4C_D=B1
!s85 0
vOBUF_HSTL_II_DCI
I:ZV9<iO@BKWkJQjEQ`b;:1
VRPz3fQoP<>FdSXN[FeQ9I2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 GLV@A1lbT1Nn^>T[C_RiF3
!s85 0
vOBUF_HSTL_II_DCI_18
INRMeeL3NGZEV9kW6XHm=e2
VB[hQ9JWCZ4f1CCzbB>>FE3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 [XUOK0@DD2T6fm@EaNB]@1
!s85 0
vOBUF_HSTL_III
IOZa`NE2:d5ONFa8`_idjP3
V:D3>1Cf<_kK09;zIX_n9n0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 90KW>U05Pb^el==J>WOj^2
!s85 0
vOBUF_HSTL_III_18
Ife?WDj`LZNfP4JEg^PSUF2
VTXAiW`Y^21P63EZSMP1MS2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 GhLQ_5F>b>`z_JnA7U[Nk1
!s85 0
vOBUF_HSTL_III_DCI
Iai`WecTafEY:flUDB`?>[0
VAC5T<NE8>W@GRNYERY@hS2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 3XcGFUPEeehdR8^R>jS262
!s85 0
vOBUF_HSTL_III_DCI_18
ISPgKN:]d1cc?ZPRjE;fAa2
V4TMn9Lz1h^>UoH:WWC=9n1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 2`YGn[c7f=3GA6D54[K9a1
!s85 0
vOBUF_HSTL_IV
IaNM<_2=if9`iaz=SgZ>aE2
Vd7D2;=cOmmT8>3X]VnNNg0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 >3o[9dJJfGeM;5Z9g1dPb0
!s85 0
vOBUF_HSTL_IV_18
IaGKzgde4ae9TI5fl0lUAE2
V]<FKBVeB:d>9Q=2[l4f8<2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 45I;IZk<ZLz3h6N0fTPRF0
!s85 0
vOBUF_HSTL_IV_DCI
I5ABi3SXToKOCWfNc;EzKS2
Ve6OJClfcoOeEgFQOOST3m0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 XdM03JT[U8DRS9I9K?CdG2
!s85 0
vOBUF_HSTL_IV_DCI_18
IBkCYhH0XYdLRKDR5n171l3
V`IUjE>]ac998=?CfB2GB41
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 dFLMeN:3=NjBVe35R9BUd1
!s85 0
vOBUF_LVCMOS12
IK[<I9Cfhe_0M1NVkJK0WZ1
V?Ef2ER3X6PWAESM`6KlVc0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 c1e2JDGgVKm1=GEji;A0M2
!s85 0
vOBUF_LVCMOS12_F_2
IG7DPn5B1OGF7CBbnQOQ9W0
ViPc_[d9N<[aY>nMmCdPMh0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 ;H4B]V`=ED4:^cB^RQUD=3
!s85 0
vOBUF_LVCMOS12_F_4
IAJHm^hIADO2MT:M=bfUYM3
V[En@0:D4DZiEZJSim=2K:2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 QACLOei]Eb<X>d[hlQnD^3
!s85 0
vOBUF_LVCMOS12_F_6
I[^o]_9EGOR>=mB=5=WS353
V[jcLjM<Y[6dj[2eQSgG7_3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 V_8if6j6]czMIbZY9FRkf0
!s85 0
vOBUF_LVCMOS12_F_8
IYB6ZJ2ZYEcEhjZ4kOeA830
V=39Um^6CWBCm<Y2X6>2L?3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 _Ui81AL>47J5iL4El[ezi2
!s85 0
vOBUF_LVCMOS12_S_2
InWe>PTIFnij]^;@09oAfV3
V3ENNN]alBd1RLl<c>KKQ_3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 bXg@PoHNIjz>GfO=1Fh381
!s85 0
vOBUF_LVCMOS12_S_4
Idz>Qg<G_6PMn9<_T5A93i0
V:kzW=E3G?iKYPf303@`:32
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 O]G:=WWBM]BX=b?>BaWSI1
!s85 0
vOBUF_LVCMOS12_S_6
ICOVKj=WYmW=NBOHPgAbV10
VZH2LQ23=0KDZIaNz<d5bY1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 R3d6l2:NEbcCJKfFW4gPQ1
!s85 0
vOBUF_LVCMOS12_S_8
IWD4NSF5DoWZM5Og:11DTN0
V6f2M@8GeCiBm=EiWeQ;[`0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 =z;UKUgbD[hbZ<YDQAGf;2
!s85 0
vOBUF_LVCMOS15
IbBmIH7mV6oX6]z4DZ5i5O2
VOLB^Ei@`nfT16YR1@5j=:2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 LG2l0Lk`6cb`LBW9dAClz1
!s85 0
vOBUF_LVCMOS15_F_12
I8InmH?nh?eFUzQD<LVM240
VZ;fB=<fYYEJHYWDTFlF]A1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 ??akO=:83VMfP4D7D]j`51
!s85 0
vOBUF_LVCMOS15_F_16
I`fS8G;kjEEohg3@?`Rn<]0
VlTd24?eLHX`MAk8L3l62S2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 9G<M7]Q7ZVIL^PE[eLL5i3
!s85 0
vOBUF_LVCMOS15_F_2
IzTVBX2blF=WbTBKmgniV]3
ViWL9jI6j?5To9>P[2=AeA3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 jb[5eSB?5`b0dNH223l?l1
!s85 0
vOBUF_LVCMOS15_F_4
IMXJiX?XB2;zOZ:3bYaMDA2
VF`mGzY`iOcb2EG?I[W:LX2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 _iDNITXUn3NhD?Qh>4?S<1
!s85 0
vOBUF_LVCMOS15_F_6
I2T:=MP;3d;^zoBobf_06L1
V19?do9Pzk?877hmPfAzdE1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 P5djUD]FW3W2RVo]2F4=80
!s85 0
vOBUF_LVCMOS15_F_8
IiWiGjjJOZ7klV<bof5c_S2
VEZROODhMQEaANoV<ca_CG2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 16S<FBZAHaX^1::TBkWKK3
!s85 0
vOBUF_LVCMOS15_S_12
IYVWN<oJYTnP9A65GB@lS70
VCe6Db^lBaGAV6Tddo99SX0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 Xe?i6g20igdZFddKN8G2S3
!s85 0
vOBUF_LVCMOS15_S_16
Ihz[lN3dU1aGJ?MG_Xi<RZ2
V0RoXHPK?Q]OJD[k7IW0dg1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 fQQIRZbY0X>_i:W0FR[oW3
!s85 0
vOBUF_LVCMOS15_S_2
IjGVd2:Nz7YI<LTT0AbU4F1
V?]HV117TkH28;3LaVKd]S3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 <iP<3kD3cY]=H3Alc=f2n1
!s85 0
vOBUF_LVCMOS15_S_4
I90m4U?0Qj:oXmD4]1[8z<0
VKbB]8b;6678a[:dl9TJI?1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 4gz:NBg9U0F6KH``46R7^3
!s85 0
vOBUF_LVCMOS15_S_6
IH3XMA?z_T9]>dmD:beJ;n1
V>7I6Fa4z8K4GZVfY]7nd<1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 TJFe<o3<RliQVAh]OczFC1
!s85 0
vOBUF_LVCMOS15_S_8
IVCfgcSgnV:WESnI<_33jU3
V??g==0KmeZ=AJTSPZngDF3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 FC?^U;D>ib^domz@_P18[0
!s85 0
vOBUF_LVCMOS18
IgH_ibIHK=>I>2JW3Ji[3h0
VGf1[^12c9e<K[5hDQQBRQ2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 a3jD11mmYMHkWMX6K=X1N1
!s85 0
vOBUF_LVCMOS18_F_12
IL>o1AGd4NCzeo2FJ7LlhT2
V9N<aI@c0GaVcdo=iEEh2K3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 3YHVln_fOAMh>73_7GHf71
!s85 0
vOBUF_LVCMOS18_F_16
Ik8e?R56dHSLbYnA]4JBg_2
V2JJhjkiTi7[Kf[2NPH?6a3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 Vfen:M83IT]]A>IOof;Ti2
!s85 0
vOBUF_LVCMOS18_F_2
I;46f66C^hdY@c40oO>Gki1
VMgjC:F6i;c6_C<lConXzc3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 o0j2j`KKe;A3mU`Slm8aB2
!s85 0
vOBUF_LVCMOS18_F_4
IgQ4naZFZm[m_PLm`Vc=H91
VXL?;P:1YRXN2nhYzXhZEh2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 _>;@n2XA<:Hag=c>c5aM[0
!s85 0
vOBUF_LVCMOS18_F_6
IzYYzFDo3hP:FJHgWB3efA2
V4KU;A]WmdAC15R@4efR6K0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 @2`IB=RDO:[?R>M5_E[gH0
!s85 0
vOBUF_LVCMOS18_F_8
IIPdZb6_hhZf3Z`JF?9WkY3
V9Sh=?c3b[L2KUU:J8EN1Q3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 57nfQ381aRKE=JYc^7RYV2
!s85 0
vOBUF_LVCMOS18_S_12
IejIbA;:MB062joID<U2N92
Vd;eiJOmIRj<h^oV4HU0SW2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 QnY8XJ9nc0L<lCUG5j;gY1
!s85 0
vOBUF_LVCMOS18_S_16
I4;][eknm?GWK<TiJeeePe0
VkkA]jWD`^=l]i8V>U2Ug@0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 dShbAgQ;QNSLHW>mLzUHQ0
!s85 0
vOBUF_LVCMOS18_S_2
ISJkN4dfmh4;zo3:iYQNeI2
VUaz=ibL1TGBH8zA_o[EgY1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 G1b=WiIg;4gN;mKZJBLo72
!s85 0
vOBUF_LVCMOS18_S_4
IM[SmS^Aebdi:5ZOYzzZdj2
VW4IXJlN=:a?[@a84H;Y_F3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 WbURMDhDZ7AH20:GQXIEb1
!s85 0
vOBUF_LVCMOS18_S_6
I?oHhTgK>HgdF01m2>Sc<E1
V6fgPfdCKzQz[Bg=^7Y:TR0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 h`_B>SdIAj4n:I[BaXOO00
!s85 0
vOBUF_LVCMOS18_S_8
IEY7BPo^;Ag4>j63oXS0a@3
VdmGT2:7443=eLOREhaFka0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 ;m8?A_DERjdEfcF4C6W[Z0
!s85 0
vOBUF_LVCMOS2
I2R55`jdPX58zME2^RcK_N3
VSIikHniX:2?CCOCm7[:7>3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 e@0Ln49jjJ10J0U0ZUo4A2
!s85 0
vOBUF_LVCMOS25
I9F;TIZf9VmHA0>`L1amV[0
V<9df;d>Wz:?5KPP@S64Y;3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 _7Cj^kI@?VJO3Tc63KTPL2
!s85 0
vOBUF_LVCMOS25_F_12
Ic4HV<m6^cE1Yd>4kb4i4M3
V6P;UVR`3^mT]2nz<jCSTP0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 RBXn2S=84:Gd]cKgWQ]@72
!s85 0
vOBUF_LVCMOS25_F_16
I:Ig0Uo6bzbQ<OcC4HI`Q?3
VzGX<30i?>KKgSLacLQ4Yd2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 XjK3aYo<@z@ebf0g0oQ3n3
!s85 0
vOBUF_LVCMOS25_F_2
Iz8c@C[K9c`Yh?I=b0AC[J3
Vg=7B_S73U01n6[fSo4PUX1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 GL`R:XLEDzCQ<Ng3U;KA80
!s85 0
vOBUF_LVCMOS25_F_24
IM1E4DDjA@L>ZHdD;T]eo>3
VEm;8oi]FT7KKLk]0]<;4[3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 fN^1TXE@:;ARiX`H`X4SS2
!s85 0
vOBUF_LVCMOS25_F_4
I]20]nT]ZQ<[_IX;ZSSF<Z1
V4Ke9^MKbzLA7^LJle`geD3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 D_Fah4[WmfbUToO>D_lzm1
!s85 0
vOBUF_LVCMOS25_F_6
IdAe=:^oNE9;D0SKEg]PSF0
VNf9lCO4g`XLa734bSmjPW3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 FW7LfaXWe6[Z_F3knoki>2
!s85 0
vOBUF_LVCMOS25_F_8
ILk[aC:Yc9o?753^==NZBC2
VO?@<e8DhF`1F0G_AA[=CY0
R1
Z40 w1370717313
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 3EK3XeGD]AL9A[aje2ZDh0
!s85 0
vOBUF_LVCMOS25_S_12
Ig^;6Fna7]UBJ2G1dc1oMT0
VEgCFHmDNdc7a[gnniDzN`1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 H=cnCTHZG6OzooFTHkP6:2
!s85 0
vOBUF_LVCMOS25_S_16
IlSS3>RP1`mX5CWZNR?nn?1
VJ4JhL^]M[2RaCme9j82_[1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 Gzo4A[EzTFATM7F4>5WJi1
!s85 0
vOBUF_LVCMOS25_S_2
IG3cG:O4^S2O7_Q<>8Z_3P2
Vk?W7`NMb]dIlU@3G09?R91
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 ko^A6n2eRfKJdXf_b0KZ:3
!s85 0
vOBUF_LVCMOS25_S_24
IP1KZ6VGX6id^kfcM_mceX3
V9JZ>MohWG^oBaJiGP]Dao2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 fh?:^C5e5K[mJeKkWd8QO3
!s85 0
vOBUF_LVCMOS25_S_4
IR43[kB;Ii?8NcR@Ki?iY<0
VZ[cD7h^_DJG5om2Qzg09g2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 RFIX^TZ?BMd59^@LS08I^0
!s85 0
vOBUF_LVCMOS25_S_6
I]:4=5zD;FlIF44@2NNbPd0
Vf9YK3ZjciLO4KKi;>ISh]3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 AZKak`Y?i4b^mc:gP?;652
!s85 0
vOBUF_LVCMOS25_S_8
I^=0RN7RWSSV[LBP=EGB5A1
VN:H8ihceC7Y;X_?fB>UhV2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 ^DnDEM2Q:Tbm68ZS;?L9:0
!s85 0
vOBUF_LVCMOS33
IKF0Be1GJkdDQ`;PbMaDoI0
VhVlOW4]:c7=<=nna50_cZ0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 Ra99bH1IPT:WkSoC>RP>m3
!s85 0
vOBUF_LVCMOS33_F_12
IYmDL8aJo7Q^H<l:QbI=RT2
VXQLP3URIHDbbTY=PiLVDO0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 9_=4V`7@=IL<d6=O`ZnjG3
!s85 0
vOBUF_LVCMOS33_F_16
I`17_5lgYKnZ4F3d>N^>9;3
VkjZUjM@YOZ1C]Lj[3B_>W1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 `ncQ8V;R:A9=O9@833D0G2
!s85 0
vOBUF_LVCMOS33_F_2
IgQe?>VE;C6<JPaH6967VC0
VZee0WoV;agmnT`D4jf:hc2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 G>dKUkRYjV7RZ9nbbE3Zl2
!s85 0
vOBUF_LVCMOS33_F_24
IiC4XYcZei5I5cU4DZ7Jga1
VghXn?M71ZaRD0mHhQcO@J0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 0Bg4:OVPSj=RLEH1:km^M1
!s85 0
vOBUF_LVCMOS33_F_4
Ioo?2ND^1LG38WY<?QeVTY1
V@Om<Uih2L_Va6c>7ViQ[X0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 U<Z<;V5acUDb<Pf9?4]9H0
!s85 0
vOBUF_LVCMOS33_F_6
I[K>A@_7<kDMj7o1eSZcB_3
VlXQA[TBi5FGOMjMY>4j5W2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 IW6<c^lWRlRN;WBZOjzc?3
!s85 0
vOBUF_LVCMOS33_F_8
ITPgeN5HM:[OTa4mWDRGO13
V55LjNGN7^SZT:En5VAiN43
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 3IdLH<UT8VKQ?0d3h`SGz0
!s85 0
vOBUF_LVCMOS33_S_12
I2CVWnnz5IkZHR0Y74a1GT2
VnDO;_Mc>oQ]4Pi]d7OYeJ2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 8Vo[0[SRgQ5<UCAk29>Wo0
!s85 0
vOBUF_LVCMOS33_S_16
I@eR7ZZeCNAUFi8V8HJ?ZX0
VB97P_f;Y]jciB=W>eNY^j1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 cRQ:RdjA=8E]=>C=][bOl2
!s85 0
vOBUF_LVCMOS33_S_2
I9[IIH?YDC9UfM2AbO5;3i0
VQ0MYB151RM`MjS_H[J6A01
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 @1ZBJ]>hZWc^O5YFhP=h00
!s85 0
vOBUF_LVCMOS33_S_24
IL<YRjVa]:0Qg@O8f71n6;0
V^hmhAKmE>Ff6e8NU_bFGN0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 _h2@AiK8K:ZYl<nmaHJW63
!s85 0
vOBUF_LVCMOS33_S_4
I`Bn^QHlzTK:6B4b29zVBN2
VW`0Lo4bXAVEoK5BVl27ZN0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 P@>]dg>6LOcgKCVCeNA]13
!s85 0
vOBUF_LVCMOS33_S_6
IYT=n?Bd`OPlLO]M4Wm5dl2
VJJW?DcP^XI0dRI5_8T7^72
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 ]FF3OK93_=_7n95g4NPQh0
!s85 0
vOBUF_LVCMOS33_S_8
I4ORb?1n`efI<XoV<TkXiP3
Ve;Z9:j5KUzhGaPI>DQB?10
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 ]>IZ0BU_MgJnzR_;gme;_2
!s85 0
vOBUF_LVDCI_15
IXCIl:3Xi5W;[bKPGINNPe0
V]4n_d;>8AcQ=b]2_ZUD9P1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 zc<HBi<@Fcl8<YFLJ^o203
!s85 0
vOBUF_LVDCI_18
I1Z^KNl]CASZ;Dh7Ygc2IL2
VDBC33<D2:^FAaA4PG1@O11
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 GNMW[nb>>IaBLnoUUa;az2
!s85 0
vOBUF_LVDCI_25
I_[V8meeI_z`<>b9<LjoIU3
Vb]UIPk6ToPmkZ`M@=F2FF0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 ]6SUCQg9mX]d^aB6^Fe>V0
!s85 0
vOBUF_LVDCI_33
I[c>:n;Z6Ko_e]7SRI]Hi42
V]BV1g=9T^OmcZ`_Z]bLF=0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 Bo=fb5Gc:4a4oYz`e3?=C2
!s85 0
vOBUF_LVDCI_DV2_15
IIKdTJ]:EL30:MI;^1zOHh0
VMfmJZ1L^;oTnTAbo<leC>1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 F=OZUn8[YM^aOnkT]95;33
!s85 0
vOBUF_LVDCI_DV2_18
IYA9=@CGV_YSJF`f;ZF^fM2
VbFd5OC97Y^9VYYl3U>[Dd2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 V5RmT[]bh4c[S<m[1T[K53
!s85 0
vOBUF_LVDCI_DV2_25
ITEeW0WEM2@0N6DT@SbCTN1
V;LL_XjkUET>ESi>GiYbC33
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 aR=[dFV]kRPWIh7mb4PWQ0
!s85 0
vOBUF_LVDCI_DV2_33
IPUH8gNDj52VO96VD9g?fo1
V@[KITm^D>iJho?>U_DU<42
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 b:O@9olTIlb5k:6SVJ33a0
!s85 0
vOBUF_LVDS
IEdnSkTW[cH9m<n_8LkkU@3
VDWB9iT5RJZmgg[;M4kGZb3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@s
!i10b 1
!s100 fjR1Z8G@KHQaFko4^Az`I0
!s85 0
vOBUF_LVPECL
IhQl8dN>mReG[b6?<`dE7L3
VVYBDIIMi2A@K3F0`fP[[Z1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 liJ=_OgaD<LeD<nUh]2730
!s85 0
vOBUF_LVTTL
IK]Cg<Ze4VbLc<1ZmPm[NS1
VBS9WaKzXVQ@kg`H<H0I[U1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l
!i10b 1
!s100 n=efSoJ][@T3bFNVOQ4G02
!s85 0
vOBUF_LVTTL_F_12
IVYcWicDf0h;dD`i7IInPm0
VdfQHL;WlVgCiij4EEE`V31
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_12
!i10b 1
!s100 W:iX`N8LzL=Se0^Y19]0B2
!s85 0
vOBUF_LVTTL_F_16
Ili:cBFjQFk8WXNE4<JfLF1
V_Ecga]dPHWGm35<8MNBQl2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_16
!i10b 1
!s100 BUX:JHM8:]iom<WYdz?H63
!s85 0
vOBUF_LVTTL_F_2
INeY5LQHTTH?@H9gX0z_dG2
VH_Q6aGW4cE>25DMkH2Q7a2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_2
!i10b 1
!s100 WH?iThT8_k1_VHg448Y^81
!s85 0
vOBUF_LVTTL_F_24
ISAzVPO0;boiTEB;8AoO=F0
V;_bNO5UUMhEDRf>gSA4F?1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_24
!i10b 1
!s100 9l`PE?5A3g4D]MKLEe<zW0
!s85 0
vOBUF_LVTTL_F_4
I4n<B5Ob4B:ANDhkbk:ZCI3
Vea1F<>JFFR<nAMiRBb@mE2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_4
!i10b 1
!s100 M6^L7kZ`YVG_I6QQOULTM0
!s85 0
vOBUF_LVTTL_F_6
I4Q^moALMLjXiP^2`af5lY2
VE4l@9m1GhJk>Y=_9iaPhb3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_6
!i10b 1
!s100 _dLQnRR>lZjGYeP^5NTb@0
!s85 0
vOBUF_LVTTL_F_8
Ia<HLXgB162ZA8F8a8d3Q30
V^=LCCjPeVl=j8Z<jlN5i^2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_8
!i10b 1
!s100 5K>Wb_3cOXLf84ONKeYgG2
!s85 0
vOBUF_LVTTL_S_12
IL_@;5AlUSFPNVAcQ`[5kO1
Vj9ETdc:AJ3hnZAbcg2A6T3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_12
!i10b 1
!s100 fPoGb?_3NLHaNSSO2dZR]0
!s85 0
vOBUF_LVTTL_S_16
IcFI]SU9Pb8IT7e4654nbO0
VBBV3zUbM;LobALWfWR^TJ3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_16
!i10b 1
!s100 V5heMoEJ88Zf:RO^RU3@g1
!s85 0
vOBUF_LVTTL_S_2
I9RS=S:jEI?CN0XTEgUU:b3
VB4aWeWYmBo;U05>lA@K7e2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_2
!i10b 1
!s100 l0d@H]gN@cRFil:[@[oJN1
!s85 0
vOBUF_LVTTL_S_24
IJ9=A6<XDBZ:Lo]]3GQP9S2
VBzjQLfBXm>=;EZOdWQLKF1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_24
!i10b 1
!s100 =jU=1PRHoTDiV8l=zz37:1
!s85 0
vOBUF_LVTTL_S_4
ISL0@UJk9=:I2^@G0<BZhD0
VWnGz`U_d8Ki7`Fd?DPeco2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_4
!i10b 1
!s100 oLUl=;P1CTnOY=KT5<jGm0
!s85 0
vOBUF_LVTTL_S_6
IcPS>E;CI1KOTZBj_Y_d_Y0
V;L_e_4Nj9TC3F=S2WE:J93
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_6
!i10b 1
!s100 g:WYj_W_=76;F]LWE1Lmd0
!s85 0
vOBUF_LVTTL_S_8
I4l5;AGPXadlg_lFQb7ZN>2
V8fYaRe<N3iLCJU_9]W=5@1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_8
!i10b 1
!s100 Pkn[Ymg`M]TKS]>UGT5zR3
!s85 0
vOBUF_PCI33_3
I:o0PZVid[:0l?hH4B9[9:1
V`JGVF>?NZbES]ci0RCFYS0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_3
!i10b 1
!s100 VnL>In[UXK;]TiEUI:B^_0
!s85 0
vOBUF_PCI33_5
IMEjFJ4ho<ZjedPV=lJCS61
VS80z2AD1Y`NZ2X]m49``41
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_5
!i10b 1
!s100 4BfUGl^R[af_TUI>OciIT0
!s85 0
vOBUF_PCI66_3
IWNYd1W2`7[E<:XXG=TJ8M2
VLbdjWDkjo6iI1_OiJ>Uk>2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i66_3
!i10b 1
!s100 KB153Y[3;RC9B5SgCjGjz3
!s85 0
vOBUF_PCIX
I0Xi1jYRg]DaLCf:FGl7WZ0
V^HD;Ib48I9iGC8LKVCgAA3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x
!i10b 1
!s100 ZlJb9WR4L0?D7fD;cfiO10
!s85 0
vOBUF_PCIX66_3
I>bcLK_C@QVZNh0Kz00fA73
V@L=UP[N5FSH^S[N6Lm:^b1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 fFoJo@zohFikPMB7G=[ei3
!s85 0
vOBUF_S_12
IF^O;Z6zGB>@]<oY@EMIeE0
VN8CJZj2zk=ZRSN817`hTf3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_12
!i10b 1
!s100 eQXS8CIiX3:GVMFQZK@`?0
!s85 0
vOBUF_S_16
Ic<>X:cgbl<NGZUIP>5ONl3
VIVkdhMin8gPTJCedUV:8>3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_16
!i10b 1
!s100 <0ORgKMNoK<3o5OWBHI5[2
!s85 0
vOBUF_S_2
IVi6L_gnL8:9EAMd3`i8>^2
VSe8eZ1d[FFXlS4BYQVMjD3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_2
!i10b 1
!s100 9aE13a6V[Q1[9<c>?TmC]2
!s85 0
vOBUF_S_24
IlkdXjTND>9zm@QnKe>?eP2
V_?;4[PbiDj8d9mA9hXB;61
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_24
!i10b 1
!s100 =mcdPAE[^?2nKC:M2cK683
!s85 0
vOBUF_S_4
IS8`S^_HOkQ^K]>cz[GImj1
Vc3`c7^LXdN7a^Z]lcd>li3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_4
!i10b 1
!s100 Pa6L9X[_JMnICoWSoBX`30
!s85 0
vOBUF_S_6
ISllPfQLa67C_GBZS[J:zd2
V1bNLOj9dBod?<NlQli;VV3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_6
!i10b 1
!s100 4ODhI_ECeG1AMnGA?7T>g0
!s85 0
vOBUF_S_8
I27<jiB;:3WC1nC5I=75Ve0
VQzR@RLO_LNRzm;JaC6dJG2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_8
!i10b 1
!s100 Be4Ri]9LLM0YeH[QXLlG@2
!s85 0
vOBUF_SSTL18_I
IJH3O]I6WHXRn9^nl=3]B42
VDm93=J3WMPBn6^CUfDMKW3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 J@G70iI^H@jnaFCdFYjN[0
!s85 0
vOBUF_SSTL18_I_DCI
IaEzDiccQJ8aE2`c0]2PeV2
VLjQhWiYDJQjczd:7PcY?B1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 :08<T5a;O3c83:m2f>0GK0
!s85 0
vOBUF_SSTL18_II
ISkocaciU=`YQ^R9:0f3J`3
V^j<lR0:_5_m2IL9TjXFC31
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 mcDl=@ceJB5;9J@IQhd=Y0
!s85 0
vOBUF_SSTL18_II_DCI
IdKOV0@naNO;[G<;9DMh2`3
V5UKM:<UUl0Pn6_:7]<B2M3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 5W4ESbaX;@4?L=VAeUQAK0
!s85 0
vOBUF_SSTL2_I
IXA`WLMIgb6J5^0GBdDj6h3
VkgPA9`GM`kO__5bKHRS942
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 a4X>4m2KfZcl;oF6Q;`gK1
!s85 0
vOBUF_SSTL2_I_DCI
IP]_<cZVJVdQo6ZoSAz7Il3
VMGBo?@^fzVHS?oPC4:lTN1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 ;VW=F^1m@KdGdn<b1Fhd52
!s85 0
vOBUF_SSTL2_II
I93hdNFKz>T6oA5;KTP2RY0
V1DJc04:8GA?GmJ525]abI3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 @[lWKn_:KLkB@BHYVZD`T1
!s85 0
vOBUF_SSTL2_II_DCI
ITZB2cc:Z9OC[oW`_debMU0
V`1k@SLG;fVO3L6kHRPOH>0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 OBEHChBKiH>IGP5aiUIn?0
!s85 0
vOBUF_SSTL3_I
IhI>Xeh3nGTdc@XKGRC<lA1
Vbo:PEZaimbOYS9_2UHTSW3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 90zaHOUG7GHN?EMZCIX7G3
!s85 0
vOBUF_SSTL3_I_DCI
ICLAMY5R[Tlof1I1T[ZD`c0
V5Ro55iO_NbH38>N:6BP<:0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 g>TI_d<g0^EIizIIFhaQk2
!s85 0
vOBUF_SSTL3_II
I=z5Z=d=jVDW83F[Jf3KSf1
VnQFd13FT9KzHh9g<[FJDm1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 >77R>RkE79mD1[lOQ7a]31
!s85 0
vOBUF_SSTL3_II_DCI
IN5h`GfP=K^c;_imlb9T0Y2
VMU=OoAWGRWeWLHPRkfHHN3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 ?LD<hMRoc;`dDk<Jocab^3
!s85 0
vOBUFDS
IB_0>^nW2FC`>?B]lQcICQ3
Ve=kK@F;zi^E3V[V?3]Pk=2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s
!i10b 1
!s100 AMQhKWJ3TbS;[3SdP];Cn0
!s85 0
vOBUFDS_BLVDS_25
I1aH_zUnLMzUZ;A]aHWniH0
VmXD`8@Jf>S;LEDF>@E12@0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 ZP6iUh<a?9ZCZASHGcS`j2
!s85 0
vOBUFDS_LDT_25
IYV@zIZgcF=0@S^FOMUFbQ0
VVke5ROk]?m4cH@O3RlCWF0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@d@t_25
!i10b 1
!s100 a]L1J4GjT`<S0CeaWG7aZ3
!s85 0
vOBUFDS_LVDS_25
Id0Al>OEh1li@EkEBJ8GDb0
V2S>nXBM[;ISL2]fbmUf_D2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_25
!i10b 1
!s100 nAAOQUgc98TY4z:6ZOQ]G0
!s85 0
vOBUFDS_LVDS_33
IZV@bOVE<kN0UO83A<=Y:=3
VJn?DbG;00Gl7^:o^YRfM31
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_33
!i10b 1
!s100 @XJG8Wfb:^^5VN:mGozkQ3
!s85 0
vOBUFDS_LVDSEXT_25
InPIb6ZJT0SgN2gk2b<RlS2
V46PPeLdedY><QT7^i`E_>0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 @3G?][gHD>LYmBF[=<CKE3
!s85 0
vOBUFDS_LVDSEXT_33
I[3zOfiEh2j2QNJGJ;JfSF2
V302?nLFMdkP<jKHWb5lhk1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 GjV7GVeOo]C4fE^TJzN9j0
!s85 0
vOBUFDS_LVPECL_25
IehYmNR5E3fVM7HzB7UB861
Vk8L1<XNYMLW=aDZ<lm:Jl2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 28RBmmC>GHmm>G7@ijz;A1
!s85 0
vOBUFDS_LVPECL_33
ImCcX<RlABRbU`nTzh_kXe2
VFjGi@[Mm[=_cmJRT=j5VJ0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 cC?1b_oSlX>NMmUS=aTbm2
!s85 0
vOBUFDS_ULVDS_25
ImA0d?b9i8mOE:lC9@1aN@0
VGmP?U0e2IL=LMEfJHZ^6;2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@u@l@v@d@s_25
!i10b 1
!s100 EDdTF=8?VTlZ4FS_7H<Ma3
!s85 0
vOBUFT
I?;OIN91I4PmiZYbXYcEDa0
VCZ<`_:iB17nzZ5id3>97Q3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t
!i10b 1
!s100 1C]jM7iOY8c:5JiDD[JMJ0
!s85 0
vOBUFT_AGP
I8I5L9KRlm6KZJc2YTcR>m0
VnoJcYUA^C0W9[2Q;EAH8d1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@a@g@p
!i10b 1
!s100 oSZ^=zf2?li@eO:DF?@4d2
!s85 0
vOBUFT_CTT
IaW4iFfann@^CIBm6XYQTN2
VJ>FD??hRaEPWCmmlD?IC:2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@c@t@t
!i10b 1
!s100 QVPl<@]kgWo^hmdI6BoQA2
!s85 0
vOBUFT_F_12
I[69HkePcf4o5g`n5]4n0<3
VIPFz=Wh1UYR9kD@_AYFf<2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_12
!i10b 1
!s100 Q_ViFZOYRiR:hSalYVdUB3
!s85 0
vOBUFT_F_16
I?WZa:eaKF07<VV96>O8HY0
Vo>mJQZ=oa:MK@7a9J[KlO0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_16
!i10b 1
!s100 n4^9O8lhoPejfdfV_W?]G2
!s85 0
vOBUFT_F_2
Io^?7k?Bl5n`N;7hz7VY5c1
VcH30nC?VlM8D9lVOOUXYC3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_2
!i10b 1
!s100 <=aOldcJ@YbnDz?2bAKgf0
!s85 0
vOBUFT_F_24
I]QcN0DJf0:@f]><o0LaD61
V5h_YXP6m0P31DVSC<dn<I2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_24
!i10b 1
!s100 J>9Hd71oELdMAkJ^aRV5l0
!s85 0
vOBUFT_F_4
IC`39ezQEA3GLFnVG3n=lb0
V73g?h05C4khbGcl2?U6<:0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_4
!i10b 1
!s100 lV3H7UMiNcRI^oc6:44<43
!s85 0
vOBUFT_F_6
I>Y5^eSPMDgIcfbN_VG8L83
VgY9kkU5nJ0A=j8EXLcDgi3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_6
!i10b 1
!s100 RjUg_;4Z^P@N>FRd:bCh51
!s85 0
vOBUFT_F_8
IaZXZ28c3ZCJUfol7`2a8f3
V>6:846?iGiiBl;o>B7W8T1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_8
!i10b 1
!s100 gUG`oj5Y0QfEL]2S>LzCZ2
!s85 0
vOBUFT_GTL
InI@;EAX>X@eIRi7@:UfN]0
VUZBeL[<InA^8OZDUaf>kb0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l
!i10b 1
!s100 ^DD9i9l<OgGoW60Ta2?RH1
!s85 0
vOBUFT_GTL_DCI
IN45;ZU<oTH5ne`8K2[QNY0
VaaX2P:L5mZNchj55b^zzG1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l_@d@c@i
!i10b 1
!s100 >dPUS2Y[1mfMTZ?HBUJeP3
!s85 0
vOBUFT_GTLP
IjE:^ie0bCbG17TJif_ilV2
VF[CS11]`EUkLN8=N_OLn21
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p
!i10b 1
!s100 jS^IokdTYaA1n=H:=lo8n3
!s85 0
vOBUFT_GTLP_DCI
Id<W@W0Co592jUVmCoK0Xe3
VVlXCN5UI`lecBM30gnL0h1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p_@d@c@i
!i10b 1
!s100 ZcMU211h7`BWJ@g7aiE0S2
!s85 0
vOBUFT_HSTL_I
InNgz5Q?kfILH8:aURgV?R0
VRASWo7oXDXBf9?E`iLmHg0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i
!i10b 1
!s100 8ZPSZdU85AQZYOZfanA1G2
!s85 0
vOBUFT_HSTL_I_18
IbP8M@GFlO5d::m;94`zXG2
VKI8:FDM<kPd0TKmE[Q0D`0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_18
!i10b 1
!s100 gT[U54Id9UJbo1VP[LjAI1
!s85 0
vOBUFT_HSTL_I_DCI
I9aXlYXGQF16M9^>XB[5b10
V9c0Y8>][Y?mMnTOaQVL2A0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 >KIz3SLC0GYm=kALc@P7d3
!s85 0
vOBUFT_HSTL_I_DCI_18
IGeWMV]@lHo=m?=nICDaP70
VfI65BdFG1:Y6a9LJ1k7hZ3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 DhdQ[dMGiYP@[FZSD8BSm1
!s85 0
vOBUFT_HSTL_II
INZ<7eHScP0oY[b]B=C20c0
V?E>SK4JUkMOla^mW=7g`h1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i
!i10b 1
!s100 9eoOS`??^hlj8RiU=9A9Y3
!s85 0
vOBUFT_HSTL_II_18
IaeHfCa>DMY_Pk:RKTSh6@3
VBV4>^DO7]6Zg[k`1ORMHX2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_18
!i10b 1
!s100 J3VikR5?2bHFKOTLzTlGa0
!s85 0
vOBUFT_HSTL_II_DCI
I1OGIGMkmOi_>ClfhlZKbR2
V3j^CnUZ?nZPFoEcD4aof?1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 CY=g<[kc@56nM5Bbm9`i61
!s85 0
vOBUFT_HSTL_II_DCI_18
I6S>]Y@i1246ei:]VGA8IE3
VIfcn?Rj_XgSloUjCd20f30
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 TPcMjS:EG5fXo56T42IYQ3
!s85 0
vOBUFT_HSTL_III
Id7`626:E=9QfCF9MB?o0d2
VkoU4_IciCg=>O8SPLK;VJ0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i
!i10b 1
!s100 Reg2e0VIo:K5f1<457I=J2
!s85 0
vOBUFT_HSTL_III_18
ILFAVMHi88PJTS;;:^Y0a;3
VWi6nagHX`QjGa_BcTb8j41
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 >3_BXHU9[:k<?@b^YaVOX0
!s85 0
vOBUFT_HSTL_III_DCI
IlgAZQ1mkhV^If7b@=Fb[91
V^8IL6NMKj9dgOR8EMiZTH2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 3=mdND4ILG0@A]kYRHWmc3
!s85 0
vOBUFT_HSTL_III_DCI_18
I;@?7i683f5m^NJ_>=^bVU0
V2W4Oa4NhM]7LiBi?0?MKa0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 DROnPDN4j8Szn011@hXVO0
!s85 0
vOBUFT_HSTL_IV
I]h8jWAcQTPj6@>b>XjhhL2
V;fo<C:hL2azOSbkNl:W?i3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v
!i10b 1
!s100 iHJgQERR7<g29`WPFUj`K3
!s85 0
vOBUFT_HSTL_IV_18
I6WoiUD7TeA32TfLQGcS[=3
VXfnQWM;BMPYhAzNUXXVRf3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_18
!i10b 1
!s100 agAz@z]``Kee4TOV0aN?f1
!s85 0
vOBUFT_HSTL_IV_DCI
IAWEoe1Zi`W^:iTOZDP^b<1
VfgETl?;ERh?UR0GAEPKQU0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 kdF]nDY4CJQbW>k7z89O>2
!s85 0
vOBUFT_HSTL_IV_DCI_18
I2C_Uh[OfiZ8zm_gf76?Lo1
V]Uh@8aR>@dC@U0AJF]XD^3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 H=]W79CGV1DTNkHV=aYFg2
!s85 0
vOBUFT_LVCMOS12
IC=FS?bLNGa49SY=BiG2F>0
V65kGFneG1@<kg`]JZi2?k3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12
!i10b 1
!s100 PbI]mO5f56m@7BS;Ii5GR0
!s85 0
vOBUFT_LVCMOS12_F_2
Ih:K@=[zz^e@?=FVgAEkPM3
V4_QF2N2CAHDmgzb[KdaX31
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 >[>YWV@=J]zEVabZRX?6h1
!s85 0
vOBUFT_LVCMOS12_F_4
IVUX[lAKT1HUjVVzZ`lh]]3
VgHI3X;PlI13Sh9=LabT:51
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 dd_=LND>OI[>3hY5hfi_f3
!s85 0
vOBUFT_LVCMOS12_F_6
I@j>;1:Taf=:?EP_3jLADB0
VVidXIfPe:bHC`=nZPB`ff2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 ?j>Aj?367T;5?V;8I@U5D2
!s85 0
vOBUFT_LVCMOS12_F_8
IWN=K1Vl9lQZ86B3nm@9=d1
VX78Z<=dWmU_3g]2enFh7G3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 1TX6IJNza0]jiKUOOCdVn1
!s85 0
vOBUFT_LVCMOS12_S_2
IUjhN_MdQQ4VT[?LbY^UcE3
V]WY6l[`YKLngQWRb64G4c3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 4YbJXZ@8VmoO:LDPKS5Q^3
!s85 0
vOBUFT_LVCMOS12_S_4
I9>l6k6XgaP;YaRFh=9R?51
V64AME7h761`6DkmOWf02W0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 ?W@h@WFS6jAchIJQz@dm71
!s85 0
vOBUFT_LVCMOS12_S_6
I?kJPGR516lE<ci;[V?fE]2
VhW9Vi?jFFMBa<VW1dk4Zo0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 I_MZ<Ujg>1dk8S`3k`ZTj0
!s85 0
vOBUFT_LVCMOS12_S_8
I4i84jN[L<h=XORh9fKoSD1
V4mN4MN@`gY]g7zkTVCQmY3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 bG0CIRISn]?lYPmTn<J[C3
!s85 0
vOBUFT_LVCMOS15
I8WEenCk=4KjFC:3ge[Tmk1
V3SfU4BolVLHYkQiB<eNPL2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15
!i10b 1
!s100 L3N6VQ5>fLLij7Y@X<Uad0
!s85 0
vOBUFT_LVCMOS15_F_12
I>i1mE0NE8h9G@FN6A9D6]0
V8SoI@UZl9RTj49^`6e]ao2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 3he8TB?M>oDa9^?NO3MUG1
!s85 0
vOBUFT_LVCMOS15_F_16
IDKLV2Fno>5`cjkhiL4iAe1
VdfmLFham883z;_k57LiEE2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 ^am2F=UH0AhlF>OjHm7gX1
!s85 0
vOBUFT_LVCMOS15_F_2
IF7g3]MD5[`^WcSWdhE;LS1
VPi63f4mZz^Pz=6hJgS2GT0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 gV;7D:RmK?W:^P<a:hhVZ3
!s85 0
vOBUFT_LVCMOS15_F_4
I^zJ]?9ZV^4ogz;NG1ImmH0
VGgjg`LU>Q[5ZVZoT?E[?Q3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 9LITF@cVfOF;FIj<J^;611
!s85 0
vOBUFT_LVCMOS15_F_6
I_:OXQX]`UllR36B3a_NO<2
VCS4mQNNgHMQEh^Tzem_E^3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 5059NHB@06E4C2>9F<fFj3
!s85 0
vOBUFT_LVCMOS15_F_8
I=m93EKD5J=aBb:NOF5FlQ0
V9Df42DTXHdRdMFQ3aD9;11
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 LX^R70QX`hA6F]k3g`7Z<1
!s85 0
vOBUFT_LVCMOS15_S_12
IWXH7gP9=83[2c;YS[M8cm3
Vo6cUcJ4Mzkjge;zgj7^n63
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 Xb>07Fkfi=:36<7VC6Djk0
!s85 0
vOBUFT_LVCMOS15_S_16
IieVWZG2[I707YXCR81@6m2
VTb[4M_Y2k;6WbJ4<JGFf=2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 jH=8;^]Une19=ETBc1bmE3
!s85 0
vOBUFT_LVCMOS15_S_2
ISOHa>mRSoc8;:n1n>YcO01
VK;V:j;JVT:[@B`H5?cmbS3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 F^FAW4RbQ2NeYzPdzCNU?2
!s85 0
vOBUFT_LVCMOS15_S_4
IgX2=S>SWCNb2diiY0VaD53
V3H^AMnjP1KT5R<bkmOQY`1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 bSF_6J3CYODC>Akh2WZP11
!s85 0
vOBUFT_LVCMOS15_S_6
IbMcX:k6fhDg]?@KR68Goz0
VPQFffTFlGZ0R<;AL8nSC91
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 gGc6g>7L=BHh[PDj57kc@1
!s85 0
vOBUFT_LVCMOS15_S_8
InRoB^^PFY<BK7B@adAoHQ2
VPf7@ZfcnD4Kb^8o3U?S`G2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 5C0a_VcTW6K^b7F]SJBW71
!s85 0
vOBUFT_LVCMOS18
IOkn0AelkOG<MVGBZTc;YS0
VIU2Md>7QO0eo]cJC6W>Rb1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18
!i10b 1
!s100 ]TTA>i7nABFDSzjPmc:nh1
!s85 0
vOBUFT_LVCMOS18_F_12
IbVHh0CFb2C4]QImCaCQl^3
V;V971F]OMXB1?k?P:P[X_0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 LV?Oe7?D6i`AMd:W6DE8H2
!s85 0
vOBUFT_LVCMOS18_F_16
IQXOZa[nihIef]SHl9CJZO2
VU[N`8_JEEaljCJ91:M>hl3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 677XJ_Hcn@k<i>Meh9UY21
!s85 0
vOBUFT_LVCMOS18_F_2
IWm9W`jiFL_<N>h?Kn:nn;3
V8FjMKJjj_H8gGiV6kABmB3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 7RAzPGdKI30Z2QA<17Xi`2
!s85 0
vOBUFT_LVCMOS18_F_4
IT`KKn8d@Y>VX<nd4hX4nk3
VTD10jbT@3b>c`>hZfz85Z0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 jQJj`lKoM]h=SL`_k@WlJ0
!s85 0
vOBUFT_LVCMOS18_F_6
IT7<hVZIAg8RIG^U[7_gGd2
V^^LeTG219dZ`:EUg_>iNP2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 >5d=e8^m5UN3mZVb0In421
!s85 0
vOBUFT_LVCMOS18_F_8
I8zdJP1fO]BaCO]N;n<Pz13
VlNolM7CX=RZff8VN6V05>1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 9OA<oHHH=RAXK[?KedfS:2
!s85 0
vOBUFT_LVCMOS18_S_12
I?8B=CHG@0>OV1d_L[f:^P2
Ve1_<a@ZISOdK6lBDTo>5`3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 9o5Fac?9a[<if2K9]`6O`1
!s85 0
vOBUFT_LVCMOS18_S_16
IbDTafZX<7f`gfSk<kXoTY2
VOIG7NQej4KQ^dDd[:<Zh62
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 <Yld6dm:_Z@io^BQ5W@PO3
!s85 0
vOBUFT_LVCMOS18_S_2
IeOlc`0i]5jGoof67M1Z`W1
VWa4mj:KXoPWBK:Y1@zIF@1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 6SaoJl95`QJJl[f@53Xbi0
!s85 0
vOBUFT_LVCMOS18_S_4
IcGmKEAe=RgnPAg]8[>Eli2
V1_V@2@ZH`T[aoGo0a<E<Q0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 ^Z>CGn99;9:93@:V:NF@m3
!s85 0
vOBUFT_LVCMOS18_S_6
II8_;[NU4ldga3m5]=alfJ3
V]BUm=Om:n`kTD1GX9cJ1V1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 BHhJVQQJ4MV=X<lUkW@H@0
!s85 0
vOBUFT_LVCMOS18_S_8
IK0U;Uo?6Qzl1?6lhSlSPI2
V6cUiiFj^ORz@AXEOVmDbW0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 fbLdU]LI5b6Oz6cDR9P1K3
!s85 0
vOBUFT_LVCMOS2
InEhV3j2[7Dg2LWSin3Q2a3
VCBOJ9l3OQ4Z7Kjie`gCjJ0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s2
!i10b 1
!s100 mBbSdJ7BXoh^4oY`XXEBX2
!s85 0
vOBUFT_LVCMOS25
IN57NWk4FIzSTg?fQkj`zU3
VAGW9[X2U3VFEJOD_g[EGc2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25
!i10b 1
!s100 3FSY3721[meC1;nCSS;k=2
!s85 0
vOBUFT_LVCMOS25_F_12
IZ@;3]^Hg7NOYZ;47Ol1GV2
VeNDbVFLjKBSFKkIMVelP_1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 EWH]]UgVCYekZlUafT4@N0
!s85 0
vOBUFT_LVCMOS25_F_16
IlHOU6KZUYYE^ThW6m;_0M2
V3bOBmRX7AgO`?n2MhfIE53
R1
Z41 w1370717311
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 acW;If^eGSl_^bMNiA8]B1
!s85 0
vOBUFT_LVCMOS25_F_2
Ih?`18BIG86MH>m1TmZ9lZ2
VgFD7YBnZ<W<Nc_C;I8GLU2
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 JSnmRXF8>hU1W47733jPc2
!s85 0
vOBUFT_LVCMOS25_F_24
I6Q5odJ2f_b4OU6:dl6BFM3
VIZXbMTNjV3H0P@<iSWMj33
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 HV3eHDTN=<Z@Tm5>K<AgC2
!s85 0
vOBUFT_LVCMOS25_F_4
IG[SYNTTE2Aj35D?QXecn]0
V80hVQeTJ3=F7KdeA_XU4F1
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 @8LT=cBEz`aLS9OGZS5CU3
!s85 0
vOBUFT_LVCMOS25_F_6
I[T<zTz3KZU2?^?kG4f8>W0
VaggVgnY=PRYOQHJ:YHY`a2
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 _o24mZ1I;BOLiU4Ve?P@O2
!s85 0
vOBUFT_LVCMOS25_F_8
I1_Qo4@Z8L84;=hH<bzTfb0
VQA;m8[0H45QR6iEFa_SA20
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 @l5zKLYYmC0Kz6EF6Z=o[1
!s85 0
vOBUFT_LVCMOS25_S_12
Ih>W5PW73fBd`1?UgLnRNn3
VAOo1R@Gb0inZH[DQnY^0e0
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 CfPoc3N<z6;06QalB<L4;3
!s85 0
vOBUFT_LVCMOS25_S_16
I>_1HmUXzNYABF^@7U3z<]2
V2A:`KQcdf4V<U3igE[WGZ1
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 M9VdHS1KZYgF=;Nni1BEU3
!s85 0
vOBUFT_LVCMOS25_S_2
ICUJbHO@Z2E1<g9_]5VW[52
VR?:o5Aj8]6^C_Q`6;gRKA3
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 [X<6jmn:JzW]l`_FeI1@]0
!s85 0
vOBUFT_LVCMOS25_S_24
ITC:4P_LRd]_fAHP8jbMnK3
VO_00ED<aIA=5kf3c0OgIP1
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 =SdEGMFTb]z3PX@nn12I@3
!s85 0
vOBUFT_LVCMOS25_S_4
I>=7WcgS80ke_]9bYG;8XW3
V0F6_9i5m?::;[YgVNZZ<P0
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 S;8^X5ZPX;;]?KaSPNLbh1
!s85 0
vOBUFT_LVCMOS25_S_6
IRHIBZ04PnimNGgzcmlWcZ0
VR]CRNhdnBe^`_[kc@]L;D2
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 HSJ0AC[LEY?D84NAGA1J92
!s85 0
vOBUFT_LVCMOS25_S_8
IaWN9Khd7n>N1QM@9LdjbX2
VJ9k]iOzlZV8IbdlI[@NO90
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 Z33>5TAe<Bb2DAc3o1gK?3
!s85 0
vOBUFT_LVCMOS33
Id7Q1369nl5Qk0R_Vhj30A2
Vcfk<:lQ4YJl>3HagAUbbU0
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33
!i10b 1
!s100 IHMH]a<=Rg7iEG:?Fk2XN1
!s85 0
vOBUFT_LVCMOS33_F_12
Ig9;=]2Xg=VKHQVPI]RYn>0
VB1VAWd8f>[kFBPk633@PX3
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 ]<BKGE=64@BT;jFdYUUIL3
!s85 0
vOBUFT_LVCMOS33_F_16
IN`[`:0f?F6:^cWIUC0jOT2
V2j=<b99Jmlc1ENjV9Y3j@1
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 lIfkZVCW0oQKRVQ1ohZjX0
!s85 0
vOBUFT_LVCMOS33_F_2
ILn9?XL?]=QhbUiZY[3J:60
VCoYeAz0ZDcVNJl=4zFLQ[0
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 ^0HJ3YSE<XWbJHV9aGfaj3
!s85 0
vOBUFT_LVCMOS33_F_24
IM@?]mk[R7_ES[Y]J2o[@52
VJfH0f[QhC6e>jFHG<zQz?0
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 ESBNNoLNzB?<L>Wl4USOd1
!s85 0
vOBUFT_LVCMOS33_F_4
IzOAmmIl]aYb954Wi5P1PF0
VlHH:ond?l:l]m036?C1hU2
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 =m09`Onf>dYEWgj`1g^;Q2
!s85 0
vOBUFT_LVCMOS33_F_6
I4mZAMn8@YI[<41_4J7eTF1
V=e5KFjKX20@I6M:zEQP533
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 VXP<JzXWKb4^b9@KUJO543
!s85 0
vOBUFT_LVCMOS33_F_8
IDl>[`0[WQ98G>@RzYdd0m0
V;9m0iKYmD[>>K5eUSieOm3
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 []oZY<IK_EBimUBQd4eYi2
!s85 0
vOBUFT_LVCMOS33_S_12
I5A7DZ;Io[5dedIk1L6[<;3
VlL;m5U3d_06;aj5gDc;H]3
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 WRGPN<ed]FG804A1GfOf@2
!s85 0
vOBUFT_LVCMOS33_S_16
IP35jg0ThnAW<;]ebcU<@:1
V;XDQ5AK50Rhi<CFME^C^B2
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 Xn2:VPAf;^SI2CC_kz3eU3
!s85 0
vOBUFT_LVCMOS33_S_2
I=;SbUkG;Q^Vl@TFHjN3KR0
VgOId4hX^C_T[hje;^[1UD0
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 M>;cL06H<9KkVkg8O8_]o0
!s85 0
vOBUFT_LVCMOS33_S_24
IJPQK7b[dn`m[C^MAVe0172
V?fMl8LJ^8gg:o8?T>AAUn2
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 =Y^JG4Bj:AR0iMdz=FEfN3
!s85 0
vOBUFT_LVCMOS33_S_4
ISdZ;[=Q0@GGX4?MXX`65V1
Vi?[Y4TJ1Bj_b7a8WQ[U:e0
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 I`[P^jd5GD[:HLR7h0YA`1
!s85 0
vOBUFT_LVCMOS33_S_6
Igj?GY1j?5ID]G^XXCGSbh2
Ve;>0E8RdKF4JLW]7S0K:C1
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 BTb@fKCjJ`WoMn00bCTEo0
!s85 0
vOBUFT_LVCMOS33_S_8
I4Wa<<nm4aI=g_P5JnlF`e1
Vm^:l7hbd7oRKi5Hn<OMI22
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 OdDFk6iLP36aK2J9mh@6R1
!s85 0
vOBUFT_LVDCI_15
I0fW]]D]oHgAmIA7NM0`D_3
VW>ISB^6o11Tbd]Phh>An93
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_15
!i10b 1
!s100 CQNOPXCFKZHafzQFVn9M03
!s85 0
vOBUFT_LVDCI_18
IoG5I[]S5O<Vn`cPTKR1ak2
V4B`l]0Y6VfnYA9eAma:_i1
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_18
!i10b 1
!s100 Z`6gi76j<GR3^U`i1h:V[0
!s85 0
vOBUFT_LVDCI_25
Ie?OVz5@[dNM>ehKVfDA5a3
V@4RaASC]l]RW`7GY;Bi1;2
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_25
!i10b 1
!s100 ?MD=OB<WoZj[NkGi:AGH;1
!s85 0
vOBUFT_LVDCI_33
I?VmmGWWM^1g1:ge]WC2ne1
VFe6cKc30Ah1KSY4Rz`^@n3
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_33
!i10b 1
!s100 TM5m39Eclbo72<GjEUS0^2
!s85 0
vOBUFT_LVDCI_DV2_15
I>g5jZ=:=7`6aZMMj:mVm<1
VcYU5WV:keo6]fOK9NM=nR3
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 MiC?TP_SnT@bcE:<lOgjI1
!s85 0
vOBUFT_LVDCI_DV2_18
I0;nhQAX0MVb_l4Pi>kgNT1
VUmXM8cE[>[oUL<5bFRT:W0
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 >gKDGM`A8Smm3LRYb@DiN2
!s85 0
vOBUFT_LVDCI_DV2_25
IFOC1i@2<T]aFPGcJ1<I=K1
V4VhBDMFHg=HWcjI1[Ub8O1
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 gPNigbDMa:KdQ[G<`e^Zn0
!s85 0
vOBUFT_LVDCI_DV2_33
II``VY6BgENbFi]OAgFFEI3
VB]Qm@7Z^2>mlB^_i?]7W60
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 ?f@2K5Q:QOM@BbZ09C94T3
!s85 0
vOBUFT_LVDS
ILUd;Am9IOaE]V_1gQ`Sm02
VK<=CL5X7nLQb>eledlh;Y2
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@s
!i10b 1
!s100 LAUdjKQ=cXhoF=R4neV[g0
!s85 0
vOBUFT_LVPECL
IiEGa;T::Ug0;faMAGo7i[1
VNO=g=8ICheUzLNcgo9BnS0
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@p@e@c@l
!i10b 1
!s100 HzY`P<H=e;RUKc9:i`IGK1
!s85 0
vOBUFT_LVTTL
I@Rd2E;kkBNN0la0>AiaXC0
V@QB<E4:TYeQC2A8SlFGH10
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l
!i10b 1
!s100 :6j9zZ<DBT6BM>aaQgM4e0
!s85 0
vOBUFT_LVTTL_F_12
I@W4^j2a4iN<GQcS1M<2GT1
V`^_c6nzQFXA7^Pf@`HB@93
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_12
!i10b 1
!s100 FQohQSOfg@j[EQ68C4BUc1
!s85 0
vOBUFT_LVTTL_F_16
I7756Va`@4<VI;=M4h4A5F0
VO[^J:fRVJI3:OLXNOh7OF3
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_16
!i10b 1
!s100 XBm@dWhY;`foh>Y;IP`G;0
!s85 0
vOBUFT_LVTTL_F_2
I@RCflhzm[DMTab1HkHDgo1
V>;ZkaN8kjfZ<`JH6V4EZJ1
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_2
!i10b 1
!s100 08oeIzl6;G00Bez;BO8E11
!s85 0
vOBUFT_LVTTL_F_24
I0BH^L2EmV=XeO_7<F4<oe0
V3nJD325AFk<f`MaiFh0BO2
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_24
!i10b 1
!s100 4:_@J5SFYAcM6O[_=0QQX2
!s85 0
vOBUFT_LVTTL_F_4
In06jbn:5@c9[cVZI3Od8W0
VlT4QLzjb3bG9RecY@1W@Y2
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_4
!i10b 1
!s100 lTKi_P2IR^DmZXKT^d0U>3
!s85 0
vOBUFT_LVTTL_F_6
IGE5?E;ZRZc4PfZKEAUl?42
VPMc9^z6Y6URKY8m]OAB2D0
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_6
!i10b 1
!s100 0M4S3aLZL^5Vhn3AI5J<h0
!s85 0
vOBUFT_LVTTL_F_8
IMJzI_R@>:9Y0YEYXBiFHM1
VGb2<i2W?jhb:MKzF_>kea2
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_8
!i10b 1
!s100 cgFYF^1GSe84ZDmzei3P^2
!s85 0
vOBUFT_LVTTL_S_12
II0YB=]]9Pm?gZca`DF>K;2
V427fQaN>MAJzoUK@ABVJg3
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_12
!i10b 1
!s100 YzEVP6dG@fWNQkMkKJ2HE3
!s85 0
vOBUFT_LVTTL_S_16
IED9oz@bFMmdg83WVQS@_:3
V:O=mZ>Uz8ZkK_:058iLHo3
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_16
!i10b 1
!s100 ?f]17_G4j>Ef40NBGNVf01
!s85 0
vOBUFT_LVTTL_S_2
ILFP1MFd=dNdiT>WTI^URo0
Vnj1NJC3@ON=DK:nncoD?`3
R1
R41
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_2
!i10b 1
!s100 NJ_XSNJImH`4IPLhI2jEi3
!s85 0
vOBUFT_LVTTL_S_24
IVC0m;4b17[3@AWC3BlQlX0
V>z__n8F<^<P]=RDZb7:oo3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_24
!i10b 1
!s100 CQ5dkLhDE4cG2?VD4=0@91
!s85 0
vOBUFT_LVTTL_S_4
I1>YaPleD:QjCZ2F6QR9ha2
V^kTX@>YEWLK0Dz[Sc^ac:1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_4
!i10b 1
!s100 WzF:hlU><VgTm;]?I?o<b1
!s85 0
vOBUFT_LVTTL_S_6
IMoQokFi9SF=5d0oFdg<Gz1
VDjzLKPnYHiD]OOGV70hO13
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_6
!i10b 1
!s100 kIUFXnI9S9S2U7l^kYMkC1
!s85 0
vOBUFT_LVTTL_S_8
I:78Qi4l?LTCIi>^6XlkJ]1
VWz?Q<FZE^ShF<FD_YVTNQ3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_8
!i10b 1
!s100 Zl7fGQdY?ll^KzFS1T[CO0
!s85 0
vOBUFT_PCI33_3
I92;X?P_`:90M4[j<N@b@Q3
VW:^C@_H@bC_zc<nTW94j[3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_3
!i10b 1
!s100 W`m]b@Z]S1S=gGGogiO0C3
!s85 0
vOBUFT_PCI33_5
IcQD[zWjaYQ]j;GVCNEad:3
VMB;fESXEOnDc^mbc]O9oM1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_5
!i10b 1
!s100 9[nXY0fTJ`albVgY?UKSA0
!s85 0
vOBUFT_PCI66_3
I:Q?=MEoF`>ZKl`aBXYz]m0
VfLmblG4`I]X4;lM0@Am0N0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i66_3
!i10b 1
!s100 AZz<b3<^Ed0mD;H=`UQPR0
!s85 0
vOBUFT_PCIX
IhS8gH40<JGRhVO82G[fZh1
VX1GzHMga5[UIQz6G@Vc`N1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x
!i10b 1
!s100 l=>8LPRQQHU9D`^Si15VS1
!s85 0
vOBUFT_PCIX66_3
IJX;?>81MmGmJkJ1`dh>8e3
VP>i=gZDN5Fk1P@Bg>kFFE2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x66_3
!i10b 1
!s100 S[hAg;i@33_R[9geg4zVf3
!s85 0
vOBUFT_S_12
ImZ?@g5m_K<oTXg@;8ZN`k1
VCi0j7hmHkCeNc9i]nm;DF0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_12
!i10b 1
!s100 C[J9flkKT5D=;TA07ohC=2
!s85 0
vOBUFT_S_16
IJVgbF_UFPinNX0m`@`k^E1
V0gTRXVo9VXH13J_E>MQLB0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_16
!i10b 1
!s100 R_hha0Y;k7<FWP88`iY7?1
!s85 0
vOBUFT_S_2
IHTA8Y^gZ:AZbdS`@7ki4@1
VO>Mkdj_gKH1J`JmSGKI9f1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_2
!i10b 1
!s100 @J4i8hOh[FPf6LB]YMLVG0
!s85 0
vOBUFT_S_24
I?EIDk@FSRk6R4MhWfYz4`2
VgJ]IG7kClLPOSP2`R<c:]0
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_24
!i10b 1
!s100 An0Zzo=33A3hEz=YlFSO>0
!s85 0
vOBUFT_S_4
IM31[gNKk[:[]14:<W`T590
V4J2AbRM9bf:nKlEDnfSW^2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_4
!i10b 1
!s100 ]HiWfkaePO:=oU@oLQM^Q2
!s85 0
vOBUFT_S_6
IhLWDnB@0kfFzQ0D_;9b[L3
VB_IUH8aKMDm_N0ag^j@2<3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_6
!i10b 1
!s100 B9`2DOB5WNJbO>6dFJ@B[3
!s85 0
vOBUFT_S_8
I5MeG41gFzP8=ZXK4IlAhY0
VzFbNU:^S1M[@Daf77;j>L1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_8
!i10b 1
!s100 W8^@Iaf6<S95S68E^e>__1
!s85 0
vOBUFT_SSTL18_I
IC;Rhh:I?ILONgkL@_Te<I1
Vz`nKg=EKb6ZgVSSi8P<KQ2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i
!i10b 1
!s100 7eJ<MDakk<2R[k?mG5CIm0
!s85 0
vOBUFT_SSTL18_I_DCI
I`nB2^RFL1F_[Xmh4H3@UD3
V6z^]6VcZFfkES:?Kmg6313
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 MbPmB=8A`8[8zA1XOBdZ42
!s85 0
vOBUFT_SSTL18_II
IBTg]]cPa1XoJ2NUzL01HV1
VGd8`h8IhS>7JEzkWfJj<>3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i
!i10b 1
!s100 fnzn9;H_fKiHAQY^Oh14K1
!s85 0
vOBUFT_SSTL18_II_DCI
Igk_8j^Bo`7>_7hT59<O?P2
V<5b78zX`CZ?H9fzcK9dDz1
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 nS<Y=H5G?>CK:<lZj^W_31
!s85 0
vOBUFT_SSTL2_I
IgSHghQgUC^2HEhUo43hzm0
V?0MbM[O1mVlYY@>n^oX9:3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i
!i10b 1
!s100 ajXNHTRS^bIALVE^>ziMe3
!s85 0
vOBUFT_SSTL2_I_DCI
IBGcje[Hk3_22e53`AcGkk3
Vec@KEK8g8i]bT1zlVSkV50
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 9iD4g1ilFe8JYBT`7OBl81
!s85 0
vOBUFT_SSTL2_II
IPhFlXb;ahUmIFWG<7Ool[0
Vc5iNmDWdb=;oSO>i<mH]F2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i
!i10b 1
!s100 LdA[5M_HOT:zQKc^ENgz[0
!s85 0
vOBUFT_SSTL2_II_DCI
I9A3475L[z9i31g^A:Lg4;1
VbdkL_6QzE=]J:FR9EdN]j2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 Rl@2zi1MFF;0Q<gS@_ZGS1
!s85 0
vOBUFT_SSTL3_I
IJg0E3WT;WJI`<[ZJ=Lk[`3
V^fABmO=]NZINHJ5G=lHK=2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i
!i10b 1
!s100 _S5Khlj[^;Q]48VQTQo;L2
!s85 0
vOBUFT_SSTL3_I_DCI
IAORnFdKJAf?`mA_=P2cc02
V^e]D6bJ@VHZ?k?cNXGkRJ2
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 h2k38Vf3cPJ@ooO3^[=LS0
!s85 0
vOBUFT_SSTL3_II
IgB053iJRkTLAIe>o:9jh10
VgV6SV2i1oRF14nVzN;T0C3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i
!i10b 1
!s100 kb5d5nbb?GcYf2mE^F@BE1
!s85 0
vOBUFT_SSTL3_II_DCI
IgOU1_o>d97RiC]Y@a3=mg0
VPEj_^:_fEz7j]Skmf6>;R3
R1
R39
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 8B1S`QfL:Y`60h9?F:d0]0
!s85 0
vOBUFTDS
IFfh_2]XejNgIQ405P]:Hg2
V5b[AK:anVPlOC]O5cah2J0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s
!i10b 1
!s100 JVGzhS[A9e^6O6DF6^4A_0
!s85 0
vOBUFTDS_BLVDS_25
Iz208A8747o6>l3?aY8N5Q2
V106H<dcMnDiNO0LQCBRWS0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@b@l@v@d@s_25
!i10b 1
!s100 EAP19>_k@A<9KBD1MXZ0E2
!s85 0
vOBUFTDS_LDT_25
I0aRm7_4j_kQB:E35O=0Z;2
VCLP>ISSF[[oCcWEdNH3^I2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@d@t_25
!i10b 1
!s100 n93lGzmJ<Mkg?So8O69CF0
!s85 0
vOBUFTDS_LVDS_25
I^Z9RREBzeMRZTZGWhhAkD0
V7D>2ERa7Oz5HkV:QFl87n2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_25
!i10b 1
!s100 3DXYEag;UM5IC_`N4Jo?X3
!s85 0
vOBUFTDS_LVDS_33
I22_S6L=lnRVY52Zk;B3Qm0
V7i@OZBAK=0Q67PYg`_b=Y1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_33
!i10b 1
!s100 iUzlWMHZjgTIgH8^QkDjc0
!s85 0
vOBUFTDS_LVDSEXT_25
IoA:6cH^ldOGfcK2:LeO552
VlED>efKegXD@InIQO8VJ;2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 oi316K6EgWSZQG14lddVm0
!s85 0
vOBUFTDS_LVDSEXT_33
Io7^nJ0UPC;:9>5kM?HZOg0
V`6FH5SFI[bn9Bm@OdEJ>C1
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 cbI9^oPCJAVCZ5ndnC1^e3
!s85 0
vOBUFTDS_LVPECL_25
ICn0A1PoV_2i20l^McM6BC1
V?TCRQe?A16B5lN7`c2J1c0
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 z8B9;FeBc;]OP<3CA:3QD3
!s85 0
vOBUFTDS_LVPECL_33
IC[JTLc4iY>gW@?_?EHZ:S1
V<C]MS6332Z`jKH`U=diL?3
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 d;RfEV[>U@azh[]JWC3He2
!s85 0
vOBUFTDS_ULVDS_25
IH2iUW3DYmJzHKISBBc?BI3
Vd8ahP=zfS?o4oSCHDD=b^2
R1
R38
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@u@l@v@d@s_25
!i10b 1
!s100 8l[^QWU_JoH[FAAaPSZJ[0
!s85 0
vODDR
Ie=LlE4SCa6E0g[BmQ9VRJ3
Vi=Xf6DGnCG@[RNFblOHTf3
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODDR.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r
!i10b 1
!s100 C6edYj`MYD0Fadl4Qi0Qd1
!s85 0
vODDR2
I@:DfWnTUZamd;6MHKNCEN1
V5IaO=S`cQ_A90?[Dh;2V70
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r2
!i10b 1
!s100 kg@glPB5hnJTET;KXgB`g2
!s85 0
vODELAYE2
I7<e9?BZ0HI@P42iAB9UkC0
VA_PWSmd026CM8;2>3bI>X3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2
!i10b 1
!s100 ijhPeAYbo`:Qo^@5<k_SF0
!s85 0
vODELAYE2_FINEDELAY
IoZNCOQeQ_=:X<Cl4a:J3D1
V9ma4F=;WFUHbiIIb:aFJj2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 Eo`Fe5KN1MEND_<XLBHRA3
!s85 0
vOFDDRCPE
IXQ73fe=DI21=J9zjBfB7W3
V8;chh@cSoh53B6NVlLTS50
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@c@p@e
!i10b 1
!s100 Ha;bZRo:ocT7fh`l]0PF`1
!s85 0
vOFDDRRSE
IzdlN_U?5E;h]Njnn:7@`;3
V3:BZJoE[1Zd4f6J]]NPj>0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@r@s@e
!i10b 1
!s100 Z25d5eQciN5If:G4G7AEz3
!s85 0
vOFDDRTCPE
Imkog;_PeDaXJ8_;X]^ZTE0
V;R^cM1VbTWbJc`ikc3Jzn3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@c@p@e
!i10b 1
!s100 zQ0MS`9HLh]zz?9>jIQ]O3
!s85 0
vOFDDRTRSE
IRXCKTMe`>kdP_S>[UjHlH2
V<I47^@WIAW7GeAGbo[I_J0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@r@s@e
!i10b 1
!s100 @5S?<VVPdoL;<kJlQ[fAe1
!s85 0
vOR2
IlK4^5;:Q7jbzY_hiTJZE20
VYY9ic6@oZa91FzLOA[EJe1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2
!i10b 1
!s100 ;QHLH2S1gji>PLVcVG>>W1
!s85 0
vOR2B1
Ii?[mdTna9JQ>lCZK[h2WF2
VZolfbdiMdf=6Y[T08SPY12
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b1
!i10b 1
!s100 mJC`o[gI2X8jmEYfWZ[]H1
!s85 0
vOR2B2
I2_]3:e6okBM<S=LD0HhM71
ViLIaeW9e<O]cMW[I1k3=82
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b2
!i10b 1
!s100 ESS:Ez<Vg2Zl0E:FmdD5h3
!s85 0
vOR2L
ICXY>NYEf<NTd3I3SSX][62
Vl8hI@d:fZ<YRD5UABiC622
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2@l
!i10b 1
!s100 Mc61C@i4Xi_nI;6SNl6GG1
!s85 0
vOR3
IEzdElc:iK;9BFRB;Sh1G20
V0R9on?9lEkhgD?;O;9GZE0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r3
!i10b 1
!s100 n??0eHnK3IlNUR9a`N7T_3
!s85 0
vOR3B1
IEI6`6D9;N1V8@kincBFWL0
V=@bB20dBBd^<`f@TAD2lI2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b1
!i10b 1
!s100 HoEg_TRoAP_la@`N?L;OL3
!s85 0
vOR3B2
IW]LKSL5Rn3:gknH5;8kiz0
V7VX;zRiI1ndW>C9MLA]Wo2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b2
!i10b 1
!s100 JJj1WjclBZf5JzaDQRga:0
!s85 0
vOR3B3
I9_1g98?f4Dz]L=zJW3h1<0
VQaIdK:A;7HYClK@Qgc`QI2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b3
!i10b 1
!s100 _N009Di_ZCQGlF6mne`]k0
!s85 0
vOR4
IILVlM:Snfed?5cN46ATU53
VQLnd:[if8L4h121gNMU]11
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r4
!i10b 1
!s100 gziY9[dYIzFOBmNL_lcM52
!s85 0
vOR4B1
Ij8CQF15JgRLgnZU]MMfSz0
VQ:fcnAG113?fk:I]kPZcH1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b1
!i10b 1
!s100 6HM`L`7]@=@K`cG;geSg]0
!s85 0
vOR4B2
I_`KPUgKN<BM]]zha[e_Q_1
VECjWThg`d]D?WO1E_jCm]0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b2
!i10b 1
!s100 L`l2C_<cjSY6l]=0zEo0b3
!s85 0
vOR4B3
I^D<O`nE;d`eY:K1ccECfE1
Vd1mH]jMQiTlQVGHj00;WE3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b3
!i10b 1
!s100 j@A]^UMnZU_222DL5b?PH2
!s85 0
vOR4B4
ICa5MTZ@_4fV0<o_^M_FHN3
V[]hB1f:;L9f6hnN9ZS]Ol3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b4
!i10b 1
!s100 _<@D@Da6c`9oXcVO30QTa2
!s85 0
vOR5
I>f?dHZ;CkjRnH^gn3FYSn2
VIfGXX2ZzT_bfDdKF;nAYd0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r5
!i10b 1
!s100 H^oEPa80a?6h;3fcPO<9V2
!s85 0
vOR5B1
IcSajOcanYW4AcL73Cf<W:3
Vl61Mgocf>ffAYz`IWOOcZ3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b1
!i10b 1
!s100 1K__75PgNKS4QJ]9SYOKd3
!s85 0
vOR5B2
IT5IEjaB3WloYklcEBoaCK2
VnPeicI04EaoKQ@2GI5hHA3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b2
!i10b 1
!s100 HNfUmklZT_o_D][F73BXl0
!s85 0
vOR5B3
IY@YfSog3zOEb[G]M9:Fha3
V^<M7WM5X3_j<afUDX2S9Y2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b3
!i10b 1
!s100 jd0z0El3R@9cjk]Bg^U_92
!s85 0
vOR5B4
IPmEeB10=0[_Ob`]Rm?N9@1
VUX:b_c>__@]KZ8mc1nfmM3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b4
!i10b 1
!s100 4;>^@cP?gTH<FWR]EEOLm2
!s85 0
vOR5B5
I=GgihT2OmHzlMk5A=5_Wi0
VJUb]9Y_[jJVI[mlj`74VP2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b5
!i10b 1
!s100 W<YK8n?Q565CR<L2_4ldm0
!s85 0
vORCY
IX9GNiNQBT?D]S6N]:mLAh2
V78oVR`DZz:La:X:KVOCeG0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ORCY.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r@c@y
!i10b 1
!s100 :V7SM6jJ[`S;5K`h1EY<J3
!s85 0
vOSERDES
I=nA5JILjOe8^VfmULo2c:0
V0NLJ^_gcV0?A1a7Saj=ZW1
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s
!i10b 1
!s100 YeYX67<P[cj8i1O<BJ<J^3
!s85 0
vOSERDES2
ITk?EGDg>U5>o:T2j9EiKK3
Vbj?:?RXW;Z<OID;SXO>R83
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
L0 35
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s2
!i10b 1
!s100 OQzL<e:]M4RSX<YUH8A2E3
!s85 0
vOSERDESE1
IE_RSM_F1@SH5@Dcl4B[:o1
VbdTb<6]_i1A_]MR[1OTdd0
R1
R2
R25
R26
L0 31
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e1
!i10b 1
!s100 AS2ozjJ]2lBHa34;6ckXb0
!s85 0
vOSERDESE2
Ih2T<hN3QLz@oaFX=9UI1l3
VG_nIV0SLdC:NKd@9B;30i3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e2
!i10b 1
!s100 Sg^]RAbnJHJn6M0Vob=Ke2
!s85 0
vOUT_FIFO
ImXzBWPO3bi9K=GeLCL^Ub3
VM>4@C4_EnYhH1_;eYHUoK3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@o@u@t_@f@i@f@o
!i10b 1
!s100 XRRBiMT9>mJ^7ZRD]?zBF1
!s85 0
vPCIE_2_0
IicERFWH<6:n_3XN?0XiJ>3
Vg1nkAnmKH4QCnW1OV`[aS1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_0
!i10b 1
!s100 Q:1R0TNPzahGVL;d?<ZUY1
!s85 0
vPCIE_2_1
I3j2LiOO76^54]W]d9J_YT2
VgiXzEF_8QSKR_n6eHm?Q92
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_1
!i10b 1
!s100 @G:WX4GDffEQ?2e[d>2[k1
!s85 0
vPCIE_3_0
IYmc0@Smc2RBEb5j7;W`SR2
VA:=igRL67SA:?8I]07dZJ3
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_3_0
!i10b 1
!s100 mj`NdXkMUz:JnSG0JFm263
!s85 0
vPCIE_A1
IHDE@HjUaXE>J<BLzZgo<o0
V83Gd;FN[5R^2X;zb_cR>L2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@a1
!i10b 1
!s100 CHfOQ==Y?WYaf?6<G[iWi0
!s85 0
vPCIE_EP
I]]EgO@MHnXCmAV3KI_f]o3
VLg]6HI;KgfeU[c?PF0o5V2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@e@p
!i10b 1
!s100 nV814R3_RNc5??mK[QJ[?2
!s85 0
vPCIE_INTERNAL_1_1
Iha`g=A9MP@5H960mC>5GV1
V2;Xfkzceb?oEhGaCIi`Ig2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@i@n@t@e@r@n@a@l_1_1
!i10b 1
!s100 :aaBR>T5fOPQdWU]:=BD70
!s85 0
vPHASER_IN
I3Vc65jK2KiI7B:<<BE3bz3
VYBgn=<^abCW?KJH6NT34h3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n
!i10b 1
!s100 QZJh7S9l;VZlIJ=BM[`Fd3
!s85 0
vPHASER_IN_PHY
I0>jDR_c27eEcW@:Kk6S;X2
VJo9FH6T;[[:[7dYKJlN:K1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
L0 42
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n_@p@h@y
!i10b 1
!s100 aGU6cUWUVgk?FCe9OYM661
!s85 0
vPHASER_OUT
IMVC`TGGZc2_o2M@GFKz[>1
V]0l1@8mIMeS4I4HZeZd4;0
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t
!i10b 1
!s100 ^9VjfkN9M^A3Sf]NNe_1`2
!s85 0
vPHASER_OUT_PHY
I1P:I?D?6_[W6@T6W88__`2
VDE<@fbVj4IEZ7HlSeCXT@2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t_@p@h@y
!i10b 1
!s100 V2UP92AjO3nF2AfK37VP83
!s85 0
vPHASER_REF
Ih?iD@oe<Ci`^;L?8:NP<M3
VZ@<731M@?Qd1fR@U4SLTg2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@r@e@f
!i10b 1
!s100 bIzlRCoS47LgcS8TGRii20
!s85 0
vPHY_CONTROL
I3KKSmX[_M9ghZ9oA2ecDV3
VZU;:;iF];NdD1XW<;GVc]0
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@p@h@y_@c@o@n@t@r@o@l
!i10b 1
!s100 VUBnDlgZcY5NM1l6cQ=c10
!s85 0
vplg_oserdese1_vlog
Id=XAHlLXC2?Z@QT6nC7Hh3
ViC8MO=Q]jWgE[f9EXE``M1
R1
R2
R25
R26
L0 606
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 6QL@FH@D;;XI4l9k`lGab1
!s85 0
vPLL_ADV
I@io^AG937l>[MSoj0[YhM1
VN7N:KX@jhfmAZBmV3DBJ;1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
L0 52
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@a@d@v
!i10b 1
!s100 HHaO@hjOz>_<Q_IQ3TWBl2
!s85 0
vPLL_BASE
I^@4`BLAEMG<7dYZLK41R=2
Vd@aL@mPGh5^6on4NmM5CJ3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@b@a@s@e
!i10b 1
!s100 PP07lY2WMRoblmi<5k8Va0
!s85 0
vPLLE2_ADV
Io>Z<=_a9lkG3LV^X[RF`73
Vng`[Ab6?KMfeh1FM1d=QU3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@a@d@v
!i10b 1
!s100 RQG5zZn3oAlSlfHId[ZTC1
!s85 0
vPLLE2_BASE
IgoZ=iM4QUR:Xl?W3z4=2k3
V1H^=haMo7Kib1RmHO6fzA2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@b@a@s@e
!i10b 1
!s100 SC[^3Ng>7>zElgoB?F0JQ3
!s85 0
vPMCD
IC=>cn;c@9?4fj@6C]N:_B2
VQcj_BD_[iDE8aZAz[ee[b0
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PMCD.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PMCD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@p@m@c@d
!i10b 1
!s100 7S]F6<[JFBgez[^dPf6:E0
!s85 0
vPOST_CRC_INTERNAL
IMgOl>OaTd28z>XGSDaWCP1
VdPSH:IFi9g_GB6DH7Di>]2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@p@o@s@t_@c@r@c_@i@n@t@e@r@n@a@l
!i10b 1
!s100 C`4TZI93mb;WKjeJ:d`120
!s85 0
vPPC405_ADV
IILUi]_XIW3b35Z2MYom>A1
V`dCZJ8jcZebGkUhlbT3k`2
R1
R32
R33
R34
L0 20
R3
r1
31
R4
R5
R6
R7
n@p@p@c405_@a@d@v
!i10b 1
!s100 O[m_Uje0^oQDEeAFnY2NT2
!s85 0
vPPC440
IU?C;2Gl[z2hBmeehA=QZZ3
VK:acRG2=7dXk?`6OeUWcR2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PPC440.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PPC440.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@p@c440
!i10b 1
!s100 H=ZT>]7eoc2T_KNHT4D^02
!s85 0
vPS7
I>X=gJ80WWzeU;<1mdHn_c1
VLm4hb^YLV_UbCT;JJ3;K[0
R1
R10
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PS7.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PS7.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@s7
!i10b 1
!s100 AnEBFP`OfUTO[kV7_?HS11
!s85 0
vPULLDOWN
IQCSdkFaRAZ7`>]@Cn3MAE3
VZUdGNiml2e<9T6mG3?H0P1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@d@o@w@n
!i10b 1
!s100 6@68`__9ighBY0L5`men02
!s85 0
vPULLUP
IK<i[BCOF6OZHPz]gh0jf71
Vj[M6G4e]KNM:>LlcQ8QF82
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@u@p
!i10b 1
!s100 QUOYznG9ZX0hizzIh>G5R3
!s85 0
vRAM128X1D
I>@TY0ZcBz_^zT3c]A2Jc21
V?D=ij@1oEWhYiFDzLSiFY1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@d
!i10b 1
!s100 ?ZaRZZB64aH48MA7ia2Ti2
!s85 0
vRAM128X1S
ImIB;IJXONfe0OECk_Q0]k3
V19H_CBIPKGj@V;GU0ENYN0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s
!i10b 1
!s100 2G5Oi766J9OFheW4EW8Ma0
!s85 0
vRAM128X1S_1
IXH0:aT2RYX`_[kPRM49kN0
V2ci`FSE=W=ZGhlKNYcz_G3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s_1
!i10b 1
!s100 TbbZ=1SUP8d8d7lZJ9Xn=3
!s85 0
vRAM16X1D
IZ<fnG?f<mX13TBGfY@]2H1
Vi4mZVSNV2maM;1PcV@m7Z0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d
!i10b 1
!s100 XOlTFcJbg`Q_`[GkNgjh=3
!s85 0
vRAM16X1D_1
IXK4kDFl^hdk1g=_SQ2V5?2
VHLY9zNldRf`oYcPmkMZJY1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d_1
!i10b 1
!s100 91Eh@fI]6DCmXS_G92n2J1
!s85 0
vRAM16X1S
ID1cdaGfE@>1196mAA`J]j3
V<4Z4]>;jX:F^RiaRUfnb93
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s
!i10b 1
!s100 19hoQ`6zK<SVNLTh<FXK12
!s85 0
vRAM16X1S_1
I;<<zzIodjIde]dFQe_XLm2
V_EISY?o>a<Pcmk;Q9K8if2
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s_1
!i10b 1
!s100 aKfUNbzoj`dT81I[>1WkS0
!s85 0
vRAM16X2S
IWA>IVbgG_h27PDoVHLinf1
VVg5KSJ2RmZ?`U@f=A;9kA0
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x2@s
!i10b 1
!s100 ?5:AQ_UjozmmoVDf5hj562
!s85 0
vRAM16X4S
IiW2NaOIKDj=:TcL>OaQ<K0
V599Djj6FzJhXe;D<az9Wc1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x4@s
!i10b 1
!s100 6?U9Hh5c@k@QdY`H9Uz:80
!s85 0
vRAM16X8S
IC832n>If;GLCdP=nB]JIo2
V?MeOk>`BhK3[WVd5kG3N<3
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x8@s
!i10b 1
!s100 YgDET70mlTTQVN7b7nE@`0
!s85 0
vRAM256X1S
IEPPkk2?S0BCeXQ:JQDn3h3
VT83Z[02n^4Q;16V59<T];0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m256@x1@s
!i10b 1
!s100 MRK?LIGC<64lg^ha<e[fW0
!s85 0
vRAM32M
Ii`S8YG8__P<>7PW<dl_gE3
VgdI0ddNdZ^G4eKZRcj1al3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@m
!i10b 1
!s100 ]HSUC`T2g2iX8_BgQDjib1
!s85 0
vRAM32X1D
Iiee6aaY83NNWJ^HIDXVbm3
VkLXI0STO1kQQN=]gDB0Ke1
R1
R40
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d
!i10b 1
!s100 Y[z;=?d6NlH9OYkPn=jE_3
!s85 0
vRAM32X1D_1
IJHK>EkO`Jon7M7zTgR0aY2
Vc6oGjgdG??4dZhebUKNET2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d_1
!i10b 1
!s100 5C54Kh`=:8AgKg^CSlKYQ2
!s85 0
vRAM32X1S
IVRVUIACGQZSNFSZD1n1>22
VaJ?U[Ql[XzagLOlka_dW;3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s
!i10b 1
!s100 QcA2QDiBd1:]caPi_mj[80
!s85 0
vRAM32X1S_1
IMR10a<G5oJf9QAXgWTgej3
VgYE_`3_R_@B][Jdgc?XKE0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s_1
!i10b 1
!s100 aWPeNC54o2WB;mkOIg>M]1
!s85 0
vRAM32X2S
I@A:MREBe>UM<D:gACm@EM0
Vc@O]4R[h5dQiFN68C2G5V0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x2@s
!i10b 1
!s100 WTOiKNkThi65HV2H@@oB90
!s85 0
vRAM32X4S
I298m>f;6]]>8=SFaGHUM;3
Vkz:_e==;1j@EcB=gEYcgE3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x4@s
!i10b 1
!s100 i6X>Q96z2@=U5Qj2QiNnz3
!s85 0
vRAM32X8S
IzU7TR[h9feBTGQR^JM=oZ1
Vd^YTf:jZj1;d4WeQ:<`?e1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x8@s
!i10b 1
!s100 ]UhReKb5[1KbAf0>T[U?33
!s85 0
vRAM64M
I`0<XomIcJ8moaaa6ZhXeo3
VdSo8PbjfR>J=d^BZkL[JU3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@m
!i10b 1
!s100 0jOe_h=jjzOkU@c[H]QP^2
!s85 0
vRAM64X1D
IK8ZR0KPi6HOHAPXOZn@=n0
V^7jl03So@K@CVR7Q^V>OM0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d
!i10b 1
!s100 zE`c@[THUcn3V`QgVUXi<1
!s85 0
vRAM64X1D_1
IBXnbCVFQl_UB0FYJgSH`Z0
V`oO2mzSkSKF>m19Kez<`z3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d_1
!i10b 1
!s100 ?KH5Y0?nR@G?hTf[nk<Jn2
!s85 0
vRAM64X1S
Ig^Nf3]M<N;iE90eW:nB?T1
VdK4bjFAU_aa<AejVNF;_Z0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s
!i10b 1
!s100 ZQJVS;L2bk?Ai8@bLzd4I1
!s85 0
vRAM64X1S_1
InW[^0>G34MalOFJTO]b;61
VI;3;k:^;A4czaC:j2G7z40
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s_1
!i10b 1
!s100 RjRfjCl_99oof>od4jOC:2
!s85 0
vRAM64X2S
IMQ501BJ<HKVZ63>H2QFKc0
Vo`P]ZPKP:D1@[`g6h]`QU0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x2@s
!i10b 1
!s100 cbnYFEdbRDRJ2E`S8C:jh1
!s85 0
vRAMB16
IQi82zzoRffF3Yb2KV=]KJ1
VLLICoI?e3cA>G[nUV[FmR1
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16
!i10b 1
!s100 ik6FZfQA?;RF3OoSnP0dC2
!s85 0
vRAMB16_S1
I]aZkf[<R9Le>64`YGT7c81
V7D:G;F4MD6oUUeOgKAFaX1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
L0 282
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1
!i10b 1
!s100 NK>BHnzN7cokB;Y?GAcSo3
!s85 0
vRAMB16_S18
IJ2MR@JW^_3?ZC6J]Si^H>1
VONR=:n][KDE5f77z@RSbn1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
L0 469
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18
!i10b 1
!s100 7VUK6W2YMb]gi<^5GPBZF2
!s85 0
vRAMB16_S18_S18
IPDB<jS?XW>SYlc?<NU^FH1
VDd9QW8mclcUbfbBN7^06M0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
L0 1122
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s18
!i10b 1
!s100 7V>Y1a>@Z6K]1=7856leB2
!s85 0
vRAMB16_S18_S36
IDRT>HXGK<=DV>HWS[SSVR1
VGaHOV0J>JmPFgTdzUCQ0S2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
L0 1259
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s36
!i10b 1
!s100 F7nj^fMQ8H0fDXM^X_kkN0
!s85 0
vRAMB16_S1_S1
IlI12]F?]nKYAK;YGlnOHc1
VOGGOaGBc=o<DSC0e9VkdR0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
L0 798
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s1
!i10b 1
!s100 WFHTUGOiVghz0?ddniC1Y3
!s85 0
vRAMB16_S1_S18
ImSX5me6Y[6N[6GI7GGPfK3
V15BW;>1@>a6?Z_L<TZQ@c3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
L0 946
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s18
!i10b 1
!s100 03g]7bBoW5>UYUg64o^e42
!s85 0
vRAMB16_S1_S2
If;cfiCJ8d]@VfTZ[N^X3f2
ViL9_DOSSTLKDdC4im7EO52
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
Z42 L0 810
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s2
!i10b 1
!s100 OiiAA`5I`^XKda<LzM3og0
!s85 0
vRAMB16_S1_S36
I0AJd^64`d;AL?CzUN<Y=g1
VZU3D<?aUWliOCWYON7VKd1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
L0 1071
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s36
!i10b 1
!s100 hziHSFfX@W6a2GW1`oI3[3
!s85 0
vRAMB16_S1_S4
IV7fXQR^Y>Z^G_U9nLU39?2
V77EGVWnA6Ma?CKl410:G[3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
L0 823
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s4
!i10b 1
!s100 [<BNWWjOd87d[T:[KB@lS2
!s85 0
vRAMB16_S1_S9
IP7;U:o[]jmTLK8e:nm_@I2
V2XeQnYB`5G2RBLZGSDHV>2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
L0 884
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s9
!i10b 1
!s100 UI2723UaMoNfeiM4=AiB00
!s85 0
vRAMB16_S2
ITSXD2i=CQ:nfW@o>``N2z0
VBb6le<81I^i]eH:R>dC[[3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
L0 291
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2
!i10b 1
!s100 nDT^:>EF54^2TfNe;MBle3
!s85 0
vRAMB16_S2_S18
I68QeG5FQLKAgcNML@M0XS0
V6JPbj@n6<=YD2WVZkNec;2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
L0 952
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s18
!i10b 1
!s100 QGAF@O^IZ0Fi?WW`fiQKJ2
!s85 0
vRAMB16_S2_S2
IWQ6dX6M@ZYEzFAn0MHA[=2
V:A_4TNknS;C_eVd]<BdXR0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
R42
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s2
!i10b 1
!s100 Y=zmCFfH3lfTbPKLl41113
!s85 0
vRAMB16_S2_S36
Il^DYOhY2CeGGENR^_4YdQ2
V@gn]?l>NoT7EfDd3AGM2d2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
L0 1077
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s36
!i10b 1
!s100 ;jc[MDUa^fa]mnKN?Vn0L0
!s85 0
vRAMB16_S2_S4
I3Kg0V=OGb@V45;>ImDInH1
Vg;7>:1Q>SfnLP1YZ_[jGi1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
L0 829
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s4
!i10b 1
!s100 JAm1Hm[dg]ONeDf[QMF103
!s85 0
vRAMB16_S2_S9
I3HDTno6:P0RHBCU[AnmJo0
Vnn0e6dF@=^Z:6Gbe5UC6G2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
L0 890
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s9
!i10b 1
!s100 kUhNMoVT8Y=910o7U3]P62
!s85 0
vRAMB16_S36
Ia]?DT7U<@I:IB1nK44FK83
Vjba``MHz1HKN^mBAdgD1N3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
L0 648
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36
!i10b 1
!s100 7CcDOV7jZVLZ9i=F4:FYM1
!s85 0
vRAMB16_S36_S36
IYnY17<JiJAT0Yd<Nh2a713
VA`T:MReYR;VSM;^AEfAK:2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
L0 1372
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36_@s36
!i10b 1
!s100 DobJ5X`f`9>b0fEHARIIL0
!s85 0
vRAMB16_S4
I5K8=h5G3H?7MWYca@d55]2
VR=b]_Z:;mE>i;PDNhb7oT2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
L0 310
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4
!i10b 1
!s100 C_dC7TJd9aC1fna[mID?;2
!s85 0
vRAMB16_S4_S18
IHCo03G;T_m@^_5;0IheMn3
V@GZ97a6UEAMP>13N_`cJI0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
L0 965
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s18
!i10b 1
!s100 f27?>;k6?0KV@BmjYR`[X1
!s85 0
vRAMB16_S4_S36
ITNaAfcN_i?F3<H`=nElBF2
VzfM[FgZYVzK@0BKjAYd6]1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
L0 1090
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s36
!i10b 1
!s100 `6FaFJaBO<n:VV5JKNRIN2
!s85 0
vRAMB16_S4_S4
ISNn4mhB21=o6foPcEzVaZ2
VhS_=42VGiKX5Ga_D4FC@`0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
L0 836
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s4
!i10b 1
!s100 i6z<NNd?JDdB733z[QokA1
!s85 0
vRAMB16_S4_S9
I3J1SoD37E6G7`mkZj2>:>3
VO1RUE;?9gXTkHXz4A>C6V2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
L0 903
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s9
!i10b 1
!s100 7BnYJ]ZoCSKPlC@Si_Qc82
!s85 0
vRAMB16_S9
IRGm3ddTbcCA7Gm_aYb0?L1
VaKA>`2PG22KG9j3ehh2520
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
L0 380
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9
!i10b 1
!s100 Q;?^Yo4eTb:LiH=:`2IUh3
!s85 0
vRAMB16_S9_S18
IfYhED7zldTzX3CMUI=Pl82
V^leFz`>e8iIic6Gd937E11
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
Z43 L0 1072
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s18
!i10b 1
!s100 ?Mj?gcHJ6SVLL2SCZ0eJL0
!s85 0
vRAMB16_S9_S36
I`9AS]B4e^iP@[D;Uj1SMQ0
VHI7;0cMW`9e_hZIYmbPhn2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
L0 1197
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s36
!i10b 1
!s100 SB?Y_=icA58j6;U8F2`cO3
!s85 0
vRAMB16_S9_S9
IoJdJ7mCMC7Il9n^?:6K`k2
VjRE]GJTVQM5K=>WRoQHe]0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
L0 997
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s9
!i10b 1
!s100 _bLCKVWaKJBLOJV?:B7AD0
!s85 0
vRAMB16BWE
I5Qj;I>=ZdLGAT@R_LXeAa3
V?=_NkcAJ92fLgb8H]mNln1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e
!i10b 1
!s100 7F:zeWjh5@W=bgAYNb<zQ1
!s85 0
vRAMB16BWE_S18
I_[3S8YIXTBD5V=U]nWYm51
V46H8ZE2OSiWlAC`fgWijG0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18
!i10b 1
!s100 0ZaXP=EhnE5j[EgC:[VGD3
!s85 0
vRAMB16BWE_S18_S18
I]^k7Ue6QOk5f;aVen27`]2
VNXaaZ9I:513[7<;6UNRe41
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s18
!i10b 1
!s100 QOKiK1QBN71IlL3oV9FXo3
!s85 0
vRAMB16BWE_S18_S9
I5IGWKj`o_K9ke1aY9WF^?2
V;PI`3UOUAj8BR[=WPUFmF2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s9
!i10b 1
!s100 A`M<H5IP4GA1@5HioTRWN0
!s85 0
vRAMB16BWE_S36
I4nLo>EJRji4ZUB6aS1_Xi2
VBKY2K`KlnA]Lb4LoEb9o^0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36
!i10b 1
!s100 14g=Y8gU;WUB=;:RObl[=0
!s85 0
vRAMB16BWE_S36_S18
IS>l>E01^ge_7]g7FG9ake2
VD:EWc<_BIdDm4;137bkb>1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s18
!i10b 1
!s100 O8PmGXKh<=dCQklXd@Lgo0
!s85 0
vRAMB16BWE_S36_S36
IXIK1dUJbj1i@z_[dfHKf<0
VTVRcEhY<N6X3Y56@CVK062
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s36
!i10b 1
!s100 onMl>UkW@o]`lDFk_0<bj1
!s85 0
vRAMB16BWE_S36_S9
ILADO1mKI4LjVQb7JJ=KG`3
VePU]R2LjM^KIH1Bl9WWh@1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s9
!i10b 1
!s100 CijUd025d5l_z<7ao8mgc3
!s85 0
vRAMB16BWER
IlWEe6fTe7?bPlOb3G6a>X1
V5_IU]lX@?o>BQ1^bG?gG41
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e@r
!i10b 1
!s100 n:o6^k11<;NCNUji1^MkK3
!s85 0
vRAMB18
IKz?M73=n`M9Rl>:[H@:eW3
VFk=DjKjA7;`8bIMAE3IOh2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18
!i10b 1
!s100 39kHzMNa@M13IcFmmVe@W1
!s85 0
vRAMB18E1
I?C0OGEdG6@emK;87@[DXj1
VI@bDDE0`bE[Mo0W6hm9m33
R1
R2
Z44 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
Z45 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
L0 61
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@e1
!i10b 1
!s100 [CM@=G6kJW`3[8ZKkLEWT3
!s85 0
vRAMB18SDP
ISF8U]3n59iNi3CR5nnP<X0
VKBzhG=O0fbedK]0z=VclM2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@s@d@p
!i10b 1
!s100 UIA@I?[UJj^=4NcA=E2P<2
!s85 0
vRAMB32_S64_ECC
IJ3kJA>1HIU^=Z2ChBRM553
VMLC[R=2gn1?IU]j>Iaj4>0
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b32_@s64_@e@c@c
!i10b 1
!s100 gkEU]F4@m1CX;809XbcS33
!s85 0
vRAMB36
I>fA^Clk7adl^:JmYYDP>H2
VXE_M6>mgIl2aInaP6NPKP2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36
!i10b 1
!s100 `LXX<aaAR3=T?c4cGaTC22
!s85 0
vRAMB36_EXP
IK]2@L;LXmZ^EQJKk=Z1cf0
VXaJ;nib7SU^<6XB3YznIh3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36_@e@x@p
!i10b 1
!s100 9Kf]hNDz=X`jLU4_zP5jA2
!s85 0
vRAMB36E1
IjcL5MROPX1in@BmFdK0W33
VG6LX>4cPzb;[7K=jj7EgK2
R1
R2
Z46 8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
Z47 FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
L0 68
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@e1
!i10b 1
!s100 Li=RCEU<R`>oEmf>gFWNJ1
!s85 0
vRAMB36SDP
I]KiW6oY6Mjk8ab2R;IVC22
VaRSzk:5AM>EgjE^FaG3Y[3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p
!i10b 1
!s100 cQLXb4WmW34b;G1]FQ6P:0
!s85 0
vRAMB36SDP_EXP
IS1z9FeMd[z[b2C7L<fGoS0
V_jRZ>HWJ8f_A`5Y]X6aOm1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p_@e@x@p
!i10b 1
!s100 22GPoA]H`VE;f?SRi0X^30
!s85 0
vRAMB4_S1
I:?A[T9`[IAN7W6YG8<=`:1
V@0?E6m4PCnKI[dN?kg0DO3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
Z48 L0 169
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1
!i10b 1
!s100 Jc0z8:P;D8j6naXDX?nDC0
!s85 0
vRAMB4_S16
IiWA`A`m9b;WM0oLeo3SJJ2
VLnDF0NSXl]A0PFC:WNROO1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
L0 285
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16
!i10b 1
!s100 g?kdnRHmKzg_c[G7QjDk[1
!s85 0
vRAMB4_S16_S16
ISkD5>`]F`^ETkQ]O7UCVW1
VD60RWXH]Qo3IUn_7c_4d52
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
L0 697
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16_@s16
!i10b 1
!s100 R9?=8Qb[FFhVO7njeODiD2
!s85 0
vRAMB4_S1_S1
IOKfMM3Ub60jBlMLS4lhjb3
VLiKPeGDWlcVbbV1^ii37F2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
L0 555
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s1
!i10b 1
!s100 ]Z``3RU`29K>6iY<NWBmL2
!s85 0
vRAMB4_S1_S16
I3VWS[jAR4KY4mB]?[8`C80
VlU`dYP7V3603nR`a7?5M_3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
L0 626
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s16
!i10b 1
!s100 b8F;A^[zYNLVn;J]kH]@f1
!s85 0
vRAMB4_S1_S2
I[82kD@8ikhZC8YU=@HiJ32
V9Ifd]E[3>WfE;zdId=a@<2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
L0 559
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s2
!i10b 1
!s100 ?E]m?VeM^Z0BmA[NVgmLo0
!s85 0
vRAMB4_S1_S4
I:?[S3b;0ZSYz?g?_dbZf81
VAM`J?RMN=A?GfRAWDSJ4D3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
L0 568
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s4
!i10b 1
!s100 4FkVUajMkfY?dXoY?Zz?K3
!s85 0
vRAMB4_S1_S8
IOfaoUh=_WSaS5eiLog@Lm2
VKGd70Cd:8>KCjj?=U9@aZ2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
L0 587
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s8
!i10b 1
!s100 7j7dK4?6V9>W`ZgEeLl@Y2
!s85 0
vRAMB4_S2
Ic92]PP?IEFQT;5PE:bNJ^3
V^K]638UC__P[AblFKo8[E3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
L0 176
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2
!i10b 1
!s100 8:C4:lQLUc^5NHnWk<GQB0
!s85 0
vRAMB4_S2_S16
I`5e^_jAc1EcK3SWS=<og[3
Vl=k>8oZ5TBN`UH4zKSg@A1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
L0 630
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s16
!i10b 1
!s100 2?zG>B_e9b^QWA@m9W9761
!s85 0
vRAMB4_S2_S2
I89504=14BH^JjDIYh1mlg1
VFH3o=_:]P[]jKN<@m^]U13
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
L0 563
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s2
!i10b 1
!s100 2o2J?ISf[olXia;XC^5W91
!s85 0
vRAMB4_S2_S4
I1QeUAM4A<8A8JIn8cL=J^3
Vc0P:eclnC=AR;ODS_d6bz1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
L0 572
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s4
!i10b 1
!s100 ^9[S>3Yk32[H=ZNKTFdoW1
!s85 0
vRAMB4_S2_S8
IghfmUSLhTI3Sg8IlOl3BS1
Vmg]UQg_77AKWz4<<hP>VI1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
L0 591
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s8
!i10b 1
!s100 lSfaYdFRB=JKJ?HkdO<IR0
!s85 0
vRAMB4_S4
I3zYJ65]dAT8]36DdM>26k0
V58UXfd[KFNZgBRV`SBQSi2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
L0 191
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4
!i10b 1
!s100 GklZD56^@5l:2Tf=Yh[1^2
!s85 0
vRAMB4_S4_S16
IPIhAfIDg[<DNABZll;fo[1
V5QX3I5P1iADei9`b46Ad?1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
L0 639
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s16
!i10b 1
!s100 @a`WLg7:5d49Ze]3<37Xm0
!s85 0
vRAMB4_S4_S4
I8_FP0A<fHmHi;abCJEhO93
V?D;RM0I2XD_z5o2HVeN@f3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
L0 581
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s4
!i10b 1
!s100 j[C>5`hjHJ4W3FNQOm_8Q0
!s85 0
vRAMB4_S4_S8
IYEdkRjVLjba<nA^ME[iUP2
VhzfUZEeVRFHiH@<n6Sjbb1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
L0 600
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s8
!i10b 1
!s100 ^;FJ_a2zgU9_VaM2ni5`g2
!s85 0
vRAMB4_S8
I`@dggRo_mCTQ@WY<NW^BQ0
VmH4^CNiUPkQCf5jb;na;e3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
L0 222
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8
!i10b 1
!s100 OLz=1LY5fbDn6O6o9`HZ<3
!s85 0
vRAMB4_S8_S16
Ib5h@]lP1VQ0@_]eQHG94m0
VZX598d5lNOB6ImmEhQL2i3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
L0 659
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s16
!i10b 1
!s100 =X@FJ4`[c5cAFL<=mA3R01
!s85 0
vRAMB4_S8_S8
IX6KD_b;<z=;[E6bZTH=3n0
VF1GjETfA89UZ@NP<WR@Q60
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
L0 619
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s8
!i10b 1
!s100 3g>C800Ei2NKdE[K6[2G01
!s85 0
vRAMB8BWER
I^@jlzVhR@NOXa<4UVR5JH3
VdU19Z;zUh5:<mQVDn[dAj3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b8@b@w@e@r
!i10b 1
!s100 5@WLJ0Y2HIg?`NSNom2_Z2
!s85 0
vrank12d_oserdese1_vlog
Ia@RHQj`9kUUJ87<OQ=7Y41
V1=no:Hn7GeL?@QDncXzYl2
R1
R2
R25
R26
L0 866
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 O1@@F3JJzJT@3oHZ;mOm90
!s85 0
vRB18_INTERNAL_VLOG
IQMFSiAjfEUVm9zT^Da2Fb2
V2h2mcclQi2eO4^TTR`Uh92
R1
R2
R44
R45
L0 633
R3
r1
31
R4
R5
R6
R7
n@r@b18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 `@VlZ6IE=WZP004?iVjaI0
!s85 0
vRB36_INTERNAL_VLOG
I232P[GO2P5DcM39KFSIYQ3
V@kmg7M=C[8<0PLQEY]`RV1
R1
R2
R46
R47
L0 942
R3
r1
31
R4
R5
R6
R7
n@r@b36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 ;zIPKmzS]z;WmQQ?1?ffz2
!s85 0
vROM128X1
Ien1VXkbk;QNEkYmEP:eK31
V4A`T:[?6Q0U[MHMjT7zIN3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m128@x1
!i10b 1
!s100 N;5h;ZP_<M<i;j<2gUk2`3
!s85 0
vROM16X1
I12b[PK>5@oQKCH^kL5J>S1
VM99JVY>[6WonOPKL<;c@P0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m16@x1
!i10b 1
!s100 V2X=oZ]JS]TYQe3Da<eUz0
!s85 0
vROM256X1
II?MAJ@fPiSzn:I]<d:f_M1
V`Cz2?3E33oKX>Eg[`1Y^C2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m256@x1
!i10b 1
!s100 l=TceUT<NoWf<5ga4oW`10
!s85 0
vROM32X1
IL5^H`k[8`JQh0f<JkhnjT3
VcB;KOMVZ0:iYLbbZS3gXi2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m32@x1
!i10b 1
!s100 3P_]lIcbf[goCNJH6bDhb0
!s85 0
vROM64X1
I7d9k_P:CYAhg<UZ]?2G8O3
Vl<8WYZ@K[Ta_a=igC<JKK1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m64@x1
!i10b 1
!s100 SLHHi@zM6;IN50NHJ[I[J2
!s85 0
vselfheal_oserdese1_vlog
I5I1TZ4Rl^j;5j5kP`kgg;2
Vg>Uzc>KLOd8XVKiz^J=a91
R1
R2
R25
R26
L0 475
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 _Rm=0U;c]h5=aRn`7DVcz1
!s85 0
vSIM_CONFIG_S3A
IRDc2?fKg_YKZEBX3?8?L80
VbR4oZKUz4Nk??SKkZj`X60
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a
!i10b 1
!s100 Ha6Dz`[_H3TJ:^?17z5=V0
!s85 0
vSIM_CONFIG_S3A_SERIAL
IjYROhEfIbcbL7@OLSl0VF2
VSJHSel7>9ZgNG?3?oI6Z20
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a_@s@e@r@i@a@l
!i10b 1
!s100 M=WLSBzUO]G<M`@YDnf?L0
!s85 0
vSIM_CONFIG_S6
I]TE:6YBT>8T6@;U3bWfgI1
Vg>l=b1E?@o?l:JNR]gB^=1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
L0 40
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6
!i10b 1
!s100 Y_K<7mnUlA64hBlKL3an72
!s85 0
vSIM_CONFIG_S6_SERIAL
Inm3AIm>Wh8Jm]MHPfhFk`3
VW4WzNmOkdhYIL`j3>M`[93
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6_@s@e@r@i@a@l
!i10b 1
!s100 W8@?28i4z3S]dfV2@Q_aX1
!s85 0
vSIM_CONFIG_V5
IQFm@42Bbz0^3CQ6n^OcKK3
Vk0ZB=:<@FFanafZFXUUFD2
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5
!i10b 1
!s100 Z^zm=Hml`2`K_do?QEgOC3
!s85 0
vSIM_CONFIG_V5_SERIAL
IMNGiJ`>e^__j;:bIfS1bL3
V>=?Mm<BPW>`5A6LbDTMMl1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5_@s@e@r@i@a@l
!i10b 1
!s100 laRLjNm<K7e?Z@MS7OACX1
!s85 0
vSIM_CONFIG_V6
IzL8K[JK7mWnKWIkhc;b6l1
VNI`lJ<D9K_0T:T6;>P[X=0
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6
!i10b 1
!s100 E;<nIZUP1Lc:]g<iR1SZ72
!s85 0
vSIM_CONFIG_V6_SERIAL
Ie<PD67IV?kb_]NPE1gNbP2
VNSOIa3U:DzMm93i99MLAd3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6_@s@e@r@i@a@l
!i10b 1
!s100 8m<amgdGHl7;=8h4=KXGF2
!s85 0
vSIM_CONFIGE2
Ic^9oid4N2e01okIi?V09L2
Vdn>e]lcmZ9U;iz6[X^GCU1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g@e2
!i10b 1
!s100 @FP93V80GnUV`fjVAb8zZ3
!s85 0
vSPI_ACCESS
IZ4YYJFETCUzkNA3kZBX1Y0
VHJREN?ZhXC6:cL1hez5W11
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@s@p@i_@a@c@c@e@s@s
!i10b 1
!s100 ^z^7YKf<?CG<?_F07jcdQ1
!s85 0
vSRL16
Ia[;=Bjho]B6;3H=iAPBb03
VQ3eoKZ6iKb:_>WO`;@29N1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16
!i10b 1
!s100 zGB^FBfL<aUVG?A3_nkn[3
!s85 0
vSRL16_1
Ij6le]9UdC;YW;51[85zjK0
VA`Q@cJZRD6T7N85UZdXJi0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16_1
!i10b 1
!s100 ]E2MTKQ7=a<m1=2lRb^k33
!s85 0
vSRL16E
I2BZz1^[;ZN^kifKk1J@Lk3
VT8U2f=;D`2E5YB[XeNKG>1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e
!i10b 1
!s100 1IZe=RhP]4k>]Ja2B_Pkz3
!s85 0
vSRL16E_1
IVZC^gOCBe7bhbJmk8YeiD2
V80ZRc9hDYW_9`Y_oN=flY3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e_1
!i10b 1
!s100 `_]oXf8UZZ@hJS18G>^8S3
!s85 0
vSRLC16
Ia3`V0b^[m:OnmZ>fK_fVI1
VU;Fb_c=1Kgb[jkW1Kd]C83
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16
!i10b 1
!s100 m2PjCAh1Ad?hFfIaz>M;m0
!s85 0
vSRLC16_1
I^kH1>``>Gm2N0m<6WicC33
VJ7_0G:TcoU=IC4FRhSAaH3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16_1
!i10b 1
!s100 9aPDZ2jG42L8@P94@^:]G3
!s85 0
vSRLC16E
IZCmBTge8]X:j11Kb8<5Uo1
V_Ozl@he0XLF?Uzf2mNOMW2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e
!i10b 1
!s100 ej=<XHN^z?Hd8:764Of5V2
!s85 0
vSRLC16E_1
IMEhdB`Z>N4J9`WcL7`Q:W0
VMlF;c<iOBF2a139iQG?Zz2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e_1
!i10b 1
!s100 =ZEY3OI0V]c5Ofe6Vf0TO2
!s85 0
vSRLC32E
IkCg_8GL;Z<0JWh5E]U8mF3
VoFL1g:n=PZT=?QB>1kkJF0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c32@e
!i10b 1
!s100 g98N^;ScoFUBF6XU<O7BI2
!s85 0
vSTARTUP_FPGACORE
I;2B;n:z8d;QWoAX@J<?IR3
VFc1@n2[3C3hL8K3?nf?eG0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@f@p@g@a@c@o@r@e
!i10b 1
!s100 zz59]QUc:_O7]hBLiT?_d3
!s85 0
vSTARTUP_SPARTAN3
I1=PB;@M05NdC3h3i2DOZg2
VO^5mX^`=lf`m3Kc?FAzAo2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3
!i10b 1
!s100 oaQXJan9lcSaQ]l[JikPa1
!s85 0
vSTARTUP_SPARTAN3A
I8]zAda;QQ5:o=@R:JYXnA0
V3PN]EdVWF:TiTS5hmziYo3
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 C7aN5P1:`PE:CcAh_7d2J3
!s85 0
vSTARTUP_SPARTAN3E
I05NciSNc^aBJ26AhQPC3Q2
VT=5aiZedZA?J5j3hdBzO61
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@e
!i10b 1
!s100 QZ[5>D_EU3TKPb=MDIVGI3
!s85 0
vSTARTUP_SPARTAN6
IFko30gGOMh59`o=_`oB3`0
VMnVVhQhH>?><dg5D629nk2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 lREj:M<K>PP[<zTo9^SmM2
!s85 0
vSTARTUP_VIRTEX4
IUU8LUUC`aWd3:gMD_Ij342
VfGSIE?7=mOL?:>IO=4B0I3
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x4
!i10b 1
!s100 Pki=6JikhAi72CA>Te3@10
!s85 0
vSTARTUP_VIRTEX5
IZ=HbEhFaf97EC2C>50WZ?0
VJTFZl=7H8N@XHUZHGo2Rz0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x5
!i10b 1
!s100 :8K9Dh]^Un?@dOYdO[`Pn0
!s85 0
vSTARTUP_VIRTEX6
I0H2CO2JAz>3m`SB6HnhXL3
VPa3TUn[S<Qjc[208gVV]72
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x6
!i10b 1
!s100 SG4AZmhHQlETUR3J<X]Vz0
!s85 0
vSTARTUPE2
II3_Qn:ej@G5672bmfai@T0
V4Zm@lh7J`k]:[60o^daUP3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p@e2
!i10b 1
!s100 Vk@5X3?TMnAj9U0`BoK6O3
!s85 0
vSUSPEND_SYNC
IJF@gF=nD?V19biYV^molI2
VaV1PPgb__V<_kE32V6II?2
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@u@s@p@e@n@d_@s@y@n@c
!i10b 1
!s100 k5V3AgWian]N?LZFFKoS32
!s85 0
vSYSMON
IdDPVDT<R=BXj>Q^>g<ECm0
VjjVJb:b`25f^mih`W0Q>^1
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@s@y@s@m@o@n
!i10b 1
!s100 BaBQb53Idl6_[Co::jm0b2
!s85 0
vTBLOCK
IEA`FHLVA8VH01b;W`SmVM2
VafBCWYlPoY64[a:knjG3m0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@b@l@o@c@k
!i10b 1
!s100 FmA@2lS@3QdaW1jFJG3g11
!s85 0
vTEMAC
I@Xg[cLV6^0icLGoNNUmZh0
V@iKDz4nbnGHB7C2CV[bF51
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
L0 42
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c
!i10b 1
!s100 @=89EXGN9fBYhGUIl=c_z2
!s85 0
vTEMAC_SINGLE
IF3GSbQZRamJ1eiZL`GA[@0
VPLC^jV0MUaR;GGOn;S;SK0
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c_@s@i@n@g@l@e
!i10b 1
!s100 TDKDOAOHKn:j0N5Yj@K0N3
!s85 0
vTIMEGRP
IWQYMYccgDeSF3=GLZ]g[b0
VX@WJZL;45k^9]SczDZGBN2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@g@r@p
!i10b 1
!s100 c56jhne3oDXRlIXOgIDm:0
!s85 0
vTIMESPEC
I3MI@9BCA`ad`>@GG6MF:n3
VCP=PAaRZ4=L=[i6EzR`bX2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@s@p@e@c
!i10b 1
!s100 ^:]MYQO=HAMPNmz5h16bP2
!s85 0
vtout_oserdese1_vlog
IO1UVd1NB;hfYj^PiH=:Y12
V6KA@fTJR^CL21UeiUH>kO3
R1
R2
R25
R26
L0 2930
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 7kXz51XD91[Ni?keZ;:H72
!s85 0
vtrif_oserdese1_vlog
I3fH6EW?jLImzJWKNMfzUU1
V1W`A9XeMalXl?>^:>[oNS1
R1
R2
R25
R26
L0 1292
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ?DJg5>jo3T7MmGa<h3Wg42
!s85 0
vtxbuffer_oserdese1_vlog
I0ai1c1YHEh[RaE;nMXXMA3
V2dXNL2>@In;CACeGHEmLO2
R1
R2
R25
R26
L0 1484
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ;>6>g]Oa5]B[1``BK=Cha3
!s85 0
vUSR_ACCESS_VIRTEX4
IdWW9j6jOdX0;7OE`BTW?Z2
V?[3RAeJXKk_kF^]ghfS5F3
R1
R32
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x4
!i10b 1
!s100 QA?C9`W6H[H9Ye_HkhH]X0
!s85 0
vUSR_ACCESS_VIRTEX5
ITU_0O]G`Xl@9KNN7WLdmc2
V]lHo>lS[F1>YW7BD9;:9n0
R1
R8
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x5
!i10b 1
!s100 _3=bSP0D_EQ7`[nNedah40
!s85 0
vUSR_ACCESS_VIRTEX6
IJnm4P]enFA=KYFdJ`IbmN0
VhkdE:Lz8Zg=nd=dehNgYN3
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x6
!i10b 1
!s100 <3e>dhIYF^<?6:@h<hn;72
!s85 0
vUSR_ACCESSE2
Ii]I_H=H:ZQR<nH3=Z8ja01
VNL`U]fe<LCC1ib?e[4Td`1
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s@e2
!i10b 1
!s100 RV<[=C]AdHR10@ICBn28m1
!s85 0
vVCC
ISm@B]bdHODH[CEQRI`4Uk3
V3Rm8330Pk1WQ5k9UefQ[^0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\VCC.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\VCC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@v@c@c
!i10b 1
!s100 fLfBDhdL_6O`oLe7OYEf[0
!s85 0
vXADC
IXX_0[2fgme1b;_nVGU4^83
VXVZ0n;BUQjN4Hd9W@;0<B0
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XADC.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XADC.v
L0 48
R3
r1
31
R4
R5
R6
R7
n@x@a@d@c
!i10b 1
!s100 OiNXFGeBMzB`C0TTleDa<2
!s85 0
vXNOR2
Ik<k2jodjVa:0oJaORUaMh1
V@INzGC`RakPdPR`JX`D`=3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r2
!i10b 1
!s100 jR:mminVF417fR:@>doSg0
!s85 0
vXNOR3
I:RGbe<jQgi>P]GlM[GI:[3
VDW2<4]>E4;QGh2z=^3J`D2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r3
!i10b 1
!s100 UfD:H2]L<E8R]TmUDCfSl0
!s85 0
vXNOR4
IHRLiNRN[<DgaGJYNJhYd12
Vg=P>0KdT]V@]mb94@8S@Q1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r4
!i10b 1
!s100 O:IEP]dNh0GE]OL0g>_n=2
!s85 0
vXNOR5
I?c9b7IT^UX052K=mb2;832
Vch7O@DEmaYKB;UhOdJ8l?3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r5
!i10b 1
!s100 `Xc?IRd`aThUb6^4g[_FW0
!s85 0
vXOR2
I;]gKJ^VTo;6PGOo6oFSY]2
VK6F08zTWBoo?9V]3SN9:E2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR2.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r2
!i10b 1
!s100 h7^`QQg2;e@OPT1FdKeS72
!s85 0
vXOR3
IgX6N`GAdgCn0WIhemHO?a3
Vn:L?h3R`THI:`kMX0M?1n0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR3.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r3
!i10b 1
!s100 KLZ6?Mn8_QY?9C^0[hh>P3
!s85 0
vXOR4
INSOnBdHL45dE`33:LRehE2
Vk`I3<djI0_7o6Z2V_GJ2^3
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR4.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r4
!i10b 1
!s100 3F>Pn<9`FbXe@RlN^V9ZF0
!s85 0
vXOR5
Iz7kBEAk6lJ4nZaVU7HOAM3
Vn9I]H[KCLfTA95Ke7Yl6P0
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR5.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r5
!i10b 1
!s100 NQmQe?Q9diF@1G^IzRl5k0
!s85 0
vXORCY
I<Y9`6l0acTTz_Uj7VUZlK1
Vz=jV9gJVcY=mlR5j4L71l1
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y
!i10b 1
!s100 g:UcXW:D;nFfYSVEoj2OS2
!s85 0
vXORCY_D
IZWKmamD_3SVFG6i7Y]]8z3
VGK^geDHVb6d8Ilck=QU870
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@d
!i10b 1
!s100 d<LEiCgjTC24W489<n0Fh0
!s85 0
vXORCY_L
Ig9h_d_;AJTF9c:FM_g4V]1
VB8a>ZE3nH6<GFVo6c_kOc2
R1
R9
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@l
!i10b 1
!s100 Z_KU=zhXS<k1<;AZ8JLbf0
!s85 0
vZHOLD_DELAY
I31L;H:McA8<3ICZPbU8[g0
V<D?l7Qa]eEbAYb_0MGjm00
R1
R2
8D:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
FD:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@z@h@o@l@d_@d@e@l@a@y
!i10b 1
!s100 @:QWX^@<HQ;1Oii7QfJXR0
!s85 0
