$comment
	File created using the following command:
		vcd file Trabalho_Final.msim.vcd -direction
$end
$date
	Sun Feb 04 11:19:53 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Trabalho_Final_vlg_vec_tst $end
$var reg 1 ! botao_passo $end
$var reg 1 " clk_in $end
$var reg 1 # rst $end
$var reg 1 $ switch $end
$var wire 1 % CLOCK $end
$var wire 1 & display [13] $end
$var wire 1 ' display [12] $end
$var wire 1 ( display [11] $end
$var wire 1 ) display [10] $end
$var wire 1 * display [9] $end
$var wire 1 + display [8] $end
$var wire 1 , display [7] $end
$var wire 1 - display [6] $end
$var wire 1 . display [5] $end
$var wire 1 / display [4] $end
$var wire 1 0 display [3] $end
$var wire 1 1 display [2] $end
$var wire 1 2 display [1] $end
$var wire 1 3 display [0] $end
$var wire 1 4 displayPC [13] $end
$var wire 1 5 displayPC [12] $end
$var wire 1 6 displayPC [11] $end
$var wire 1 7 displayPC [10] $end
$var wire 1 8 displayPC [9] $end
$var wire 1 9 displayPC [8] $end
$var wire 1 : displayPC [7] $end
$var wire 1 ; displayPC [6] $end
$var wire 1 < displayPC [5] $end
$var wire 1 = displayPC [4] $end
$var wire 1 > displayPC [3] $end
$var wire 1 ? displayPC [2] $end
$var wire 1 @ displayPC [1] $end
$var wire 1 A displayPC [0] $end
$var wire 1 B HLT $end
$var wire 1 C saida_negativo $end
$var wire 1 D saida_zero $end
$var wire 1 E sampler $end
$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var tri1 1 I devclrn $end
$var tri1 1 J devpor $end
$var tri1 1 K devoe $end
$var wire 1 L inst4|inst70|inst5|inst4~0_combout $end
$var wire 1 M inst4|inst70|inst5|inst4~1_combout $end
$var wire 1 N inst1|inst50|inst8~0_combout $end
$var wire 1 O inst4|inst70|inst2|inst4~1_combout $end
$var wire 1 P inst1|inst58|inst8~1_combout $end
$var wire 1 Q inst1|inst23~combout $end
$var wire 1 R inst|inst22~q $end
$var wire 1 S inst4|inst70|inst13|inst~0_combout $end
$var wire 1 T inst|inst21~q $end
$var wire 1 U inst|inst20~q $end
$var wire 1 V inst|inst19~q $end
$var wire 1 W inst|nome4~q $end
$var wire 1 X inst|inst17~q $end
$var wire 1 Y inst|inst16~q $end
$var wire 1 Z inst|inst15~q $end
$var wire 1 [ inst|inst14~q $end
$var wire 1 \ inst|inst13~q $end
$var wire 1 ] inst|inst12~q $end
$var wire 1 ^ inst|inst5~q $end
$var wire 1 _ inst|inst11~q $end
$var wire 1 ` inst|inst10~q $end
$var wire 1 a inst|inst9~q $end
$var wire 1 b inst|inst8~q $end
$var wire 1 c inst|inst7~q $end
$var wire 1 d inst|inst6~q $end
$var wire 1 e inst|inst4~q $end
$var wire 1 f inst|inst3~q $end
$var wire 1 g inst|inst2~q $end
$var wire 1 h inst|inst1~q $end
$var wire 1 i inst|nome3~q $end
$var wire 1 j inst|inst22~0_combout $end
$var wire 1 k inst|inst21~0_combout $end
$var wire 1 l inst|inst20~0_combout $end
$var wire 1 m inst|inst19~0_combout $end
$var wire 1 n inst|nome4~0_combout $end
$var wire 1 o inst|inst17~0_combout $end
$var wire 1 p inst|inst16~0_combout $end
$var wire 1 q inst|inst15~0_combout $end
$var wire 1 r inst|inst14~0_combout $end
$var wire 1 s inst|inst13~0_combout $end
$var wire 1 t inst|inst12~0_combout $end
$var wire 1 u inst|inst5~0_combout $end
$var wire 1 v inst|inst11~0_combout $end
$var wire 1 w inst|inst10~0_combout $end
$var wire 1 x inst|inst9~0_combout $end
$var wire 1 y inst|inst8~0_combout $end
$var wire 1 z inst|inst7~0_combout $end
$var wire 1 { inst|inst6~0_combout $end
$var wire 1 | inst|inst4~0_combout $end
$var wire 1 } inst|inst3~0_combout $end
$var wire 1 ~ inst|inst2~0_combout $end
$var wire 1 !! inst|inst1~0_combout $end
$var wire 1 "! inst|nome3~0_combout $end
$var wire 1 #! switch~input_o $end
$var wire 1 $! clk_in~input_o $end
$var wire 1 %! inst|inst22~feeder_combout $end
$var wire 1 &! inst|inst16~feeder_combout $end
$var wire 1 '! inst|inst14~feeder_combout $end
$var wire 1 (! inst|inst11~feeder_combout $end
$var wire 1 )! inst|inst7~feeder_combout $end
$var wire 1 *! inst|inst4~feeder_combout $end
$var wire 1 +! inst|inst2~feeder_combout $end
$var wire 1 ,! inst|inst1~feeder_combout $end
$var wire 1 -! inst|nome3~feeder_combout $end
$var wire 1 .! saida_negativo~output_o $end
$var wire 1 /! saida_zero~output_o $end
$var wire 1 0! HLT~output_o $end
$var wire 1 1! CLOCK~output_o $end
$var wire 1 2! display[13]~output_o $end
$var wire 1 3! display[12]~output_o $end
$var wire 1 4! display[11]~output_o $end
$var wire 1 5! display[10]~output_o $end
$var wire 1 6! display[9]~output_o $end
$var wire 1 7! display[8]~output_o $end
$var wire 1 8! display[7]~output_o $end
$var wire 1 9! display[6]~output_o $end
$var wire 1 :! display[5]~output_o $end
$var wire 1 ;! display[4]~output_o $end
$var wire 1 <! display[3]~output_o $end
$var wire 1 =! display[2]~output_o $end
$var wire 1 >! display[1]~output_o $end
$var wire 1 ?! display[0]~output_o $end
$var wire 1 @! displayPC[13]~output_o $end
$var wire 1 A! displayPC[12]~output_o $end
$var wire 1 B! displayPC[11]~output_o $end
$var wire 1 C! displayPC[10]~output_o $end
$var wire 1 D! displayPC[9]~output_o $end
$var wire 1 E! displayPC[8]~output_o $end
$var wire 1 F! displayPC[7]~output_o $end
$var wire 1 G! displayPC[6]~output_o $end
$var wire 1 H! displayPC[5]~output_o $end
$var wire 1 I! displayPC[4]~output_o $end
$var wire 1 J! displayPC[3]~output_o $end
$var wire 1 K! displayPC[2]~output_o $end
$var wire 1 L! displayPC[1]~output_o $end
$var wire 1 M! displayPC[0]~output_o $end
$var wire 1 N! botao_passo~input_o $end
$var wire 1 O! inst|inst23~0_combout $end
$var wire 1 P! rst~input_o $end
$var wire 1 Q! rst~inputclkctrl_outclk $end
$var wire 1 R! inst|inst23~q $end
$var wire 1 S! inst2|inst|inst2~combout $end
$var wire 1 T! inst2|inst|inst2~clkctrl_outclk $end
$var wire 1 U! inst8|inst10|inst2~1_q $end
$var wire 1 V! inst4|inst2|inst1|mux121|inst2~0_combout $end
$var wire 1 W! inst4|inst70|inst13|inst2~0_combout $end
$var wire 1 X! inst4|inst2|inst6|inst~0_combout $end
$var wire 1 Y! inst8|inst8|inst2~1_q $end
$var wire 1 Z! inst8|inst11|inst2~0feeder_combout $end
$var wire 1 [! inst8|inst11|inst2~0_q $end
$var wire 1 \! inst8|inst4|inst2~1_q $end
$var wire 1 ]! inst4|inst2|inst1|inst3~0_combout $end
$var wire 1 ^! inst4|inst2|inst1|inst3~q $end
$var wire 1 _! inst4|inst70|inst2|inst2~0_combout $end
$var wire 1 `! inst1|inst4|inst8~0_combout $end
$var wire 1 a! inst1|inst4|inst8~1_combout $end
$var wire 1 b! inst1|inst~q $end
$var wire 1 c! inst4|inst3|inst4~2_combout $end
$var wire 1 d! inst4|inst70|inst11|inst~combout $end
$var wire 1 e! inst5|inst|inst2~q $end
$var wire 1 f! inst8|inst|inst2~1_q $end
$var wire 1 g! inst7|inst8|inst|inst2~0_combout $end
$var wire 1 h! inst4|inst70|nome80|inst~2_combout $end
$var wire 1 i! inst4|inst70|inst5|inst~4_combout $end
$var wire 1 j! inst4|inst3|inst4~3_combout $end
$var wire 1 k! inst4|inst3|inst4~4_combout $end
$var wire 1 l! inst4|inst70|nome80|inst5~0_combout $end
$var wire 1 m! inst4|inst70|nome80|inst~combout $end
$var wire 1 n! inst7|inst8|inst2~q $end
$var wire 1 o! inst1|inst34|inst8~0_combout $end
$var wire 1 p! inst4|inst70|inst2|inst4~0_combout $end
$var wire 1 q! inst4|inst70|inst2|inst~combout $end
$var wire 1 r! inst1|inst2~q $end
$var wire 1 s! inst1|inst36~combout $end
$var wire 1 t! inst1|inst12|inst8~0_combout $end
$var wire 1 u! inst1|inst7~q $end
$var wire 1 v! inst1|inst42|inst8~0_combout $end
$var wire 1 w! inst1|inst42|inst8~1_combout $end
$var wire 1 x! inst1|inst41~q $end
$var wire 1 y! inst7|inst9|inst|inst2~0_combout $end
$var wire 1 z! inst7|inst9|inst2~q $end
$var wire 1 {! inst1|inst50|inst8~1_combout $end
$var wire 1 |! inst1|inst49~q $end
$var wire 1 }! inst7|inst10|inst|inst2~0_combout $end
$var wire 1 ~! inst7|inst10|inst2~q $end
$var wire 1 !" inst1|inst45~0_combout $end
$var wire 1 "" inst1|inst45~combout $end
$var wire 1 #" inst1|inst58|inst8~0_combout $end
$var wire 1 $" inst1|inst58|inst8~2_combout $end
$var wire 1 %" inst1|inst57~q $end
$var wire 1 &" inst7|inst11|inst|inst2~0_combout $end
$var wire 1 '" inst7|inst11|inst2~q $end
$var wire 1 (" inst14|Mux0_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 )" inst8|inst|inst2~4_combout $end
$var wire 1 *" inst13|inst7|inst4|inst|inst2~0_combout $end
$var wire 1 +" inst5|inst6|inst2~q $end
$var wire 1 ," inst8|inst6|inst2~1_q $end
$var wire 1 -" inst14|Mux0_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 ." inst8|inst6|inst2~4_combout $end
$var wire 1 /" inst13|inst7|inst4|inst99|inst2~0_combout $end
$var wire 1 0" inst5|inst9|inst2~q $end
$var wire 1 1" inst13|inst7|inst4|inst7|inst2~0_combout $end
$var wire 1 2" inst5|inst10|inst2~q $end
$var wire 1 3" inst13|inst7|inst4|inst8|inst2~0_combout $end
$var wire 1 4" inst13|inst8~1_combout $end
$var wire 1 5" inst5|inst4|inst2~q $end
$var wire 1 6" inst13|inst7|inst4|inst4|inst2~0_combout $end
$var wire 1 7" inst5|inst2|inst2~q $end
$var wire 1 8" inst8|inst2|inst2~1_q $end
$var wire 1 9" inst14|Mux0_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 :" inst8|inst2|inst2~4_combout $end
$var wire 1 ;" inst13|inst7|inst4|inst3|inst2~0_combout $end
$var wire 1 <" inst13|inst8~0_combout $end
$var wire 1 =" inst13|inst8~combout $end
$var wire 1 >" inst10|inst1|inst2~q $end
$var wire 1 ?" inst4|inst70|inst12|inst2~0_combout $end
$var wire 1 @" inst4|inst70|inst12|inst2~1_combout $end
$var wire 1 A" inst1|inst6|inst8~combout $end
$var wire 1 B" inst1|inst32~q $end
$var wire 1 C" inst1|inst5|inst8~0_combout $end
$var wire 1 D" inst1|inst5|inst8~1_combout $end
$var wire 1 E" inst1|inst3~q $end
$var wire 1 F" inst7|inst6|inst|inst2~0_combout $end
$var wire 1 G" inst7|inst6|inst2~q $end
$var wire 1 H" inst14|Mux0_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 I" inst8|inst4|inst2~4_combout $end
$var wire 1 J" inst7|inst4|inst|inst2~0_combout $end
$var wire 1 K" inst7|inst4|inst2~q $end
$var wire 1 L" inst14|Mux0_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 M" inst8|inst8|inst2~4_combout $end
$var wire 1 N" inst4|inst2|inst6|inst~1_combout $end
$var wire 1 O" inst9|inst8|inst2~q $end
$var wire 1 P" inst4|inst3|inst4~5_combout $end
$var wire 1 Q" inst4|inst70|inst13|inst~1_combout $end
$var wire 1 R" inst4|inst70|inst13|inst~2_combout $end
$var wire 1 S" inst4|inst2|inst~q $end
$var wire 1 T" inst4|inst2|inst1|dff1~q $end
$var wire 1 U" inst4|inst70|nome1|inst~0_combout $end
$var wire 1 V" inst7|inst2|inst|inst2~0_combout $end
$var wire 1 W" inst7|inst2|inst2~q $end
$var wire 1 X" inst14|Mux0_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 Y" inst8|inst10|inst2~4_combout $end
$var wire 1 Z" inst9|inst10|inst2~q $end
$var wire 1 [" inst4|inst70|inst2|inst3~0_combout $end
$var wire 1 \" inst7|inst|inst|inst2~0_combout $end
$var wire 1 ]" inst7|inst|inst2~q $end
$var wire 1 ^" inst14|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 _" inst8|inst11|inst2~1_q $end
$var wire 1 `" inst8|inst11|inst2~4_combout $end
$var wire 1 a" inst9|inst11|inst2~q $end
$var wire 1 b" inst4|inst3|inst4~0_combout $end
$var wire 1 c" inst4|inst2|inst1|inst4~0_combout $end
$var wire 1 d" inst4|inst2|inst1|inst4~q $end
$var wire 1 e" inst4|inst2|inst6|inst~2_combout $end
$var wire 1 f" inst4|inst70|inst5|inst~2_combout $end
$var wire 1 g" inst4|inst70|inst5|inst~3_combout $end
$var wire 1 h" inst8|inst11|inst2~3_q $end
$var wire 1 i" inst8|inst9|inst2~1_q $end
$var wire 1 j" inst14|Mux0_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 k" inst8|inst9|inst2~4_combout $end
$var wire 1 l" inst9|inst9|inst2~q $end
$var wire 1 m" inst4|inst3|inst4~1_combout $end
$var wire 1 n" inst13|inst7|inst4|inst9|inst2~0_combout $end
$var wire 1 o" inst5|inst11|inst2~q $end
$var wire 1 p" inst13|inst7|inst4|inst5|inst2~0_combout $end
$var wire 1 q" inst5|inst8|inst2~q $end
$var wire 1 r" inst15|inst6|inst1~0_combout $end
$var wire 1 s" inst15|inst5|inst14~0_combout $end
$var wire 1 t" inst15|inst4|inst7~0_combout $end
$var wire 1 u" inst15|inst3|inst7~0_combout $end
$var wire 1 v" inst15|inst2|inst1~0_combout $end
$var wire 1 w" inst15|inst1|inst3~0_combout $end
$var wire 1 x" inst15|inst|inst4~0_combout $end
$var wire 1 y" inst6|inst6|inst1~0_combout $end
$var wire 1 z" inst6|inst5|inst14~0_combout $end
$var wire 1 {" inst6|inst4|inst7~0_combout $end
$var wire 1 |" inst6|inst3|inst7~0_combout $end
$var wire 1 }" inst6|inst2|inst1~0_combout $end
$var wire 1 ~" inst6|inst1|inst3~0_combout $end
$var wire 1 !# inst6|inst|inst4~0_combout $end
$var wire 1 "# inst17|inst6|inst1~0_combout $end
$var wire 1 ## inst17|inst5|inst14~0_combout $end
$var wire 1 $# inst17|inst4|inst7~0_combout $end
$var wire 1 %# inst17|inst3|inst7~0_combout $end
$var wire 1 &# inst17|inst2|inst1~0_combout $end
$var wire 1 '# inst17|inst1|inst3~0_combout $end
$var wire 1 (# inst17|inst|inst4~0_combout $end
$var wire 1 )# inst16|inst6|inst1~0_combout $end
$var wire 1 *# inst16|inst5|inst14~0_combout $end
$var wire 1 +# inst16|inst4|inst7~0_combout $end
$var wire 1 ,# inst16|inst3|inst7~0_combout $end
$var wire 1 -# inst16|inst2|inst1~0_combout $end
$var wire 1 .# inst16|inst1|inst3~0_combout $end
$var wire 1 /# inst16|inst|inst4~0_combout $end
$var wire 1 0# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 1# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 2# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 3# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 4# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 5# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 6# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 7# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 8# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 9# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 :# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 ;# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 <# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 =# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 ># inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 ?# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 @# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 A# inst14|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
03
02
01
00
0/
0.
1-
0,
0+
0*
0)
0(
0'
1&
0A
0@
0?
0>
0=
0<
1;
0:
09
08
07
06
05
14
0B
0C
0D
xE
0F
1G
xH
1I
1J
1K
0L
0M
1N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1j
1k
1l
1m
1n
1o
1p
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
0#!
0$!
1%!
1&!
1'!
1(!
1)!
1*!
1+!
1,!
1-!
0.!
0/!
00!
01!
12!
03!
04!
05!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
1V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
0^!
0_!
1`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
1#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
1="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
1P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
1r"
0s"
0t"
0u"
0v"
0w"
0x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
0(#
1)#
0*#
0+#
0,#
0-#
0.#
0/#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
$end
#25000
1"
1$!
0E
#50000
0"
0$!
1E
#75000
1"
1$!
0E
#100000
0"
0$!
1E
#125000
1"
1$!
0E
#150000
0"
0$!
1E
#175000
1"
1$!
0E
#200000
0"
0$!
1E
#225000
1"
1$!
0E
#250000
0"
0$!
1E
#275000
1"
1$!
0E
#300000
0"
0$!
1E
#325000
1"
1$!
0E
#350000
0"
0$!
1E
#375000
1"
1$!
0E
#400000
0"
0$!
1E
#425000
1"
1$!
0E
#450000
0"
0$!
1E
#475000
1"
1$!
0E
#500000
0"
0$!
1E
#525000
1"
1$!
0E
#550000
0"
0$!
1E
#575000
1"
1$!
0E
#600000
0"
0$!
1E
#625000
1"
1$!
0E
#650000
0"
0$!
1E
#675000
1"
1$!
0E
#700000
0"
0$!
1E
#725000
1"
1$!
0E
#750000
0"
0$!
1E
#775000
1"
1$!
0E
#800000
0"
0$!
1E
#825000
1"
1$!
0E
#850000
0"
0$!
1E
#875000
1"
1$!
0E
#900000
0"
0$!
1E
#925000
1"
1$!
0E
#950000
0"
0$!
1E
#975000
1"
1$!
0E
#1000000
