<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: HPCA 2002</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/hpca/hpca2002">8. HPCA 2002:
Boston, MA, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/hpca/hpca2002">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/hpca/hpca2002">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/hpca/hpca2002">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/hpca/hpca2002">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/hpca/index.html">back to HPCA</a></p>


<ul>
</ul>




<h2>Keynote Speaker</h2>
 

<ul>
</ul>



<h2>Energy and Thermal Management I</h2>
 

<ul>
<li id="GrochowskiAT02"><a href="http://dblp.dagstuhl.de/pers/hc/g/Grochowski:Ed">Ed Grochowski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ayers:David">David Ayers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tiwari:Vivek">Vivek Tiwari</a>:<br /><b>Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation.</b> 7-16<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995694"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GrochowskiAT02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GrochowskiAT02.xml">XML</a></small></small></li>
<li id="SkadronAS02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Skadron:Kevin">Kevin Skadron</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abdelzaher:Tarek_F=">Tarek F. Abdelzaher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stan:Mircea_R=">Mircea R. Stan</a>:<br /><b>Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management.</b> 17-28<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995695"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SkadronAS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SkadronAS02.xml">XML</a></small></small></li>
<li id="SemeraroMBADS02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Semeraro:Greg">Greg Semeraro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Magklis:Grigorios">Grigorios Magklis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Michael_L=">Michael L. Scott</a>:<br /><b>Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling.</b> 29-42<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995696"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SemeraroMBADS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SemeraroMBADS02.xml">XML</a></small></small></li>
<li id="CintraT02"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cintra:Marcelo_H=">Marcelo H. Cintra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Speculative Multithreading Eliminating Squashes through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors.</b> 43-54<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995697"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CintraT02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CintraT02.xml">XML</a></small></small></li>
<li id="MarcuelloG02"><a href="http://dblp.dagstuhl.de/pers/hc/m/Marcuello:Pedro">Pedro Marcuello</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Thread-Spawning Schemes for Speculative Multithreading.</b> 55-64<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995698"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MarcuelloG02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MarcuelloG02.xml">XML</a></small></small></li>
<li id="SteffanCZM02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Steffan:J=_Gregory">J. Gregory Steffan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Colohan:Christopher_B=">Christopher B. Colohan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhai:Antonia">Antonia Zhai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>:<br /><b>Improving Value Communication for Thread-Level Speculation.</b> 65-75<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995699"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SteffanCZM02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SteffanCZM02.xml">XML</a></small></small></li>
</ul>



<h2>Panel</h2>
 

<h2>Potpourri</h2>
 

<ul>
<li id="SakamotoBKIK02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sakamoto:Mariko">Mariko Sakamoto</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brisson:Larry">Larry Brisson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Katsuno:Akira">Akira Katsuno</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Inoue:Aiichiro">Aiichiro Inoue</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kimura:Yasunori">Yasunori Kimura</a>:<br /><b>Reverse Tracer: A Software Tool for Generating Realistic Performance Test Programs.</b> 81-91<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995700"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SakamotoBKIK02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SakamotoBKIK02.xml">XML</a></small></small></li>
<li id="ChenSKVIW02"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Guangyu">Guangyu Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shetty:R=">R. Shetty</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykrishnan:Narayanan">Narayanan Vijaykrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Irwin:Mary_Jane">Mary Jane Irwin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wolczko:Mario">Mario Wolczko</a>:<br /><b>Tuning Garbage Collection in an Embedded Java Environment.</b> 92-103<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995701"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChenSKVIW02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChenSKVIW02.xml">XML</a></small></small></li>
</ul>



<h2>Memory-Aware Scheduling</h2>
 

<ul>
<li id="ZhuZZ02"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhu:Zhichun">Zhichun Zhu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Zhao">Zhao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0001:Xiaodong">Xiaodong Zhang</a>:<br /><b>Fine-Grain Priority Scheduling on Multi-Channel Memory Systems.</b> 107-116<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995702"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ZhuZZ02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ZhuZZ02.xml">XML</a></small></small></li>
<li id="SuhDR02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Suh:G=_Edward">G. Edward Suh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Devadas:Srinivas">Srinivas Devadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rudolph:Larry">Larry Rudolph</a>:<br /><b>A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning.</b> 117-128<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995703"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SuhDR02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SuhDR02.xml">XML</a></small></small></li>
</ul>



<h2>Energy and Thermal Management II</h2>
 

<ul>
<li id="UnsalKKM02"><a href="http://dblp.dagstuhl.de/pers/hc/u/Unsal:Osman_S=">Osman S. Unsal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Koren:Israel">Israel Koren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishna:C=_Mani">C. Mani Krishna</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moritz:Csaba_Andras">Csaba Andras Moritz</a>:<br /><b>The Minimax Cache: An Energy-Efficient Framework for Media Processors.</b> 131-140<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995704"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/UnsalKKM02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/UnsalKKM02.xml">XML</a></small></small></li>
<li id="GurumurthiSIVKLJ02"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gurumurthi:Sudhanva">Sudhanva Gurumurthi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Irwin:Mary_Jane">Mary Jane Irwin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykrishnan:Narayanan">Narayanan Vijaykrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Tao">Tao Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>:<br /><b>Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach.</b> 141-150<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995705"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GurumurthiSIVKLJ02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GurumurthiSIVKLJ02.xml">XML</a></small></small></li>
<li id="YangPFV02"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Se=Hyun">Se-Hyun Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Powell:Michael_D=">Michael D. Powell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay.</b> 151-161<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995706"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/YangPFV02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/YangPFV02.xml">XML</a></small></small></li>
</ul>



<h2>Latency Tolerance and Caches</h2>
 

<ul>
<li id="RakvicBLS02"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rakvic:Ryan">Ryan Rakvic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Black:Bryan">Bryan Black</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Limaye:Deepak">Deepak Limaye</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>Non-Vital Loads.</b> 165-174<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995707"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RakvicBLS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RakvicBLS02.xml">XML</a></small></small></li>
<li id="VeraX02"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vera:Xavier">Xavier Vera</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xue:Jingling">Jingling Xue</a>:<br /><b>Let's Study Whole-Program Cache Behaviour Analytically.</b> 175-186<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995708"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/VeraX02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/VeraX02.xml">XML</a></small></small></li>
<li id="WangWCGKS02"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Perry_H=">Perry H. Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang_0003:Hong">Hong Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Collins:Jamison_D=">Jamison D. Collins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grochowski:Ed">Ed Grochowski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kling:Ralph=Michael">Ralph-Michael Kling</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>Memory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation.</b> 187-196<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995709"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WangWCGKS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WangWCGKS02.xml">XML</a></small></small></li>
<li id="SairSC02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sair:Suleyman">Suleyman Sair</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>:<br /><b>Quantifying Load Stream Behavior.</b> 197-208<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995710"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SairSC02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SairSC02.xml">XML</a></small></small></li>
</ul>



<h2>Speculation and Prediction</h2>
 

<ul>
<li id="Sazeides02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sazeides:Yiannakis">Yiannakis Sazeides</a>:<br /><b>Modeling Value Speculation.</b> 211-222<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995711"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Sazeides02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Sazeides02.xml">XML</a></small></small></li>
<li id="KampeSD02"><a href="http://dblp.dagstuhl.de/pers/hc/k/K=auml=mpe:Martin">Martin K&#228;mpe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubois:Michel">Michel Dubois</a>:<br /><b>The FAB Predictor: Using Fourier Analysis to Predict the Outcome of Conditional Branches.</b> 223-232<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995712"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KampeSD02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KampeSD02.xml">XML</a></small></small></li>
<li id="ParikhSZBS02"><a href="http://dblp.dagstuhl.de/pers/hc/p/Parikh:Dharmesh">Dharmesh Parikh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Skadron:Kevin">Kevin Skadron</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Yan">Yan Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Barcella:Marco">Marco Barcella</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stan:Mircea_R=">Mircea R. Stan</a>:<br /><b>Power Issues Related to Branch Prediction.</b> 233-244<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995713"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ParikhSZBS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ParikhSZBS02.xml">XML</a></small></small></li>
</ul>



<h2>Keynote Speaker</h2>
 

<ul>
</ul>



<h2>Multiprocessor Systems</h2>
 

<ul>
<li id="MartinSHW02"><a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Milo_M=_K=">Milo M. K. Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Bandwidth Adaptive Snooping.</b> 251-262<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995715"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MartinSHW02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MartinSHW02.xml">XML</a></small></small></li>
<li id="JamiesonB02"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jamieson:Peter">Peter Jamieson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bilas:Angelos">Angelos Bilas</a>:<br /><b>CableS: Thread Control and Memory Management Extensions for Shared Virtual Memory Clusters.</b> 263-274<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995716"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JamiesonB02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JamiesonB02.xml">XML</a></small></small></li>
<li id="CarreraRIB02"><a href="http://dblp.dagstuhl.de/pers/hc/c/Carrera:Enrique_V=">Enrique V. Carrera</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rao:Srinath">Srinath Rao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iftode:Liviu">Liviu Iftode</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bianchini:Ricardo">Ricardo Bianchini</a>:<br /><b>User-Level Communication in Cluster-Based Servers.</b> 275-286<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995717"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CarreraRIB02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CarreraRIB02.xml">XML</a></small></small></li>
</ul>



<h2>Pipelining and Microarchitecture</h2>
 

<ul>
<li id="BrownP02"><a href="http://dblp.dagstuhl.de/pers/hc/b/Brown:Mary_D=">Mary D. Brown</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Using Internal Redundant Representations and Limited Bypass to Support Pipelined Adders and Register Files.</b> 289-298<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995718"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BrownP02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BrownP02.xml">XML</a></small></small></li>
<li id="BorchTME02"><a href="http://dblp.dagstuhl.de/pers/hc/b/Borch:Eric">Eric Borch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tune:Eric">Eric Tune</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Manne:Srilatha">Srilatha Manne</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>:<br /><b>Loose Loops Sink Chips.</b> 299-310<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995719"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BorchTME02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BorchTME02.xml">XML</a></small></small></li>
<li id="CascavalCCDGLMSW02"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cascaval:Calin">Calin Cascaval</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Casta=ntilde=os:Jos=eacute=_G=">Jos&#233; G. Casta&#241;os</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Ceze:Luis">Luis Ceze</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Denneau:Monty">Monty Denneau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Manish">Manish Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lieber:Derek">Derek Lieber</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moreira:Jos=eacute=_E=">Jos&#233; E. Moreira</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Strauss:Karin">Karin Strauss</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Warren_Jr=:Henry_S=">Henry S. Warren Jr.</a>:<br /><b>Evaluation of a Multithreaded Architecture for Cellular Computing.</b> 311-322<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2002.995720"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CascavalCCDGLMSW02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CascavalCCDGLMSW02.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
